Analysis & Synthesis report for TopDE
Sun Jun 09 20:36:47 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Jun 09 20:36:47 2019           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; TopDE                                       ;
; Top-level Entity Name       ; TopDE                                       ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopDE              ; TopDE              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jun 09 20:35:55 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "joystick.qsys"
Info (12250): 2019.06.09.20:36:28 Progress: Loading ADC/joystick.qsys
Info (12250): 2019.06.09.20:36:29 Progress: Reading input file
Info (12250): 2019.06.09.20:36:29 Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Info (12250): 2019.06.09.20:36:31 Progress: Parameterizing module adc_mega_0
Info (12250): 2019.06.09.20:36:31 Progress: Building connections
Info (12250): 2019.06.09.20:36:31 Progress: Parameterizing connections
Info (12250): 2019.06.09.20:36:31 Progress: Validating
Info (12250): 2019.06.09.20:36:31 Progress: Done reading input file
Info (12250): Joystick: Generating joystick "joystick" for QUARTUS_SYNTH
Info (12250): Adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Info (12250): Adc_mega_0: C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/cyber/AppData/Local/Temp/alt8056_6943963795791329185.dir/0002_sopcgen/joystick_adc_mega_0.v
Info (12250): Adc_mega_0: "joystick" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info (12250): Joystick: Done "joystick" with 2 modules, 3 files
Info (12249): Finished elaborating Platform Designer system entity "joystick.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file adc/joystick/synthesis/submodules/joystick_adc_mega_0.v
    Info (12023): Found entity 1: joystick_adc_mega_0 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/joystick/synthesis/submodules/joystick_adc_mega_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file adc/joystick/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/joystick/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file adc/joystick/synthesis/joystick.v
    Info (12023): Found entity 1: joystick File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/joystick/synthesis/joystick.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file adc/joystick/synthesis/joystick.v
    Info (12023): Found entity 1: joystick File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/joystick/synthesis/joystick.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file adc/joystick/synthesis/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/joystick/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file adc/joystick/synthesis/submodules/joystick_adc_mega_0.v
    Info (12023): Found entity 1: joystick_adc_mega_0 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/joystick/synthesis/submodules/joystick_adc_mega_0.v Line: 22
Warning (12019): Can't analyze file -- file ADC/joystick/joystick_inst.vhd is missing
Warning (12019): Can't analyze file -- file ADC/joystick/joystick_inst.v is missing
Warning (12019): Can't analyze file -- file ADC/joystick/joystick_bb.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file topde.v
    Info (12023): Found entity 1: TopDE File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/TopDE.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file parametros.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: CPU File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/CPU.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v
    Info (12023): Found entity 1: Datapath_UNI File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_UNI.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_multi.v
    Info (12023): Found entity 1: Datapath_MULTI File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_MULTI.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cpu/datapath_pipem.v
    Info (12023): Found entity 1: Datapath_PIPEM File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Datapath_PIPEM.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_uni.v
    Info (12023): Found entity 1: Control_UNI File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Control_UNI.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_multi.v
    Info (12023): Found entity 1: Control_MULTI File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Control_MULTI.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_pipem.v
    Info (12023): Found entity 1: Control_PIPEM File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Control_PIPEM.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/ALU.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file cpu/registers.v
    Info (12023): Found entity 1: Registers File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/Registers.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/fpalu.v
    Info (12023): Found entity 1: FPALU File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/FPALU.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fregisters.v
    Info (12023): Found entity 1: FRegisters File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FRegisters.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/branchcontrol.v
    Info (12023): Found entity 1: BranchControl File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/BranchControl.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu/immgen.v
    Info (12023): Found entity 1: ImmGen File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/ImmGen.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fwdhazardunitm.v
    Info (12023): Found entity 1: FwdHazardUnitM File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FwdHazardUnitM.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tempo/clock_interface.v
    Info (12023): Found entity 1: CLOCK_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/CLOCK_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/break_interface.v
    Info (12023): Found entity 1: Break_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/Break_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tempo/oneshot.v
    Info (12023): Found entity 1: oneshot File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/oneshot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tempo/mono.v
    Info (12023): Found entity 1: mono File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/mono.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file tempo/breaker.v
    Info (12023): Found entity 1: breaker_lpm_constant_kva File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/breaker.v Line: 46
    Info (12023): Found entity 2: breaker File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/breaker.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file tempo/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v
    Info (12023): Found entity 1: CodeMemory_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/CodeMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v
    Info (12023): Found entity 1: DataMemory_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/DataMemory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memory_interface.v
    Info (12023): Found entity 1: Memory_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/Memory_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memstore.v
    Info (12023): Found entity 1: MemStore File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/MemStore.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/memload.v
    Info (12023): Found entity 1: MemLoad File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/MemLoad.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memoria/userdatablock.v
    Info (12023): Found entity 1: UserDataBlock File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/UserDataBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v
    Info (12023): Found entity 1: UserCodeBlock File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Memoria/UserCodeBlock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v
    Info (12023): Found entity 1: STOPWATCH_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/stopwatch/STOPWATCH_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v
    Info (12023): Found entity 1: Stopwatch_divider_clk File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/stopwatch/Stopwatch_divider_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v
    Info (12023): Found entity 1: Sintetizador_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Sintetizador_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv
    Info (12023): Found entity 1: SyscallSynthControl File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/SyscallSynthControl.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv
    Info (12023): Found entity 1: SampleSynthesizer File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv Line: 3
    Info (12023): Found entity 2: PolyphonicSynthesizer File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Synthesizer.sv Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v
    Info (12023): Found entity 1: SynthControl File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/SynthControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v
    Info (12023): Found entity 1: Sintetizador File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Sintetizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v
    Info (12023): Found entity 1: SineTable File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/SineTable.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv
    Info (12023): Found entity 1: SineCalculator File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/SineCalculator.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv
    Info (12022): Found design unit 1: OscillatorSine (SystemVerilog) File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Oscillator.sv Line: 40
    Info (12023): Found entity 1: Oscillator File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Oscillator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/notetable.v
    Info (12023): Found entity 1: NoteTable File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/NoteTable.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/note.sv
    Info (12023): Found entity 1: NoteController File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Note.sv Line: 3
    Info (12023): Found entity 2: NoteInfoDatabase File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Note.sv Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file sintetizador/filter.sv
    Info (12022): Found design unit 1: DigitalFilterSine (SystemVerilog) File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Filter.sv Line: 59
    Info (12023): Found entity 1: DigitalFilter File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Filter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv
    Info (12023): Found entity 1: Envelope File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Envelope.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file sintetizador/channel.sv
    Info (12023): Found entity 1: ChannelBank File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Channel.sv Line: 3
    Info (12023): Found entity 2: Mixer File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Sintetizador/Channel.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v
    Info (12023): Found entity 1: TecladoPS2_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/TecladoPS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v
    Info (12023): Found entity 1: MousePS2_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/MousePS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/tecladops2.v
    Info (12023): Found entity 1: tecladoPS2 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/tecladoPS2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v
    Info (12023): Found entity 1: scan2ascii File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/scan2ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v
    Info (12023): Found entity 1: mouse_hugo File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/mouse_hugo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyscan.v
    Info (12023): Found entity 1: keyscan File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/keyscan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/keyboard.v
    Info (12023): Found entity 1: keyboard File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/PS2/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rs232/rs232_interface.v
    Info (12023): Found entity 1: RS232_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/RS232_Interface.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file rs232/async.v
    Info (12023): Found entity 1: rs232tx File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/async.v Line: 11
    Info (12023): Found entity 2: rs232rx File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/async.v Line: 69
    Info (12023): Found entity 3: ASSERTION_ERROR File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/async.v Line: 188
    Info (12023): Found entity 4: BaudTickGen File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/async.v Line: 194
    Info (12023): Found entity 5: pulso File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/RS232/async.v Line: 230
Warning (10275): Verilog HDL Module Instantiation warning at ADC_Interface.v(38): ignored dangling comma in List of Port Connections File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/ADC_Interface.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file adc/adc_interface.v
    Info (12023): Found entity 1: ADC_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/ADC_Interface.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v
    Info (12023): Found entity 1: LFSR_interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/lfsr/lfsr_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lfsr/lfsr_word.v
    Info (12023): Found entity 1: LFSR_word File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/lfsr/LFSR_word.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_interface.v
    Info (12023): Found entity 1: IrDA_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/IrDA/IrDA_Interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v
    Info (12023): Found entity 1: IrDA_transmitter File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/IrDA/IrDA_transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_receiver.v
    Info (12023): Found entity 1: IrDA_receiver File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/IrDA/IrDA_receiver.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file irda/irda_parameters.v
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_decoder.v
    Info (12023): Found entity 1: IrDA_decoder File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/IrDA/IrDA_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file irda/irda_clk.v
    Info (12023): Found entity 1: IrDA_clk File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/IrDA/IrDA_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/display7_interface.v
    Info (12023): Found entity 1: Display7_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Display7/Display7_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7/decoder7.v
    Info (12023): Found entity 1: Decoder7 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Display7/decoder7.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v
    Info (12023): Found entity 1: AudioCODEC_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/AudioCODEC_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v
    Info (12023): Found entity 1: AudioVideo_PLL File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/AudioVideo_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v
    Info (12023): Found entity 1: audio_converter File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/audio_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v
    Info (12023): Found entity 1: audio_clock File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/audio_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_interface.v
    Info (12023): Found entity 1: VGA_Interface File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VGA_Interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgaadapter.v
    Info (12023): Found entity 1: VgaAdapter File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VgaAdapter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VGA_Audio_PLL.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga/regdisplay.v
    Info (12023): Found entity 1: RegDisplay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/RegDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/hexfont.v
    Info (12023): Found entity 1: HexFont File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/HexFont.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/memoryvga.v
    Info (12023): Found entity 1: MemoryVGA File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/MemoryVGA.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga/memoryvga1.v
    Info (12023): Found entity 1: MemoryVGA1 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/MemoryVGA1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll.v
    Info (12023): Found entity 1: VgaPll File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VgaPll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v
    Info (12023): Found entity 1: VgaPll_0002 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/VGA/VgaPll/VgaPll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/add_sub.v
    Info (12023): Found entity 1: add_sub File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/add_sub/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (add_sub) File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/add_sub/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/add_sub/add_sub_0002.vhd
    Info (12022): Found design unit 1: add_sub_0002-normal File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 47
    Info (12023): Found entity 1: add_sub_0002 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/add_sub/add_sub_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/mul_s.v
    Info (12023): Found entity 1: mul_s File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/mul_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (mul_s) File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/mul_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/mul_s/mul_s_0002.vhd
    Info (12022): Found design unit 1: mul_s_0002-normal File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 46
    Info (12023): Found entity 1: mul_s_0002 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/mul_s/mul_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/div_s.v
    Info (12023): Found entity 1: div_s File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/div_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (div_s) File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/div_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/div_s/div_s_0002.vhd
    Info (12022): Found design unit 1: div_s_0002-normal File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 46
    Info (12023): Found entity 1: div_s_0002 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/div_s/div_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/sqrt_s.v
    Info (12023): Found entity 1: sqrt_s File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/sqrt_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (sqrt_s) File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/sqrt_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/sqrt_s/sqrt_s_0002.vhd
    Info (12022): Found design unit 1: sqrt_s_0002-normal File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 45
    Info (12023): Found entity 1: sqrt_s_0002 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd Line: 36
Info (12021): Found 2 design units, including 2 entities, in source file cpu/fpula/comp_s.v
    Info (12023): Found entity 1: comp_s_altfp_compare_q6c File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/comp_s.v Line: 46
    Info (12023): Found entity 2: comp_s File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/comp_s.v Line: 458
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_s_w.v
    Info (12023): Found entity 1: cvt_s_w File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_s_w/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_s_w) File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_s_w/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_s_w/cvt_s_w_0002.vhd
    Info (12022): Found design unit 1: cvt_s_w_0002-normal File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_s_w_0002 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_w_s.v
    Info (12023): Found entity 1: cvt_w_s File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_w_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_w_s) File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_w_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_w_s/cvt_w_s_0002.vhd
    Info (12022): Found design unit 1: cvt_w_s_0002-normal File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_w_s_0002 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_s_wu.v
    Info (12023): Found entity 1: cvt_s_wu File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_s_wu/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_s_wu) File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_s_wu/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_s_wu/cvt_s_wu_0002.vhd
    Info (12022): Found design unit 1: cvt_s_wu_0002-normal File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_s_wu_0002 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/cvt_wu_s.v
    Info (12023): Found entity 1: cvt_wu_s File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/cvt_wu_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cvt_wu_s) File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/cvt_wu_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/cvt_wu_s/cvt_wu_s_0002.vhd
    Info (12022): Found design unit 1: cvt_wu_s_0002-normal File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd Line: 45
    Info (12023): Found entity 1: cvt_wu_s_0002 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/fmax_s.v
    Info (12023): Found entity 1: fmax_s File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/fmax_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fmax_s) File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/fmax_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/fmax_s/fmax_s_0002.vhd
    Info (12022): Found design unit 1: fmax_s_0002-normal File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/fmax_s_0002.vhd Line: 46
    Info (12023): Found entity 1: fmax_s_0002 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmax_s/fmax_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file cpu/fpula/fmin_s.v
    Info (12023): Found entity 1: fmin_s File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file cpu/fpula/fmin_s/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fmin_s) File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file cpu/fpula/fmin_s/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 1 entities, in source file cpu/fpula/fmin_s/fmin_s_0002.vhd
    Info (12022): Found design unit 1: fmin_s_0002-normal File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/fmin_s_0002.vhd Line: 46
    Info (12023): Found entity 1: fmin_s_0002 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/CPU/FPULA/fmin_s/fmin_s_0002.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main.v
    Info (12023): Found entity 1: PLL_Main File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/PLL_Main.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v
    Info (12023): Found entity 1: PLL_Main_0002 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Tempo/PLL_Main/PLL_Main_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/pll_audio.v
    Info (12023): Found entity 1: PLL_Audio File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/PLL_Audio.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audiocodec/pll_audio/pll_audio_0002.v
    Info (12023): Found entity 1: PLL_Audio_0002 File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/AudioCODEC/PLL_Audio/PLL_Audio_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testes/fpalu_tb.v
    Info (12023): Found entity 1: FPALU_tb File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/Testes/FPALU_tb.v Line: 8
Error (10228): Verilog HDL error at joystick.v(6): module "joystick" cannot be declared more than once File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/ip/joystick/joystick.v Line: 6
Info (10499): HDL info at joystick.v(6): see declaration for object "joystick" File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/joystick/synthesis/joystick.v Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/joystick/joystick.v
Error (10228): Verilog HDL error at altera_up_avalon_adv_adc.v(23): module "altera_up_avalon_adv_adc" cannot be declared more than once File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/db/ip/joystick/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (10499): HDL info at altera_up_avalon_adv_adc.v(23): see declaration for object "altera_up_avalon_adv_adc" File: C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/joystick/synthesis/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/joystick/submodules/altera_up_avalon_adv_adc.v
Info (15248): File "c:/users/cyber/desktop/donkey-kong/labor3/riscv-v2.0/core/db/ip/joystick/submodules/joystick_adc_mega_0.v" is a duplicate of already analyzed file "C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/ADC/joystick/synthesis/submodules/joystick_adc_mega_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/joystick/submodules/joystick_adc_mega_0.v
Info (144001): Generated suppressed messages file C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/output_files/TopDE.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings
    Error: Peak virtual memory: 4952 megabytes
    Error: Processing ended: Sun Jun 09 20:36:49 2019
    Error: Elapsed time: 00:00:54
    Error: Total CPU time (on all processors): 00:01:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/cyber/Desktop/Donkey-Kong/labor3/RISCV-v2.0/Core/output_files/TopDE.map.smsg.


