#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "C:\Users\dstek\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\dstek\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\dstek\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\dstek\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\dstek\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\dstek\iverilog\lib\ivl\v2009.vpi";
S_000001ef09a48680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ef09a4bf20 .scope module, "mips_single_cycle_tb" "mips_single_cycle_tb" 3 6;
 .timescale -2 -4;
v000001ef09ab0670_0 .var "clk", 0 0;
v000001ef09ab1f70_0 .net "dataadr", 31 0, v000001ef09a9ee60_0;  1 drivers
v000001ef09ab14d0_0 .net "memwrite", 0 0, L_000001ef09ab1bb0;  1 drivers
v000001ef09ab0cb0_0 .var "reset", 0 0;
v000001ef09ab1d90_0 .net "writedata", 31 0, L_000001ef09ab0850;  1 drivers
E_000001ef09a39920 .event negedge, v000001ef09a3b1a0_0;
S_000001ef099ae540 .scope module, "dut" "top" 3 15, 3 57 0, S_000001ef09a4bf20;
 .timescale -2 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v000001ef09aab8d0_0 .net "clk", 0 0, v000001ef09ab0670_0;  1 drivers
v000001ef09aabb50_0 .net "dataadr", 31 0, v000001ef09a9ee60_0;  alias, 1 drivers
v000001ef09aac370_0 .net "instr", 31 0, L_000001ef09a32e60;  1 drivers
v000001ef09aabc90_0 .net "memwrite", 0 0, L_000001ef09ab1bb0;  alias, 1 drivers
v000001ef09aac550_0 .net "pc", 31 0, v000001ef09aa7c60_0;  1 drivers
v000001ef09aac690_0 .net "readdata", 31 0, L_000001ef09a32920;  1 drivers
v000001ef09ab1b10_0 .net "reset", 0 0, v000001ef09ab0cb0_0;  1 drivers
v000001ef09ab05d0_0 .net "writedata", 31 0, L_000001ef09ab0850;  alias, 1 drivers
L_000001ef09b0bd20 .part v000001ef09aa7c60_0, 2, 6;
S_000001ef099ae6d0 .scope module, "dmem" "dmem" 3 67, 3 70 0, S_000001ef099ae540;
 .timescale -2 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001ef09a32920 .functor BUFZ 32, L_000001ef09b0b000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ef09a3c960 .array "RAM", 63 0, 31 0;
v000001ef09a3b2e0_0 .net *"_ivl_0", 31 0, L_000001ef09b0b000;  1 drivers
v000001ef09a3bc40_0 .net *"_ivl_3", 29 0, L_000001ef09b0aba0;  1 drivers
v000001ef09a3ce60_0 .net "a", 31 0, v000001ef09a9ee60_0;  alias, 1 drivers
v000001ef09a3b1a0_0 .net "clk", 0 0, v000001ef09ab0670_0;  alias, 1 drivers
v000001ef09a3cf00_0 .net "rd", 31 0, L_000001ef09a32920;  alias, 1 drivers
v000001ef09a3caa0_0 .net "wd", 31 0, L_000001ef09ab0850;  alias, 1 drivers
v000001ef09a3c000_0 .net "we", 0 0, L_000001ef09ab1bb0;  alias, 1 drivers
E_000001ef09a39da0 .event posedge, v000001ef09a3b1a0_0;
L_000001ef09b0b000 .array/port v000001ef09a3c960, L_000001ef09b0aba0;
L_000001ef09b0aba0 .part v000001ef09a9ee60_0, 2, 30;
S_000001ef099ae860 .scope module, "imem" "imem" 3 66, 3 82 0, S_000001ef099ae540;
 .timescale -2 -4;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001ef09a32e60 .functor BUFZ 32, L_000001ef09b0a9c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ef09a3c8c0 .array "RAM", 63 0, 31 0;
v000001ef09a3c500_0 .net *"_ivl_0", 31 0, L_000001ef09b0a9c0;  1 drivers
v000001ef09a3b240_0 .net *"_ivl_2", 7 0, L_000001ef09b0bc80;  1 drivers
L_000001ef09ab2440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ef09a3c780_0 .net *"_ivl_5", 1 0, L_000001ef09ab2440;  1 drivers
v000001ef09a3ca00_0 .net "a", 5 0, L_000001ef09b0bd20;  1 drivers
v000001ef09a3c0a0_0 .net "rd", 31 0, L_000001ef09a32e60;  alias, 1 drivers
L_000001ef09b0a9c0 .array/port v000001ef09a3c8c0, L_000001ef09b0bc80;
L_000001ef09b0bc80 .concat [ 6 2 0 0], L_000001ef09b0bd20, L_000001ef09ab2440;
S_000001ef09a1e5f0 .scope module, "mips" "mips" 3 64, 3 93 0, S_000001ef099ae540;
 .timescale -2 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v000001ef09aabbf0_0 .net "alucontrol", 2 0, v000001ef09a3cb40_0;  1 drivers
v000001ef09aac730_0 .net "aluout", 31 0, v000001ef09a9ee60_0;  alias, 1 drivers
v000001ef09aab510_0 .net "alusrc", 0 0, L_000001ef09ab1430;  1 drivers
v000001ef09aab830_0 .net "clk", 0 0, v000001ef09ab0670_0;  alias, 1 drivers
v000001ef09aab790_0 .net "instr", 31 0, L_000001ef09a32e60;  alias, 1 drivers
v000001ef09aab330_0 .net "jump", 0 0, L_000001ef09ab0990;  1 drivers
v000001ef09aabdd0_0 .net "memtoreg", 0 0, L_000001ef09ab1c50;  1 drivers
v000001ef09aac0f0_0 .net "memwrite", 0 0, L_000001ef09ab1bb0;  alias, 1 drivers
v000001ef09aac5f0_0 .net "pc", 31 0, v000001ef09aa7c60_0;  alias, 1 drivers
v000001ef09aac870_0 .net "pcsrc", 0 0, L_000001ef09a32c30;  1 drivers
v000001ef09aac2d0_0 .net "readdata", 31 0, L_000001ef09a32920;  alias, 1 drivers
v000001ef09aaba10_0 .net "regdst", 0 0, L_000001ef09ab12f0;  1 drivers
v000001ef09aaca50_0 .net "regwrite", 0 0, L_000001ef09ab1cf0;  1 drivers
v000001ef09aab150_0 .net "reset", 0 0, v000001ef09ab0cb0_0;  alias, 1 drivers
v000001ef09aab650_0 .net "writedata", 31 0, L_000001ef09ab0850;  alias, 1 drivers
v000001ef09aabd30_0 .net "zero", 0 0, L_000001ef09b0a100;  1 drivers
L_000001ef09ab0b70 .part L_000001ef09a32e60, 26, 6;
L_000001ef09ab0e90 .part L_000001ef09a32e60, 0, 6;
S_000001ef09a1e780 .scope module, "c" "controller" 3 104, 3 115 0, S_000001ef09a1e5f0;
 .timescale -2 -4;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
L_000001ef09a32c30 .functor AND 1, L_000001ef09ab1390, L_000001ef09b0a100, C4<1>, C4<1>;
v000001ef09a9dc40_0 .net "alucontrol", 2 0, v000001ef09a3cb40_0;  alias, 1 drivers
v000001ef09a9dce0_0 .net "aluop", 1 0, L_000001ef09ab0ad0;  1 drivers
v000001ef09a9e320_0 .net "alusrc", 0 0, L_000001ef09ab1430;  alias, 1 drivers
v000001ef09a9e3c0_0 .net "branch", 0 0, L_000001ef09ab1390;  1 drivers
v000001ef09a9e460_0 .net "funct", 5 0, L_000001ef09ab0e90;  1 drivers
v000001ef09a9eaa0_0 .net "jump", 0 0, L_000001ef09ab0990;  alias, 1 drivers
v000001ef09a9eb40_0 .net "memtoreg", 0 0, L_000001ef09ab1c50;  alias, 1 drivers
v000001ef09a9d920_0 .net "memwrite", 0 0, L_000001ef09ab1bb0;  alias, 1 drivers
v000001ef09a9da60_0 .net "op", 5 0, L_000001ef09ab0b70;  1 drivers
v000001ef09a9d880_0 .net "pcsrc", 0 0, L_000001ef09a32c30;  alias, 1 drivers
v000001ef09a9db00_0 .net "regdst", 0 0, L_000001ef09ab12f0;  alias, 1 drivers
v000001ef09a9d600_0 .net "regwrite", 0 0, L_000001ef09ab1cf0;  alias, 1 drivers
v000001ef09a9e500_0 .net "zero", 0 0, L_000001ef09b0a100;  alias, 1 drivers
S_000001ef09a1e910 .scope module, "ad" "aludec" 3 128, 3 157 0, S_000001ef09a1e780;
 .timescale -2 -4;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v000001ef09a3cb40_0 .var "alucontrol", 2 0;
v000001ef09a3bce0_0 .net "aluop", 1 0, L_000001ef09ab0ad0;  alias, 1 drivers
v000001ef09a3c5a0_0 .net "funct", 5 0, L_000001ef09ab0e90;  alias, 1 drivers
E_000001ef09a39120 .event anyedge, v000001ef09a3bce0_0, v000001ef09a3c5a0_0;
S_000001ef09a20790 .scope module, "md" "maindec" 3 126, 3 133 0, S_000001ef09a1e780;
 .timescale -2 -4;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v000001ef09a3c6e0_0 .net *"_ivl_10", 8 0, v000001ef09a9d560_0;  1 drivers
v000001ef09a9ebe0_0 .net "aluop", 1 0, L_000001ef09ab0ad0;  alias, 1 drivers
v000001ef09a9dd80_0 .net "alusrc", 0 0, L_000001ef09ab1430;  alias, 1 drivers
v000001ef09a9de20_0 .net "branch", 0 0, L_000001ef09ab1390;  alias, 1 drivers
v000001ef09a9d560_0 .var "controls", 8 0;
v000001ef09a9d9c0_0 .net "jump", 0 0, L_000001ef09ab0990;  alias, 1 drivers
v000001ef09a9e280_0 .net "memtoreg", 0 0, L_000001ef09ab1c50;  alias, 1 drivers
v000001ef09a9ec80_0 .net "memwrite", 0 0, L_000001ef09ab1bb0;  alias, 1 drivers
v000001ef09a9e960_0 .net "op", 5 0, L_000001ef09ab0b70;  alias, 1 drivers
v000001ef09a9e820_0 .net "regdst", 0 0, L_000001ef09ab12f0;  alias, 1 drivers
v000001ef09a9d6a0_0 .net "regwrite", 0 0, L_000001ef09ab1cf0;  alias, 1 drivers
E_000001ef09a39fa0 .event anyedge, v000001ef09a9e960_0;
L_000001ef09ab1cf0 .part v000001ef09a9d560_0, 8, 1;
L_000001ef09ab12f0 .part v000001ef09a9d560_0, 7, 1;
L_000001ef09ab1430 .part v000001ef09a9d560_0, 6, 1;
L_000001ef09ab1390 .part v000001ef09a9d560_0, 5, 1;
L_000001ef09ab1bb0 .part v000001ef09a9d560_0, 4, 1;
L_000001ef09ab1c50 .part v000001ef09a9d560_0, 3, 1;
L_000001ef09ab0990 .part v000001ef09a9d560_0, 2, 1;
L_000001ef09ab0ad0 .part v000001ef09a9d560_0, 0, 2;
S_000001ef09a20920 .scope module, "dp" "datapath" 3 108, 3 176 0, S_000001ef09a1e5f0;
 .timescale -2 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v000001ef09aacaf0_0 .net *"_ivl_3", 3 0, L_000001ef09ab1610;  1 drivers
v000001ef09aace10_0 .net *"_ivl_5", 25 0, L_000001ef09ab1110;  1 drivers
L_000001ef09ab2128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ef09aab290_0 .net/2u *"_ivl_6", 1 0, L_000001ef09ab2128;  1 drivers
v000001ef09aac190_0 .net "alucontrol", 2 0, v000001ef09a3cb40_0;  alias, 1 drivers
v000001ef09aac4b0_0 .net "aluout", 31 0, v000001ef09a9ee60_0;  alias, 1 drivers
v000001ef09aabab0_0 .net "alusrc", 0 0, L_000001ef09ab1430;  alias, 1 drivers
v000001ef09aab6f0_0 .net "clk", 0 0, v000001ef09ab0670_0;  alias, 1 drivers
v000001ef09aac910_0 .net "instr", 31 0, L_000001ef09a32e60;  alias, 1 drivers
v000001ef09aab470_0 .net "jump", 0 0, L_000001ef09ab0990;  alias, 1 drivers
v000001ef09aabf10_0 .net "memtoreg", 0 0, L_000001ef09ab1c50;  alias, 1 drivers
v000001ef09aabe70_0 .net "pc", 31 0, v000001ef09aa7c60_0;  alias, 1 drivers
v000001ef09aacc30_0 .net "pcbranch", 31 0, L_000001ef09ab0a30;  1 drivers
v000001ef09aac050_0 .net "pcnext", 31 0, L_000001ef09ab0df0;  1 drivers
v000001ef09aab970_0 .net "pcnextbr", 31 0, L_000001ef09ab1070;  1 drivers
v000001ef09aacb90_0 .net "pcplus4", 31 0, L_000001ef09ab1570;  1 drivers
v000001ef09aab1f0_0 .net "pcsrc", 0 0, L_000001ef09a32c30;  alias, 1 drivers
v000001ef09aac7d0_0 .net "readdata", 31 0, L_000001ef09a32920;  alias, 1 drivers
v000001ef09aab0b0_0 .net "regdst", 0 0, L_000001ef09ab12f0;  alias, 1 drivers
v000001ef09aab5b0_0 .net "regwrite", 0 0, L_000001ef09ab1cf0;  alias, 1 drivers
v000001ef09aac9b0_0 .net "reset", 0 0, v000001ef09ab0cb0_0;  alias, 1 drivers
v000001ef09aabfb0_0 .net "result", 31 0, L_000001ef09ab02b0;  1 drivers
v000001ef09aaccd0_0 .net "signimm", 31 0, L_000001ef09ab19d0;  1 drivers
v000001ef09aab3d0_0 .net "signimmsh", 31 0, L_000001ef09ab0170;  1 drivers
v000001ef09aacf50_0 .net "srca", 31 0, L_000001ef09ab1e30;  1 drivers
v000001ef09aaceb0_0 .net "srcb", 31 0, L_000001ef09ab1250;  1 drivers
v000001ef09aacd70_0 .net "writedata", 31 0, L_000001ef09ab0850;  alias, 1 drivers
v000001ef09aac410_0 .net "writereg", 4 0, L_000001ef09ab17f0;  1 drivers
v000001ef09aac230_0 .net "zero", 0 0, L_000001ef09b0a100;  alias, 1 drivers
L_000001ef09ab1610 .part L_000001ef09ab1570, 28, 4;
L_000001ef09ab1110 .part L_000001ef09a32e60, 0, 26;
L_000001ef09ab16b0 .concat [ 2 26 4 0], L_000001ef09ab2128, L_000001ef09ab1110, L_000001ef09ab1610;
L_000001ef09ab0f30 .part L_000001ef09a32e60, 21, 5;
L_000001ef09ab0210 .part L_000001ef09a32e60, 16, 5;
L_000001ef09ab1930 .part L_000001ef09a32e60, 16, 5;
L_000001ef09ab0d50 .part L_000001ef09a32e60, 11, 5;
L_000001ef09ab03f0 .part L_000001ef09a32e60, 0, 16;
S_000001ef09a20ab0 .scope module, "alu" "alu" 3 212, 3 274 0, S_000001ef09a20920;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001ef09a328b0 .functor NOT 32, L_000001ef09ab1250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ef09a9e000_0 .net *"_ivl_1", 0 0, L_000001ef09ab0350;  1 drivers
v000001ef09a9d240_0 .net *"_ivl_10", 31 0, L_000001ef09b0bb40;  1 drivers
L_000001ef09ab23b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef09a9e640_0 .net *"_ivl_13", 30 0, L_000001ef09ab23b0;  1 drivers
L_000001ef09ab23f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef09a9ed20_0 .net/2u *"_ivl_16", 31 0, L_000001ef09ab23f8;  1 drivers
v000001ef09a9e5a0_0 .net *"_ivl_2", 31 0, L_000001ef09a328b0;  1 drivers
v000001ef09a9edc0_0 .net *"_ivl_6", 31 0, L_000001ef09ab0530;  1 drivers
v000001ef09a9e6e0_0 .net *"_ivl_9", 0 0, L_000001ef09b0af60;  1 drivers
v000001ef09a9e0a0_0 .net "a", 31 0, L_000001ef09ab1e30;  alias, 1 drivers
v000001ef09a9dba0_0 .net "alucontrol", 2 0, v000001ef09a3cb40_0;  alias, 1 drivers
v000001ef09a9e780_0 .net "b", 31 0, L_000001ef09ab1250;  alias, 1 drivers
v000001ef09a9d740_0 .net "condinvb", 31 0, L_000001ef09ab0490;  1 drivers
v000001ef09a9ee60_0 .var "result", 31 0;
v000001ef09a9e140_0 .net "sum", 31 0, L_000001ef09b0bbe0;  1 drivers
v000001ef09a9d7e0_0 .net "zero", 0 0, L_000001ef09b0a100;  alias, 1 drivers
E_000001ef09a39c60 .event anyedge, v000001ef09a3cb40_0, v000001ef09a9e0a0_0, v000001ef09a9e780_0, v000001ef09a9e140_0;
L_000001ef09ab0350 .part v000001ef09a3cb40_0, 2, 1;
L_000001ef09ab0490 .functor MUXZ 32, L_000001ef09ab1250, L_000001ef09a328b0, L_000001ef09ab0350, C4<>;
L_000001ef09ab0530 .arith/sum 32, L_000001ef09ab1e30, L_000001ef09ab0490;
L_000001ef09b0af60 .part v000001ef09a3cb40_0, 2, 1;
L_000001ef09b0bb40 .concat [ 1 31 0 0], L_000001ef09b0af60, L_000001ef09ab23b0;
L_000001ef09b0bbe0 .arith/sum 32, L_000001ef09ab0530, L_000001ef09b0bb40;
L_000001ef09b0a100 .cmp/eq 32, v000001ef09a9ee60_0, L_000001ef09ab23f8;
S_000001ef09a18db0 .scope module, "immsh" "sl2" 3 196, 3 243 0, S_000001ef09a20920;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001ef09a9e8c0_0 .net *"_ivl_1", 29 0, L_000001ef09ab0710;  1 drivers
L_000001ef09ab20e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ef09a9e1e0_0 .net/2u *"_ivl_2", 1 0, L_000001ef09ab20e0;  1 drivers
v000001ef09a9dec0_0 .net "a", 31 0, L_000001ef09ab19d0;  alias, 1 drivers
v000001ef09a9df60_0 .net "y", 31 0, L_000001ef09ab0170;  alias, 1 drivers
L_000001ef09ab0710 .part L_000001ef09ab19d0, 0, 30;
L_000001ef09ab0170 .concat [ 2 30 0 0], L_000001ef09ab20e0, L_000001ef09ab0710;
S_000001ef09a18f40 .scope module, "pcadd1" "adder" 3 195, 3 237 0, S_000001ef09a20920;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001ef09a9ea00_0 .net "a", 31 0, v000001ef09aa7c60_0;  alias, 1 drivers
L_000001ef09ab2098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ef09a9ef00_0 .net "b", 31 0, L_000001ef09ab2098;  1 drivers
v000001ef09a9d060_0 .net "y", 31 0, L_000001ef09ab1570;  alias, 1 drivers
L_000001ef09ab1570 .arith/sum 32, v000001ef09aa7c60_0, L_000001ef09ab2098;
S_000001ef09a190d0 .scope module, "pcadd2" "adder" 3 197, 3 237 0, S_000001ef09a20920;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001ef09a9d100_0 .net "a", 31 0, L_000001ef09ab1570;  alias, 1 drivers
v000001ef09a9d1a0_0 .net "b", 31 0, L_000001ef09ab0170;  alias, 1 drivers
v000001ef09a9d2e0_0 .net "y", 31 0, L_000001ef09ab0a30;  alias, 1 drivers
L_000001ef09ab0a30 .arith/sum 32, L_000001ef09ab1570, L_000001ef09ab0170;
S_000001ef09a23260 .scope module, "pcbrmux" "mux2" 3 198, 3 266 0, S_000001ef09a20920;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001ef09a397a0 .param/l "WIDTH" 0 3 266, +C4<00000000000000000000000000100000>;
v000001ef09a9d380_0 .net "d0", 31 0, L_000001ef09ab1570;  alias, 1 drivers
v000001ef09a9d420_0 .net "d1", 31 0, L_000001ef09ab0a30;  alias, 1 drivers
v000001ef09a9d4c0_0 .net "s", 0 0, L_000001ef09a32c30;  alias, 1 drivers
v000001ef09aa73a0_0 .net "y", 31 0, L_000001ef09ab1070;  alias, 1 drivers
L_000001ef09ab1070 .functor MUXZ 32, L_000001ef09ab1570, L_000001ef09ab0a30, L_000001ef09a32c30, C4<>;
S_000001ef09a233f0 .scope module, "pcmux" "mux2" 3 199, 3 266 0, S_000001ef09a20920;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001ef09a39d60 .param/l "WIDTH" 0 3 266, +C4<00000000000000000000000000100000>;
v000001ef09aa87a0_0 .net "d0", 31 0, L_000001ef09ab1070;  alias, 1 drivers
v000001ef09aa7940_0 .net "d1", 31 0, L_000001ef09ab16b0;  1 drivers
v000001ef09aa8700_0 .net "s", 0 0, L_000001ef09ab0990;  alias, 1 drivers
v000001ef09aa7120_0 .net "y", 31 0, L_000001ef09ab0df0;  alias, 1 drivers
L_000001ef09ab0df0 .functor MUXZ 32, L_000001ef09ab1070, L_000001ef09ab16b0, L_000001ef09ab0990, C4<>;
S_000001ef09a23580 .scope module, "pcreg" "flopr" 3 194, 3 256 0, S_000001ef09a20920;
 .timescale -2 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001ef09a392a0 .param/l "WIDTH" 0 3 256, +C4<00000000000000000000000000100000>;
v000001ef09aa8340_0 .net "clk", 0 0, v000001ef09ab0670_0;  alias, 1 drivers
v000001ef09aa8660_0 .net "d", 31 0, L_000001ef09ab0df0;  alias, 1 drivers
v000001ef09aa7c60_0 .var "q", 31 0;
v000001ef09aa7ee0_0 .net "reset", 0 0, v000001ef09ab0cb0_0;  alias, 1 drivers
E_000001ef09a391a0 .event posedge, v000001ef09aa7ee0_0, v000001ef09a3b1a0_0;
S_000001ef09aaa230 .scope module, "resmux" "mux2" 3 207, 3 266 0, S_000001ef09a20920;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001ef09a390e0 .param/l "WIDTH" 0 3 266, +C4<00000000000000000000000000100000>;
v000001ef09aa8840_0 .net "d0", 31 0, v000001ef09a9ee60_0;  alias, 1 drivers
v000001ef09aa8ca0_0 .net "d1", 31 0, L_000001ef09a32920;  alias, 1 drivers
v000001ef09aa74e0_0 .net "s", 0 0, L_000001ef09ab1c50;  alias, 1 drivers
v000001ef09aa7800_0 .net "y", 31 0, L_000001ef09ab02b0;  alias, 1 drivers
L_000001ef09ab02b0 .functor MUXZ 32, v000001ef09a9ee60_0, L_000001ef09a32920, L_000001ef09ab1c50, C4<>;
S_000001ef09aaad20 .scope module, "rf" "regfile" 3 203, 3 215 0, S_000001ef09a20920;
 .timescale -2 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001ef09aa8200_0 .net *"_ivl_0", 31 0, L_000001ef09ab0c10;  1 drivers
v000001ef09aa78a0_0 .net *"_ivl_10", 6 0, L_000001ef09ab1890;  1 drivers
L_000001ef09ab2200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ef09aa83e0_0 .net *"_ivl_13", 1 0, L_000001ef09ab2200;  1 drivers
L_000001ef09ab2248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef09aa82a0_0 .net/2u *"_ivl_14", 31 0, L_000001ef09ab2248;  1 drivers
v000001ef09aa7260_0 .net *"_ivl_18", 31 0, L_000001ef09ab07b0;  1 drivers
L_000001ef09ab2290 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef09aa80c0_0 .net *"_ivl_21", 26 0, L_000001ef09ab2290;  1 drivers
L_000001ef09ab22d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef09aa8480_0 .net/2u *"_ivl_22", 31 0, L_000001ef09ab22d8;  1 drivers
v000001ef09aa7580_0 .net *"_ivl_24", 0 0, L_000001ef09ab1ed0;  1 drivers
v000001ef09aa8a20_0 .net *"_ivl_26", 31 0, L_000001ef09ab00d0;  1 drivers
v000001ef09aa7f80_0 .net *"_ivl_28", 6 0, L_000001ef09ab1a70;  1 drivers
L_000001ef09ab2170 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef09aa79e0_0 .net *"_ivl_3", 26 0, L_000001ef09ab2170;  1 drivers
L_000001ef09ab2320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ef09aa7da0_0 .net *"_ivl_31", 1 0, L_000001ef09ab2320;  1 drivers
L_000001ef09ab2368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef09aa7e40_0 .net/2u *"_ivl_32", 31 0, L_000001ef09ab2368;  1 drivers
L_000001ef09ab21b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef09aa8520_0 .net/2u *"_ivl_4", 31 0, L_000001ef09ab21b8;  1 drivers
v000001ef09aa7a80_0 .net *"_ivl_6", 0 0, L_000001ef09ab1750;  1 drivers
v000001ef09aa85c0_0 .net *"_ivl_8", 31 0, L_000001ef09ab11b0;  1 drivers
v000001ef09aa7d00_0 .net "clk", 0 0, v000001ef09ab0670_0;  alias, 1 drivers
v000001ef09aa7b20_0 .net "ra1", 4 0, L_000001ef09ab0f30;  1 drivers
v000001ef09aa88e0_0 .net "ra2", 4 0, L_000001ef09ab0210;  1 drivers
v000001ef09aa7080_0 .net "rd1", 31 0, L_000001ef09ab1e30;  alias, 1 drivers
v000001ef09aa7bc0_0 .net "rd2", 31 0, L_000001ef09ab0850;  alias, 1 drivers
v000001ef09aa71c0 .array "rf", 0 31, 31 0;
v000001ef09aa8e80_0 .net "wa3", 4 0, L_000001ef09ab17f0;  alias, 1 drivers
v000001ef09aa8020_0 .net "wd3", 31 0, L_000001ef09ab02b0;  alias, 1 drivers
v000001ef09aa8d40_0 .net "we3", 0 0, L_000001ef09ab1cf0;  alias, 1 drivers
L_000001ef09ab0c10 .concat [ 5 27 0 0], L_000001ef09ab0f30, L_000001ef09ab2170;
L_000001ef09ab1750 .cmp/ne 32, L_000001ef09ab0c10, L_000001ef09ab21b8;
L_000001ef09ab11b0 .array/port v000001ef09aa71c0, L_000001ef09ab1890;
L_000001ef09ab1890 .concat [ 5 2 0 0], L_000001ef09ab0f30, L_000001ef09ab2200;
L_000001ef09ab1e30 .functor MUXZ 32, L_000001ef09ab2248, L_000001ef09ab11b0, L_000001ef09ab1750, C4<>;
L_000001ef09ab07b0 .concat [ 5 27 0 0], L_000001ef09ab0210, L_000001ef09ab2290;
L_000001ef09ab1ed0 .cmp/ne 32, L_000001ef09ab07b0, L_000001ef09ab22d8;
L_000001ef09ab00d0 .array/port v000001ef09aa71c0, L_000001ef09ab1a70;
L_000001ef09ab1a70 .concat [ 5 2 0 0], L_000001ef09ab0210, L_000001ef09ab2320;
L_000001ef09ab0850 .functor MUXZ 32, L_000001ef09ab2368, L_000001ef09ab00d0, L_000001ef09ab1ed0, C4<>;
S_000001ef09aaa550 .scope module, "se" "signext" 3 208, 3 250 0, S_000001ef09a20920;
 .timescale -2 -4;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001ef09aa8de0_0 .net *"_ivl_1", 0 0, L_000001ef09ab08f0;  1 drivers
v000001ef09aa8160_0 .net *"_ivl_2", 15 0, L_000001ef09ab0fd0;  1 drivers
v000001ef09aa8ac0_0 .net "a", 15 0, L_000001ef09ab03f0;  1 drivers
v000001ef09aa7760_0 .net "y", 31 0, L_000001ef09ab19d0;  alias, 1 drivers
L_000001ef09ab08f0 .part L_000001ef09ab03f0, 15, 1;
LS_000001ef09ab0fd0_0_0 .concat [ 1 1 1 1], L_000001ef09ab08f0, L_000001ef09ab08f0, L_000001ef09ab08f0, L_000001ef09ab08f0;
LS_000001ef09ab0fd0_0_4 .concat [ 1 1 1 1], L_000001ef09ab08f0, L_000001ef09ab08f0, L_000001ef09ab08f0, L_000001ef09ab08f0;
LS_000001ef09ab0fd0_0_8 .concat [ 1 1 1 1], L_000001ef09ab08f0, L_000001ef09ab08f0, L_000001ef09ab08f0, L_000001ef09ab08f0;
LS_000001ef09ab0fd0_0_12 .concat [ 1 1 1 1], L_000001ef09ab08f0, L_000001ef09ab08f0, L_000001ef09ab08f0, L_000001ef09ab08f0;
L_000001ef09ab0fd0 .concat [ 4 4 4 4], LS_000001ef09ab0fd0_0_0, LS_000001ef09ab0fd0_0_4, LS_000001ef09ab0fd0_0_8, LS_000001ef09ab0fd0_0_12;
L_000001ef09ab19d0 .concat [ 16 16 0 0], L_000001ef09ab03f0, L_000001ef09ab0fd0;
S_000001ef09aaaa00 .scope module, "srcbmux" "mux2" 3 211, 3 266 0, S_000001ef09a20920;
 .timescale -2 -4;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001ef09a399a0 .param/l "WIDTH" 0 3 266, +C4<00000000000000000000000000100000>;
v000001ef09aa8980_0 .net "d0", 31 0, L_000001ef09ab0850;  alias, 1 drivers
v000001ef09aa7620_0 .net "d1", 31 0, L_000001ef09ab19d0;  alias, 1 drivers
v000001ef09aa8f20_0 .net "s", 0 0, L_000001ef09ab1430;  alias, 1 drivers
v000001ef09aa7440_0 .net "y", 31 0, L_000001ef09ab1250;  alias, 1 drivers
L_000001ef09ab1250 .functor MUXZ 32, L_000001ef09ab0850, L_000001ef09ab19d0, L_000001ef09ab1430, C4<>;
S_000001ef09aaaeb0 .scope module, "wrmux" "mux2" 3 205, 3 266 0, S_000001ef09a20920;
 .timescale -2 -4;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_000001ef09a39160 .param/l "WIDTH" 0 3 266, +C4<00000000000000000000000000000101>;
v000001ef09aa8b60_0 .net "d0", 4 0, L_000001ef09ab1930;  1 drivers
v000001ef09aa8c00_0 .net "d1", 4 0, L_000001ef09ab0d50;  1 drivers
v000001ef09aa7300_0 .net "s", 0 0, L_000001ef09ab12f0;  alias, 1 drivers
v000001ef09aa76c0_0 .net "y", 4 0, L_000001ef09ab17f0;  alias, 1 drivers
L_000001ef09ab17f0 .functor MUXZ 5, L_000001ef09ab1930, L_000001ef09ab0d50, L_000001ef09ab12f0, C4<>;
    .scope S_000001ef09a20790;
T_0 ;
    %wait E_000001ef09a39fa0;
    %load/vec4 v000001ef09a9e960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v000001ef09a9d560_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v000001ef09a9d560_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v000001ef09a9d560_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v000001ef09a9d560_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v000001ef09a9d560_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v000001ef09a9d560_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v000001ef09a9d560_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ef09a1e910;
T_1 ;
    %wait E_000001ef09a39120;
    %load/vec4 v000001ef09a3bce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v000001ef09a3c5a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v000001ef09a3cb40_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ef09a3cb40_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ef09a3cb40_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ef09a3cb40_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ef09a3cb40_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001ef09a3cb40_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ef09a3cb40_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001ef09a3cb40_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ef09a23580;
T_2 ;
    %wait E_000001ef09a391a0;
    %load/vec4 v000001ef09aa7ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ef09aa7c60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ef09aa8660_0;
    %assign/vec4 v000001ef09aa7c60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ef09aaad20;
T_3 ;
    %wait E_000001ef09a39da0;
    %load/vec4 v000001ef09aa8d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001ef09aa8020_0;
    %load/vec4 v000001ef09aa8e80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef09aa71c0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ef09a20ab0;
T_4 ;
    %wait E_000001ef09a39c60;
    %load/vec4 v000001ef09a9dba0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v000001ef09a9e0a0_0;
    %load/vec4 v000001ef09a9e780_0;
    %and;
    %store/vec4 v000001ef09a9ee60_0, 0, 32;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v000001ef09a9e0a0_0;
    %load/vec4 v000001ef09a9e780_0;
    %or;
    %store/vec4 v000001ef09a9ee60_0, 0, 32;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v000001ef09a9e140_0;
    %store/vec4 v000001ef09a9ee60_0, 0, 32;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v000001ef09a9e140_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %store/vec4 v000001ef09a9ee60_0, 0, 32;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ef099ae860;
T_5 ;
    %vpi_call/w 3 88 "$readmemh", "memfile.dat", v000001ef09a3c8c0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001ef099ae6d0;
T_6 ;
    %wait E_000001ef09a39da0;
    %load/vec4 v000001ef09a3c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001ef09a3caa0_0;
    %load/vec4 v000001ef09a3ce60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef09a3c960, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ef09a4bf20;
T_7 ;
    %vpi_call/w 3 19 "$dumpfile", "mips_single_cycle_test.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, v000001ef09ab0670_0, v000001ef09ab0cb0_0, v000001ef09ab1d90_0, v000001ef09ab1f70_0, v000001ef09ab14d0_0 {0 0 0};
    %vpi_call/w 3 21 "$display", "writedata\011dataadr\011memwrite" {0 0 0};
    %vpi_call/w 3 22 "$monitor", "%9d\011%7d\011%8d", v000001ef09ab1d90_0, v000001ef09ab1f70_0, v000001ef09ab14d0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001ef09a4bf20;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef09ab0cb0_0, 0;
    %delay 2200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef09ab0cb0_0, 0;
    %end;
    .thread T_8;
    .scope S_000001ef09a4bf20;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef09ab0670_0, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef09ab0670_0, 0;
    %delay 500, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ef09a4bf20;
T_10 ;
    %wait E_000001ef09a39920;
    %load/vec4 v000001ef09ab14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001ef09ab1f70_0;
    %pushi/vec4 60, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001ef09ab1d90_0;
    %pushi/vec4 28, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call/w 3 46 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001ef09ab1f70_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call/w 3 50 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 51 "$finish" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "mips_single_cycle.sv";
