// Seed: 415245123
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wor id_2,
    input wor id_3,
    output uwire id_4
);
  wire id_6;
  supply1 id_7;
  assign module_1.id_1 = 0;
  wire id_8;
  assign id_4 = 1 == id_1;
  id_9 :
  assert property (@(posedge 1) id_1)
  else $display(1, id_9, id_7);
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    output tri1  id_2,
    input  tri0  id_3
    , id_6,
    output wor   id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_0,
      id_2
  );
endmodule
