
projekt_e_nucleuo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005500  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080056d8  080056d8  000066d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005728  08005728  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005728  08005728  00006728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005730  08005730  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005730  08005730  00006730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005734  08005734  00006734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08005738  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  20000010  08005748  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002dc  08005748  000072dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f53f  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002084  00000000  00000000  0001657f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c40  00000000  00000000  00018608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000979  00000000  00000000  00019248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025005  00000000  00000000  00019bc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ea4a  00000000  00000000  0003ebc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb429  00000000  00000000  0004d610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00138a39  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003234  00000000  00000000  00138a7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0013bcb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080056c0 	.word	0x080056c0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	080056c0 	.word	0x080056c0

08000218 <strcmp>:
 8000218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000220:	2a01      	cmp	r2, #1
 8000222:	bf28      	it	cs
 8000224:	429a      	cmpcs	r2, r3
 8000226:	d0f7      	beq.n	8000218 <strcmp>
 8000228:	1ad0      	subs	r0, r2, r3
 800022a:	4770      	bx	lr

0800022c <__aeabi_uldivmod>:
 800022c:	b953      	cbnz	r3, 8000244 <__aeabi_uldivmod+0x18>
 800022e:	b94a      	cbnz	r2, 8000244 <__aeabi_uldivmod+0x18>
 8000230:	2900      	cmp	r1, #0
 8000232:	bf08      	it	eq
 8000234:	2800      	cmpeq	r0, #0
 8000236:	bf1c      	itt	ne
 8000238:	f04f 31ff 	movne.w	r1, #4294967295
 800023c:	f04f 30ff 	movne.w	r0, #4294967295
 8000240:	f000 b988 	b.w	8000554 <__aeabi_idiv0>
 8000244:	f1ad 0c08 	sub.w	ip, sp, #8
 8000248:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000258:	b004      	add	sp, #16
 800025a:	4770      	bx	lr

0800025c <__udivmoddi4>:
 800025c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000260:	9d08      	ldr	r5, [sp, #32]
 8000262:	468e      	mov	lr, r1
 8000264:	4604      	mov	r4, r0
 8000266:	4688      	mov	r8, r1
 8000268:	2b00      	cmp	r3, #0
 800026a:	d14a      	bne.n	8000302 <__udivmoddi4+0xa6>
 800026c:	428a      	cmp	r2, r1
 800026e:	4617      	mov	r7, r2
 8000270:	d962      	bls.n	8000338 <__udivmoddi4+0xdc>
 8000272:	fab2 f682 	clz	r6, r2
 8000276:	b14e      	cbz	r6, 800028c <__udivmoddi4+0x30>
 8000278:	f1c6 0320 	rsb	r3, r6, #32
 800027c:	fa01 f806 	lsl.w	r8, r1, r6
 8000280:	fa20 f303 	lsr.w	r3, r0, r3
 8000284:	40b7      	lsls	r7, r6
 8000286:	ea43 0808 	orr.w	r8, r3, r8
 800028a:	40b4      	lsls	r4, r6
 800028c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000290:	fa1f fc87 	uxth.w	ip, r7
 8000294:	fbb8 f1fe 	udiv	r1, r8, lr
 8000298:	0c23      	lsrs	r3, r4, #16
 800029a:	fb0e 8811 	mls	r8, lr, r1, r8
 800029e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a2:	fb01 f20c 	mul.w	r2, r1, ip
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0x62>
 80002aa:	18fb      	adds	r3, r7, r3
 80002ac:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b0:	f080 80ea 	bcs.w	8000488 <__udivmoddi4+0x22c>
 80002b4:	429a      	cmp	r2, r3
 80002b6:	f240 80e7 	bls.w	8000488 <__udivmoddi4+0x22c>
 80002ba:	3902      	subs	r1, #2
 80002bc:	443b      	add	r3, r7
 80002be:	1a9a      	subs	r2, r3, r2
 80002c0:	b2a3      	uxth	r3, r4
 80002c2:	fbb2 f0fe 	udiv	r0, r2, lr
 80002c6:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ce:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d2:	459c      	cmp	ip, r3
 80002d4:	d909      	bls.n	80002ea <__udivmoddi4+0x8e>
 80002d6:	18fb      	adds	r3, r7, r3
 80002d8:	f100 32ff 	add.w	r2, r0, #4294967295
 80002dc:	f080 80d6 	bcs.w	800048c <__udivmoddi4+0x230>
 80002e0:	459c      	cmp	ip, r3
 80002e2:	f240 80d3 	bls.w	800048c <__udivmoddi4+0x230>
 80002e6:	443b      	add	r3, r7
 80002e8:	3802      	subs	r0, #2
 80002ea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ee:	eba3 030c 	sub.w	r3, r3, ip
 80002f2:	2100      	movs	r1, #0
 80002f4:	b11d      	cbz	r5, 80002fe <__udivmoddi4+0xa2>
 80002f6:	40f3      	lsrs	r3, r6
 80002f8:	2200      	movs	r2, #0
 80002fa:	e9c5 3200 	strd	r3, r2, [r5]
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	428b      	cmp	r3, r1
 8000304:	d905      	bls.n	8000312 <__udivmoddi4+0xb6>
 8000306:	b10d      	cbz	r5, 800030c <__udivmoddi4+0xb0>
 8000308:	e9c5 0100 	strd	r0, r1, [r5]
 800030c:	2100      	movs	r1, #0
 800030e:	4608      	mov	r0, r1
 8000310:	e7f5      	b.n	80002fe <__udivmoddi4+0xa2>
 8000312:	fab3 f183 	clz	r1, r3
 8000316:	2900      	cmp	r1, #0
 8000318:	d146      	bne.n	80003a8 <__udivmoddi4+0x14c>
 800031a:	4573      	cmp	r3, lr
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xc8>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 8105 	bhi.w	800052e <__udivmoddi4+0x2d2>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb6e 0203 	sbc.w	r2, lr, r3
 800032a:	2001      	movs	r0, #1
 800032c:	4690      	mov	r8, r2
 800032e:	2d00      	cmp	r5, #0
 8000330:	d0e5      	beq.n	80002fe <__udivmoddi4+0xa2>
 8000332:	e9c5 4800 	strd	r4, r8, [r5]
 8000336:	e7e2      	b.n	80002fe <__udivmoddi4+0xa2>
 8000338:	2a00      	cmp	r2, #0
 800033a:	f000 8090 	beq.w	800045e <__udivmoddi4+0x202>
 800033e:	fab2 f682 	clz	r6, r2
 8000342:	2e00      	cmp	r6, #0
 8000344:	f040 80a4 	bne.w	8000490 <__udivmoddi4+0x234>
 8000348:	1a8a      	subs	r2, r1, r2
 800034a:	0c03      	lsrs	r3, r0, #16
 800034c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000350:	b280      	uxth	r0, r0
 8000352:	b2bc      	uxth	r4, r7
 8000354:	2101      	movs	r1, #1
 8000356:	fbb2 fcfe 	udiv	ip, r2, lr
 800035a:	fb0e 221c 	mls	r2, lr, ip, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb04 f20c 	mul.w	r2, r4, ip
 8000366:	429a      	cmp	r2, r3
 8000368:	d907      	bls.n	800037a <__udivmoddi4+0x11e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x11c>
 8000372:	429a      	cmp	r2, r3
 8000374:	f200 80e0 	bhi.w	8000538 <__udivmoddi4+0x2dc>
 8000378:	46c4      	mov	ip, r8
 800037a:	1a9b      	subs	r3, r3, r2
 800037c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000380:	fb0e 3312 	mls	r3, lr, r2, r3
 8000384:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000388:	fb02 f404 	mul.w	r4, r2, r4
 800038c:	429c      	cmp	r4, r3
 800038e:	d907      	bls.n	80003a0 <__udivmoddi4+0x144>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f102 30ff 	add.w	r0, r2, #4294967295
 8000396:	d202      	bcs.n	800039e <__udivmoddi4+0x142>
 8000398:	429c      	cmp	r4, r3
 800039a:	f200 80ca 	bhi.w	8000532 <__udivmoddi4+0x2d6>
 800039e:	4602      	mov	r2, r0
 80003a0:	1b1b      	subs	r3, r3, r4
 80003a2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003a6:	e7a5      	b.n	80002f4 <__udivmoddi4+0x98>
 80003a8:	f1c1 0620 	rsb	r6, r1, #32
 80003ac:	408b      	lsls	r3, r1
 80003ae:	fa22 f706 	lsr.w	r7, r2, r6
 80003b2:	431f      	orrs	r7, r3
 80003b4:	fa0e f401 	lsl.w	r4, lr, r1
 80003b8:	fa20 f306 	lsr.w	r3, r0, r6
 80003bc:	fa2e fe06 	lsr.w	lr, lr, r6
 80003c0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003c4:	4323      	orrs	r3, r4
 80003c6:	fa00 f801 	lsl.w	r8, r0, r1
 80003ca:	fa1f fc87 	uxth.w	ip, r7
 80003ce:	fbbe f0f9 	udiv	r0, lr, r9
 80003d2:	0c1c      	lsrs	r4, r3, #16
 80003d4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003d8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003dc:	fb00 fe0c 	mul.w	lr, r0, ip
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	fa02 f201 	lsl.w	r2, r2, r1
 80003e6:	d909      	bls.n	80003fc <__udivmoddi4+0x1a0>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ee:	f080 809c 	bcs.w	800052a <__udivmoddi4+0x2ce>
 80003f2:	45a6      	cmp	lr, r4
 80003f4:	f240 8099 	bls.w	800052a <__udivmoddi4+0x2ce>
 80003f8:	3802      	subs	r0, #2
 80003fa:	443c      	add	r4, r7
 80003fc:	eba4 040e 	sub.w	r4, r4, lr
 8000400:	fa1f fe83 	uxth.w	lr, r3
 8000404:	fbb4 f3f9 	udiv	r3, r4, r9
 8000408:	fb09 4413 	mls	r4, r9, r3, r4
 800040c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000410:	fb03 fc0c 	mul.w	ip, r3, ip
 8000414:	45a4      	cmp	ip, r4
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1ce>
 8000418:	193c      	adds	r4, r7, r4
 800041a:	f103 3eff 	add.w	lr, r3, #4294967295
 800041e:	f080 8082 	bcs.w	8000526 <__udivmoddi4+0x2ca>
 8000422:	45a4      	cmp	ip, r4
 8000424:	d97f      	bls.n	8000526 <__udivmoddi4+0x2ca>
 8000426:	3b02      	subs	r3, #2
 8000428:	443c      	add	r4, r7
 800042a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800042e:	eba4 040c 	sub.w	r4, r4, ip
 8000432:	fba0 ec02 	umull	lr, ip, r0, r2
 8000436:	4564      	cmp	r4, ip
 8000438:	4673      	mov	r3, lr
 800043a:	46e1      	mov	r9, ip
 800043c:	d362      	bcc.n	8000504 <__udivmoddi4+0x2a8>
 800043e:	d05f      	beq.n	8000500 <__udivmoddi4+0x2a4>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x1fe>
 8000442:	ebb8 0203 	subs.w	r2, r8, r3
 8000446:	eb64 0409 	sbc.w	r4, r4, r9
 800044a:	fa04 f606 	lsl.w	r6, r4, r6
 800044e:	fa22 f301 	lsr.w	r3, r2, r1
 8000452:	431e      	orrs	r6, r3
 8000454:	40cc      	lsrs	r4, r1
 8000456:	e9c5 6400 	strd	r6, r4, [r5]
 800045a:	2100      	movs	r1, #0
 800045c:	e74f      	b.n	80002fe <__udivmoddi4+0xa2>
 800045e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000462:	0c01      	lsrs	r1, r0, #16
 8000464:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000468:	b280      	uxth	r0, r0
 800046a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800046e:	463b      	mov	r3, r7
 8000470:	4638      	mov	r0, r7
 8000472:	463c      	mov	r4, r7
 8000474:	46b8      	mov	r8, r7
 8000476:	46be      	mov	lr, r7
 8000478:	2620      	movs	r6, #32
 800047a:	fbb1 f1f7 	udiv	r1, r1, r7
 800047e:	eba2 0208 	sub.w	r2, r2, r8
 8000482:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000486:	e766      	b.n	8000356 <__udivmoddi4+0xfa>
 8000488:	4601      	mov	r1, r0
 800048a:	e718      	b.n	80002be <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e72c      	b.n	80002ea <__udivmoddi4+0x8e>
 8000490:	f1c6 0220 	rsb	r2, r6, #32
 8000494:	fa2e f302 	lsr.w	r3, lr, r2
 8000498:	40b7      	lsls	r7, r6
 800049a:	40b1      	lsls	r1, r6
 800049c:	fa20 f202 	lsr.w	r2, r0, r2
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	430a      	orrs	r2, r1
 80004a6:	fbb3 f8fe 	udiv	r8, r3, lr
 80004aa:	b2bc      	uxth	r4, r7
 80004ac:	fb0e 3318 	mls	r3, lr, r8, r3
 80004b0:	0c11      	lsrs	r1, r2, #16
 80004b2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b6:	fb08 f904 	mul.w	r9, r8, r4
 80004ba:	40b0      	lsls	r0, r6
 80004bc:	4589      	cmp	r9, r1
 80004be:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004c2:	b280      	uxth	r0, r0
 80004c4:	d93e      	bls.n	8000544 <__udivmoddi4+0x2e8>
 80004c6:	1879      	adds	r1, r7, r1
 80004c8:	f108 3cff 	add.w	ip, r8, #4294967295
 80004cc:	d201      	bcs.n	80004d2 <__udivmoddi4+0x276>
 80004ce:	4589      	cmp	r9, r1
 80004d0:	d81f      	bhi.n	8000512 <__udivmoddi4+0x2b6>
 80004d2:	eba1 0109 	sub.w	r1, r1, r9
 80004d6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004da:	fb09 f804 	mul.w	r8, r9, r4
 80004de:	fb0e 1119 	mls	r1, lr, r9, r1
 80004e2:	b292      	uxth	r2, r2
 80004e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d229      	bcs.n	8000540 <__udivmoddi4+0x2e4>
 80004ec:	18ba      	adds	r2, r7, r2
 80004ee:	f109 31ff 	add.w	r1, r9, #4294967295
 80004f2:	d2c4      	bcs.n	800047e <__udivmoddi4+0x222>
 80004f4:	4542      	cmp	r2, r8
 80004f6:	d2c2      	bcs.n	800047e <__udivmoddi4+0x222>
 80004f8:	f1a9 0102 	sub.w	r1, r9, #2
 80004fc:	443a      	add	r2, r7
 80004fe:	e7be      	b.n	800047e <__udivmoddi4+0x222>
 8000500:	45f0      	cmp	r8, lr
 8000502:	d29d      	bcs.n	8000440 <__udivmoddi4+0x1e4>
 8000504:	ebbe 0302 	subs.w	r3, lr, r2
 8000508:	eb6c 0c07 	sbc.w	ip, ip, r7
 800050c:	3801      	subs	r0, #1
 800050e:	46e1      	mov	r9, ip
 8000510:	e796      	b.n	8000440 <__udivmoddi4+0x1e4>
 8000512:	eba7 0909 	sub.w	r9, r7, r9
 8000516:	4449      	add	r1, r9
 8000518:	f1a8 0c02 	sub.w	ip, r8, #2
 800051c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000520:	fb09 f804 	mul.w	r8, r9, r4
 8000524:	e7db      	b.n	80004de <__udivmoddi4+0x282>
 8000526:	4673      	mov	r3, lr
 8000528:	e77f      	b.n	800042a <__udivmoddi4+0x1ce>
 800052a:	4650      	mov	r0, sl
 800052c:	e766      	b.n	80003fc <__udivmoddi4+0x1a0>
 800052e:	4608      	mov	r0, r1
 8000530:	e6fd      	b.n	800032e <__udivmoddi4+0xd2>
 8000532:	443b      	add	r3, r7
 8000534:	3a02      	subs	r2, #2
 8000536:	e733      	b.n	80003a0 <__udivmoddi4+0x144>
 8000538:	f1ac 0c02 	sub.w	ip, ip, #2
 800053c:	443b      	add	r3, r7
 800053e:	e71c      	b.n	800037a <__udivmoddi4+0x11e>
 8000540:	4649      	mov	r1, r9
 8000542:	e79c      	b.n	800047e <__udivmoddi4+0x222>
 8000544:	eba1 0109 	sub.w	r1, r1, r9
 8000548:	46c4      	mov	ip, r8
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	e7c4      	b.n	80004de <__udivmoddi4+0x282>

08000554 <__aeabi_idiv0>:
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop

08000558 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800055c:	f000 fcd5 	bl	8000f0a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000560:	f000 f81c 	bl	800059c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000564:	f000 f932 	bl	80007cc <MX_GPIO_Init>
  MX_DMA_Init();
 8000568:	f000 f8ee 	bl	8000748 <MX_DMA_Init>
  MX_UART4_Init();
 800056c:	f000 f8a0 	bl	80006b0 <MX_UART4_Init>
  MX_SPI2_Init();
 8000570:	f000 f860 	bl	8000634 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart4, &rx_byte, 1); //omogucujemo interrupt da povežemo python sa mikrokontrolerom
 8000574:	2201      	movs	r2, #1
 8000576:	4906      	ldr	r1, [pc, #24]	@ (8000590 <main+0x38>)
 8000578:	4806      	ldr	r0, [pc, #24]	@ (8000594 <main+0x3c>)
 800057a:	f002 fe1d 	bl	80031b8 <HAL_UART_Receive_IT>

  myPacket.header = 0xAA;
 800057e:	4b06      	ldr	r3, [pc, #24]	@ (8000598 <main+0x40>)
 8000580:	22aa      	movs	r2, #170	@ 0xaa
 8000582:	701a      	strb	r2, [r3, #0]
  myPacket.footer = 0x55;
 8000584:	4b04      	ldr	r3, [pc, #16]	@ (8000598 <main+0x40>)
 8000586:	2255      	movs	r2, #85	@ 0x55
 8000588:	725a      	strb	r2, [r3, #9]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800058a:	bf00      	nop
 800058c:	e7fd      	b.n	800058a <main+0x32>
 800058e:	bf00      	nop
 8000590:	200002a4 	.word	0x200002a4
 8000594:	20000150 	.word	0x20000150
 8000598:	200002cc 	.word	0x200002cc

0800059c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b094      	sub	sp, #80	@ 0x50
 80005a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a2:	f107 0318 	add.w	r3, r7, #24
 80005a6:	2238      	movs	r2, #56	@ 0x38
 80005a8:	2100      	movs	r1, #0
 80005aa:	4618      	mov	r0, r3
 80005ac:	f005 f85c 	bl	8005668 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b0:	1d3b      	adds	r3, r7, #4
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]
 80005b6:	605a      	str	r2, [r3, #4]
 80005b8:	609a      	str	r2, [r3, #8]
 80005ba:	60da      	str	r2, [r3, #12]
 80005bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80005be:	2000      	movs	r0, #0
 80005c0:	f001 fb20 	bl	8001c04 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005c4:	2302      	movs	r3, #2
 80005c6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005cc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005ce:	2340      	movs	r3, #64	@ 0x40
 80005d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005d2:	2302      	movs	r3, #2
 80005d4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005d6:	2302      	movs	r3, #2
 80005d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80005da:	2304      	movs	r3, #4
 80005dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80005de:	2355      	movs	r3, #85	@ 0x55
 80005e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005e2:	2302      	movs	r3, #2
 80005e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005e6:	2302      	movs	r3, #2
 80005e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005ea:	2302      	movs	r3, #2
 80005ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ee:	f107 0318 	add.w	r3, r7, #24
 80005f2:	4618      	mov	r0, r3
 80005f4:	f001 fbba 	bl	8001d6c <HAL_RCC_OscConfig>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80005fe:	f000 fa45 	bl	8000a8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000602:	230f      	movs	r3, #15
 8000604:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000606:	2303      	movs	r3, #3
 8000608:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800060e:	2300      	movs	r3, #0
 8000610:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000612:	2300      	movs	r3, #0
 8000614:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	2104      	movs	r1, #4
 800061a:	4618      	mov	r0, r3
 800061c:	f001 feb8 	bl	8002390 <HAL_RCC_ClockConfig>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000626:	f000 fa31 	bl	8000a8c <Error_Handler>
  }
}
 800062a:	bf00      	nop
 800062c:	3750      	adds	r7, #80	@ 0x50
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
	...

08000634 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000638:	4b1b      	ldr	r3, [pc, #108]	@ (80006a8 <MX_SPI2_Init+0x74>)
 800063a:	4a1c      	ldr	r2, [pc, #112]	@ (80006ac <MX_SPI2_Init+0x78>)
 800063c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800063e:	4b1a      	ldr	r3, [pc, #104]	@ (80006a8 <MX_SPI2_Init+0x74>)
 8000640:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000644:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000646:	4b18      	ldr	r3, [pc, #96]	@ (80006a8 <MX_SPI2_Init+0x74>)
 8000648:	2200      	movs	r2, #0
 800064a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800064c:	4b16      	ldr	r3, [pc, #88]	@ (80006a8 <MX_SPI2_Init+0x74>)
 800064e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000652:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000654:	4b14      	ldr	r3, [pc, #80]	@ (80006a8 <MX_SPI2_Init+0x74>)
 8000656:	2200      	movs	r2, #0
 8000658:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800065a:	4b13      	ldr	r3, [pc, #76]	@ (80006a8 <MX_SPI2_Init+0x74>)
 800065c:	2200      	movs	r2, #0
 800065e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000660:	4b11      	ldr	r3, [pc, #68]	@ (80006a8 <MX_SPI2_Init+0x74>)
 8000662:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000666:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000668:	4b0f      	ldr	r3, [pc, #60]	@ (80006a8 <MX_SPI2_Init+0x74>)
 800066a:	2210      	movs	r2, #16
 800066c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800066e:	4b0e      	ldr	r3, [pc, #56]	@ (80006a8 <MX_SPI2_Init+0x74>)
 8000670:	2200      	movs	r2, #0
 8000672:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000674:	4b0c      	ldr	r3, [pc, #48]	@ (80006a8 <MX_SPI2_Init+0x74>)
 8000676:	2200      	movs	r2, #0
 8000678:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800067a:	4b0b      	ldr	r3, [pc, #44]	@ (80006a8 <MX_SPI2_Init+0x74>)
 800067c:	2200      	movs	r2, #0
 800067e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000680:	4b09      	ldr	r3, [pc, #36]	@ (80006a8 <MX_SPI2_Init+0x74>)
 8000682:	2207      	movs	r2, #7
 8000684:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000686:	4b08      	ldr	r3, [pc, #32]	@ (80006a8 <MX_SPI2_Init+0x74>)
 8000688:	2200      	movs	r2, #0
 800068a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800068c:	4b06      	ldr	r3, [pc, #24]	@ (80006a8 <MX_SPI2_Init+0x74>)
 800068e:	2208      	movs	r2, #8
 8000690:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000692:	4805      	ldr	r0, [pc, #20]	@ (80006a8 <MX_SPI2_Init+0x74>)
 8000694:	f002 fae6 	bl	8002c64 <HAL_SPI_Init>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800069e:	f000 f9f5 	bl	8000a8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80006a2:	bf00      	nop
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	2000002c 	.word	0x2000002c
 80006ac:	40003800 	.word	0x40003800

080006b0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80006b4:	4b22      	ldr	r3, [pc, #136]	@ (8000740 <MX_UART4_Init+0x90>)
 80006b6:	4a23      	ldr	r2, [pc, #140]	@ (8000744 <MX_UART4_Init+0x94>)
 80006b8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80006ba:	4b21      	ldr	r3, [pc, #132]	@ (8000740 <MX_UART4_Init+0x90>)
 80006bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006c0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80006c2:	4b1f      	ldr	r3, [pc, #124]	@ (8000740 <MX_UART4_Init+0x90>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80006c8:	4b1d      	ldr	r3, [pc, #116]	@ (8000740 <MX_UART4_Init+0x90>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80006ce:	4b1c      	ldr	r3, [pc, #112]	@ (8000740 <MX_UART4_Init+0x90>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80006d4:	4b1a      	ldr	r3, [pc, #104]	@ (8000740 <MX_UART4_Init+0x90>)
 80006d6:	220c      	movs	r2, #12
 80006d8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006da:	4b19      	ldr	r3, [pc, #100]	@ (8000740 <MX_UART4_Init+0x90>)
 80006dc:	2200      	movs	r2, #0
 80006de:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e0:	4b17      	ldr	r3, [pc, #92]	@ (8000740 <MX_UART4_Init+0x90>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006e6:	4b16      	ldr	r3, [pc, #88]	@ (8000740 <MX_UART4_Init+0x90>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006ec:	4b14      	ldr	r3, [pc, #80]	@ (8000740 <MX_UART4_Init+0x90>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006f2:	4b13      	ldr	r3, [pc, #76]	@ (8000740 <MX_UART4_Init+0x90>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80006f8:	4811      	ldr	r0, [pc, #68]	@ (8000740 <MX_UART4_Init+0x90>)
 80006fa:	f002 fc7e 	bl	8002ffa <HAL_UART_Init>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000704:	f000 f9c2 	bl	8000a8c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000708:	2100      	movs	r1, #0
 800070a:	480d      	ldr	r0, [pc, #52]	@ (8000740 <MX_UART4_Init+0x90>)
 800070c:	f004 fee1 	bl	80054d2 <HAL_UARTEx_SetTxFifoThreshold>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000716:	f000 f9b9 	bl	8000a8c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800071a:	2100      	movs	r1, #0
 800071c:	4808      	ldr	r0, [pc, #32]	@ (8000740 <MX_UART4_Init+0x90>)
 800071e:	f004 ff16 	bl	800554e <HAL_UARTEx_SetRxFifoThreshold>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000728:	f000 f9b0 	bl	8000a8c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 800072c:	4804      	ldr	r0, [pc, #16]	@ (8000740 <MX_UART4_Init+0x90>)
 800072e:	f004 fe97 	bl	8005460 <HAL_UARTEx_DisableFifoMode>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000738:	f000 f9a8 	bl	8000a8c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800073c:	bf00      	nop
 800073e:	bd80      	pop	{r7, pc}
 8000740:	20000150 	.word	0x20000150
 8000744:	40004c00 	.word	0x40004c00

08000748 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800074e:	4b1e      	ldr	r3, [pc, #120]	@ (80007c8 <MX_DMA_Init+0x80>)
 8000750:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000752:	4a1d      	ldr	r2, [pc, #116]	@ (80007c8 <MX_DMA_Init+0x80>)
 8000754:	f043 0304 	orr.w	r3, r3, #4
 8000758:	6493      	str	r3, [r2, #72]	@ 0x48
 800075a:	4b1b      	ldr	r3, [pc, #108]	@ (80007c8 <MX_DMA_Init+0x80>)
 800075c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800075e:	f003 0304 	and.w	r3, r3, #4
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000766:	4b18      	ldr	r3, [pc, #96]	@ (80007c8 <MX_DMA_Init+0x80>)
 8000768:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800076a:	4a17      	ldr	r2, [pc, #92]	@ (80007c8 <MX_DMA_Init+0x80>)
 800076c:	f043 0301 	orr.w	r3, r3, #1
 8000770:	6493      	str	r3, [r2, #72]	@ 0x48
 8000772:	4b15      	ldr	r3, [pc, #84]	@ (80007c8 <MX_DMA_Init+0x80>)
 8000774:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000776:	f003 0301 	and.w	r3, r3, #1
 800077a:	603b      	str	r3, [r7, #0]
 800077c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800077e:	2200      	movs	r2, #0
 8000780:	2100      	movs	r1, #0
 8000782:	200b      	movs	r0, #11
 8000784:	f000 fd0d 	bl	80011a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000788:	200b      	movs	r0, #11
 800078a:	f000 fd24 	bl	80011d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800078e:	2200      	movs	r2, #0
 8000790:	2100      	movs	r1, #0
 8000792:	200c      	movs	r0, #12
 8000794:	f000 fd05 	bl	80011a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000798:	200c      	movs	r0, #12
 800079a:	f000 fd1c 	bl	80011d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800079e:	2200      	movs	r2, #0
 80007a0:	2100      	movs	r1, #0
 80007a2:	200d      	movs	r0, #13
 80007a4:	f000 fcfd 	bl	80011a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80007a8:	200d      	movs	r0, #13
 80007aa:	f000 fd14 	bl	80011d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80007ae:	2200      	movs	r2, #0
 80007b0:	2100      	movs	r1, #0
 80007b2:	200e      	movs	r0, #14
 80007b4:	f000 fcf5 	bl	80011a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80007b8:	200e      	movs	r0, #14
 80007ba:	f000 fd0c 	bl	80011d6 <HAL_NVIC_EnableIRQ>

}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40021000 	.word	0x40021000

080007cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b08a      	sub	sp, #40	@ 0x28
 80007d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
 80007da:	605a      	str	r2, [r3, #4]
 80007dc:	609a      	str	r2, [r3, #8]
 80007de:	60da      	str	r2, [r3, #12]
 80007e0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e2:	4b38      	ldr	r3, [pc, #224]	@ (80008c4 <MX_GPIO_Init+0xf8>)
 80007e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007e6:	4a37      	ldr	r2, [pc, #220]	@ (80008c4 <MX_GPIO_Init+0xf8>)
 80007e8:	f043 0304 	orr.w	r3, r3, #4
 80007ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ee:	4b35      	ldr	r3, [pc, #212]	@ (80008c4 <MX_GPIO_Init+0xf8>)
 80007f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f2:	f003 0304 	and.w	r3, r3, #4
 80007f6:	613b      	str	r3, [r7, #16]
 80007f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007fa:	4b32      	ldr	r3, [pc, #200]	@ (80008c4 <MX_GPIO_Init+0xf8>)
 80007fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fe:	4a31      	ldr	r2, [pc, #196]	@ (80008c4 <MX_GPIO_Init+0xf8>)
 8000800:	f043 0320 	orr.w	r3, r3, #32
 8000804:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000806:	4b2f      	ldr	r3, [pc, #188]	@ (80008c4 <MX_GPIO_Init+0xf8>)
 8000808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080a:	f003 0320 	and.w	r3, r3, #32
 800080e:	60fb      	str	r3, [r7, #12]
 8000810:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	4b2c      	ldr	r3, [pc, #176]	@ (80008c4 <MX_GPIO_Init+0xf8>)
 8000814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000816:	4a2b      	ldr	r2, [pc, #172]	@ (80008c4 <MX_GPIO_Init+0xf8>)
 8000818:	f043 0301 	orr.w	r3, r3, #1
 800081c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800081e:	4b29      	ldr	r3, [pc, #164]	@ (80008c4 <MX_GPIO_Init+0xf8>)
 8000820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000822:	f003 0301 	and.w	r3, r3, #1
 8000826:	60bb      	str	r3, [r7, #8]
 8000828:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082a:	4b26      	ldr	r3, [pc, #152]	@ (80008c4 <MX_GPIO_Init+0xf8>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a25      	ldr	r2, [pc, #148]	@ (80008c4 <MX_GPIO_Init+0xf8>)
 8000830:	f043 0302 	orr.w	r3, r3, #2
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b23      	ldr	r3, [pc, #140]	@ (80008c4 <MX_GPIO_Init+0xf8>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f003 0302 	and.w	r3, r3, #2
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000842:	2200      	movs	r2, #0
 8000844:	2120      	movs	r1, #32
 8000846:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800084a:	f001 f99f 	bl	8001b8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800084e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000852:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000854:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000858:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	2300      	movs	r3, #0
 800085c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800085e:	f107 0314 	add.w	r3, r7, #20
 8000862:	4619      	mov	r1, r3
 8000864:	4818      	ldr	r0, [pc, #96]	@ (80008c8 <MX_GPIO_Init+0xfc>)
 8000866:	f001 f80f 	bl	8001888 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_Pin LPUART1_RX_Pin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800086a:	230c      	movs	r3, #12
 800086c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086e:	2302      	movs	r3, #2
 8000870:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000876:	2300      	movs	r3, #0
 8000878:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800087a:	230c      	movs	r3, #12
 800087c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087e:	f107 0314 	add.w	r3, r7, #20
 8000882:	4619      	mov	r1, r3
 8000884:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000888:	f000 fffe 	bl	8001888 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800088c:	2320      	movs	r3, #32
 800088e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000890:	2301      	movs	r3, #1
 8000892:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	2300      	movs	r3, #0
 800089a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	4619      	mov	r1, r3
 80008a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008a6:	f000 ffef 	bl	8001888 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008aa:	2200      	movs	r2, #0
 80008ac:	2100      	movs	r1, #0
 80008ae:	2028      	movs	r0, #40	@ 0x28
 80008b0:	f000 fc77 	bl	80011a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008b4:	2028      	movs	r0, #40	@ 0x28
 80008b6:	f000 fc8e 	bl	80011d6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008ba:	bf00      	nop
 80008bc:	3728      	adds	r7, #40	@ 0x28
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	40021000 	.word	0x40021000
 80008c8:	48000800 	.word	0x48000800

080008cc <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
//Nakon što se triggera interrupt na rx, ova se funkcija automatski poziva

{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART4)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a26      	ldr	r2, [pc, #152]	@ (8000974 <HAL_UART_RxCpltCallback+0xa8>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d145      	bne.n	800096a <HAL_UART_RxCpltCallback+0x9e>
    {
        if (rx_byte == '\n')   // kraj poruke, poruke koje šaljemo iz pythonu moraju zavrsavat na '\n'
 80008de:	4b26      	ldr	r3, [pc, #152]	@ (8000978 <HAL_UART_RxCpltCallback+0xac>)
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	2b0a      	cmp	r3, #10
 80008e4:	d12a      	bne.n	800093c <HAL_UART_RxCpltCallback+0x70>
        {
            rx_buffer[rx_index] = '\0';
 80008e6:	4b25      	ldr	r3, [pc, #148]	@ (800097c <HAL_UART_RxCpltCallback+0xb0>)
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	461a      	mov	r2, r3
 80008ec:	4b24      	ldr	r3, [pc, #144]	@ (8000980 <HAL_UART_RxCpltCallback+0xb4>)
 80008ee:	2100      	movs	r1, #0
 80008f0:	5499      	strb	r1, [r3, r2]
            rx_index = 0;
 80008f2:	4b22      	ldr	r3, [pc, #136]	@ (800097c <HAL_UART_RxCpltCallback+0xb0>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	701a      	strb	r2, [r3, #0]

            if (strcmp(rx_buffer, "#?#") == 0)
 80008f8:	4922      	ldr	r1, [pc, #136]	@ (8000984 <HAL_UART_RxCpltCallback+0xb8>)
 80008fa:	4821      	ldr	r0, [pc, #132]	@ (8000980 <HAL_UART_RxCpltCallback+0xb4>)
 80008fc:	f7ff fc8c 	bl	8000218 <strcmp>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d106      	bne.n	8000914 <HAL_UART_RxCpltCallback+0x48>
            {
                // SYNC zahtjev saljemo sa uartom u python skriptu
            	//preko uarta5 šaljemo znak !, koji sadrži samo jedan bajt i timeout je 100ms
                HAL_UART_Transmit(&huart4, (uint8_t*)"!", 1, 100);
 8000906:	2364      	movs	r3, #100	@ 0x64
 8000908:	2201      	movs	r2, #1
 800090a:	491f      	ldr	r1, [pc, #124]	@ (8000988 <HAL_UART_RxCpltCallback+0xbc>)
 800090c:	481f      	ldr	r0, [pc, #124]	@ (800098c <HAL_UART_RxCpltCallback+0xc0>)
 800090e:	f002 fbc4 	bl	800309a <HAL_UART_Transmit>
 8000912:	e025      	b.n	8000960 <HAL_UART_RxCpltCallback+0x94>
            }
            else if (strcmp(rx_buffer, "#A#") == 0)
 8000914:	491e      	ldr	r1, [pc, #120]	@ (8000990 <HAL_UART_RxCpltCallback+0xc4>)
 8000916:	481a      	ldr	r0, [pc, #104]	@ (8000980 <HAL_UART_RxCpltCallback+0xb4>)
 8000918:	f7ff fc7e 	bl	8000218 <strcmp>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d102      	bne.n	8000928 <HAL_UART_RxCpltCallback+0x5c>
            {
            	//strcmp(a,b) - usporedjuje dva stringa i ako su jednaki vraca nulu
                // START STREAM
                start_streaming();
 8000922:	f000 f839 	bl	8000998 <start_streaming>
 8000926:	e01b      	b.n	8000960 <HAL_UART_RxCpltCallback+0x94>
            }
            else if (strcmp(rx_buffer, "#S#") == 0)
 8000928:	491a      	ldr	r1, [pc, #104]	@ (8000994 <HAL_UART_RxCpltCallback+0xc8>)
 800092a:	4815      	ldr	r0, [pc, #84]	@ (8000980 <HAL_UART_RxCpltCallback+0xb4>)
 800092c:	f7ff fc74 	bl	8000218 <strcmp>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d114      	bne.n	8000960 <HAL_UART_RxCpltCallback+0x94>
            {
                // STOP STREAM
                stop_streaming();
 8000936:	f000 f85f 	bl	80009f8 <stop_streaming>
 800093a:	e011      	b.n	8000960 <HAL_UART_RxCpltCallback+0x94>
            }
        }
        else
        {
            rx_buffer[rx_index++] = rx_byte;
 800093c:	4b0f      	ldr	r3, [pc, #60]	@ (800097c <HAL_UART_RxCpltCallback+0xb0>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	1c5a      	adds	r2, r3, #1
 8000942:	b2d1      	uxtb	r1, r2
 8000944:	4a0d      	ldr	r2, [pc, #52]	@ (800097c <HAL_UART_RxCpltCallback+0xb0>)
 8000946:	7011      	strb	r1, [r2, #0]
 8000948:	461a      	mov	r2, r3
 800094a:	4b0b      	ldr	r3, [pc, #44]	@ (8000978 <HAL_UART_RxCpltCallback+0xac>)
 800094c:	7819      	ldrb	r1, [r3, #0]
 800094e:	4b0c      	ldr	r3, [pc, #48]	@ (8000980 <HAL_UART_RxCpltCallback+0xb4>)
 8000950:	5499      	strb	r1, [r3, r2]
            if (rx_index >= sizeof(rx_buffer))
 8000952:	4b0a      	ldr	r3, [pc, #40]	@ (800097c <HAL_UART_RxCpltCallback+0xb0>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	2b1f      	cmp	r3, #31
 8000958:	d902      	bls.n	8000960 <HAL_UART_RxCpltCallback+0x94>
                rx_index = 0;
 800095a:	4b08      	ldr	r3, [pc, #32]	@ (800097c <HAL_UART_RxCpltCallback+0xb0>)
 800095c:	2200      	movs	r2, #0
 800095e:	701a      	strb	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 8000960:	2201      	movs	r2, #1
 8000962:	4905      	ldr	r1, [pc, #20]	@ (8000978 <HAL_UART_RxCpltCallback+0xac>)
 8000964:	4809      	ldr	r0, [pc, #36]	@ (800098c <HAL_UART_RxCpltCallback+0xc0>)
 8000966:	f002 fc27 	bl	80031b8 <HAL_UART_Receive_IT>
    }
}
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40004c00 	.word	0x40004c00
 8000978:	200002a4 	.word	0x200002a4
 800097c:	200002c8 	.word	0x200002c8
 8000980:	200002a8 	.word	0x200002a8
 8000984:	080056d8 	.word	0x080056d8
 8000988:	080056dc 	.word	0x080056dc
 800098c:	20000150 	.word	0x20000150
 8000990:	080056e0 	.word	0x080056e0
 8000994:	080056e4 	.word	0x080056e4

08000998 <start_streaming>:
U pythonu kliknemo na gumb stream, nakon toga poašlje se znak "#A#" i dolazimo u ovaj potprogram
Mi cemo sa DMA poslat prvi "probni paket", nakon tog će se aktivirat HAL_UART_TxCpltCallback(),


 */
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
    if (!streaming)
 800099c:	4b13      	ldr	r3, [pc, #76]	@ (80009ec <start_streaming+0x54>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	b2db      	uxtb	r3, r3
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d11f      	bne.n	80009e6 <start_streaming+0x4e>
    {
        streaming = 1;
 80009a6:	4b11      	ldr	r3, [pc, #68]	@ (80009ec <start_streaming+0x54>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	701a      	strb	r2, [r3, #0]
        myPacket.header = 0xAA;
 80009ac:	4b10      	ldr	r3, [pc, #64]	@ (80009f0 <start_streaming+0x58>)
 80009ae:	22aa      	movs	r2, #170	@ 0xaa
 80009b0:	701a      	strb	r2, [r3, #0]
        myPacket.ecg_raw = 0x0;
 80009b2:	4b0f      	ldr	r3, [pc, #60]	@ (80009f0 <start_streaming+0x58>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	705a      	strb	r2, [r3, #1]
 80009b8:	2200      	movs	r2, #0
 80009ba:	709a      	strb	r2, [r3, #2]
 80009bc:	2200      	movs	r2, #0
 80009be:	70da      	strb	r2, [r3, #3]
 80009c0:	2200      	movs	r2, #0
 80009c2:	711a      	strb	r2, [r3, #4]
        myPacket.timestamp = 0;
 80009c4:	4b0a      	ldr	r3, [pc, #40]	@ (80009f0 <start_streaming+0x58>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	715a      	strb	r2, [r3, #5]
 80009ca:	2200      	movs	r2, #0
 80009cc:	719a      	strb	r2, [r3, #6]
 80009ce:	2200      	movs	r2, #0
 80009d0:	71da      	strb	r2, [r3, #7]
 80009d2:	2200      	movs	r2, #0
 80009d4:	721a      	strb	r2, [r3, #8]
        myPacket.footer = 0x55;
 80009d6:	4b06      	ldr	r3, [pc, #24]	@ (80009f0 <start_streaming+0x58>)
 80009d8:	2255      	movs	r2, #85	@ 0x55
 80009da:	725a      	strb	r2, [r3, #9]
        HAL_UART_Transmit_DMA(&huart4,(uint8_t*)&myPacket , sizeof(myPacket));
 80009dc:	220a      	movs	r2, #10
 80009de:	4904      	ldr	r1, [pc, #16]	@ (80009f0 <start_streaming+0x58>)
 80009e0:	4804      	ldr	r0, [pc, #16]	@ (80009f4 <start_streaming+0x5c>)
 80009e2:	f002 fc35 	bl	8003250 <HAL_UART_Transmit_DMA>
    }
}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	200002c9 	.word	0x200002c9
 80009f0:	200002cc 	.word	0x200002cc
 80009f4:	20000150 	.word	0x20000150

080009f8 <stop_streaming>:

void stop_streaming(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
    streaming = 0;
 80009fc:	4b03      	ldr	r3, [pc, #12]	@ (8000a0c <stop_streaming+0x14>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	701a      	strb	r2, [r3, #0]
    HAL_UART_AbortTransmit(&huart4);
 8000a02:	4803      	ldr	r0, [pc, #12]	@ (8000a10 <stop_streaming+0x18>)
 8000a04:	f002 fca4 	bl	8003350 <HAL_UART_AbortTransmit>
}
 8000a08:	bf00      	nop
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	200002c9 	.word	0x200002c9
 8000a10:	20000150 	.word	0x20000150

08000a14 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART4)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a15      	ldr	r2, [pc, #84]	@ (8000a78 <HAL_UART_TxCpltCallback+0x64>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d124      	bne.n	8000a70 <HAL_UART_TxCpltCallback+0x5c>
	    {
	        transfer_complete = 1;
 8000a26:	4b15      	ldr	r3, [pc, #84]	@ (8000a7c <HAL_UART_TxCpltCallback+0x68>)
 8000a28:	2201      	movs	r2, #1
 8000a2a:	701a      	strb	r2, [r3, #0]

	        // Ako je streaming još uvijek aktivan, odmah pošalji sljedeći "osvježeni" paket
	        if (streaming)
 8000a2c:	4b14      	ldr	r3, [pc, #80]	@ (8000a80 <HAL_UART_TxCpltCallback+0x6c>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d01c      	beq.n	8000a70 <HAL_UART_TxCpltCallback+0x5c>
	        {
	            // Ovdje možeš malo promijeniti podatke da vidiš promjenu u Pythonu
	            myPacket.ecg_raw = 1234;
 8000a36:	4b13      	ldr	r3, [pc, #76]	@ (8000a84 <HAL_UART_TxCpltCallback+0x70>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f062 022d 	orn	r2, r2, #45	@ 0x2d
 8000a3e:	705a      	strb	r2, [r3, #1]
 8000a40:	2200      	movs	r2, #0
 8000a42:	f042 0204 	orr.w	r2, r2, #4
 8000a46:	709a      	strb	r2, [r3, #2]
 8000a48:	2200      	movs	r2, #0
 8000a4a:	70da      	strb	r2, [r3, #3]
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	711a      	strb	r2, [r3, #4]
	            myPacket.timestamp = 12; // Ako nemaš SysTick, koristi fiksni broj
 8000a50:	4b0c      	ldr	r3, [pc, #48]	@ (8000a84 <HAL_UART_TxCpltCallback+0x70>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	f042 020c 	orr.w	r2, r2, #12
 8000a58:	715a      	strb	r2, [r3, #5]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	719a      	strb	r2, [r3, #6]
 8000a5e:	2200      	movs	r2, #0
 8000a60:	71da      	strb	r2, [r3, #7]
 8000a62:	2200      	movs	r2, #0
 8000a64:	721a      	strb	r2, [r3, #8]

	            HAL_UART_Transmit_DMA(&huart4, (uint8_t*)&myPacket, sizeof(myPacket));
 8000a66:	220a      	movs	r2, #10
 8000a68:	4906      	ldr	r1, [pc, #24]	@ (8000a84 <HAL_UART_TxCpltCallback+0x70>)
 8000a6a:	4807      	ldr	r0, [pc, #28]	@ (8000a88 <HAL_UART_TxCpltCallback+0x74>)
 8000a6c:	f002 fbf0 	bl	8003250 <HAL_UART_Transmit_DMA>
    //Isto tako, kod prikupljanja podataka bitno je da ne šaljemo podatke sa DMA->UART čim ih dobijemo, tj. slat ćemo podatke tek kad skupimo cijeli blok informacija
    //Kada suspendamo program i dalje u python skirpti mozemo vidjet informacije (tu dolazi ona razlika "software" i "hardware"), DMA je nezavisni kontroler i UART je nazavisna periferija u odnosu
    //na procesor koji rad isključivo kad nije suspendan, ono što je pisalo u memoriji i dalje piše u memoriji, te se dalje šalje u python skriptu preko COM porta
	    }

}
 8000a70:	bf00      	nop
 8000a72:	3708      	adds	r7, #8
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	40004c00 	.word	0x40004c00
 8000a7c:	20000000 	.word	0x20000000
 8000a80:	200002c9 	.word	0x200002c9
 8000a84:	200002cc 	.word	0x200002cc
 8000a88:	20000150 	.word	0x20000150

08000a8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a90:	b672      	cpsid	i
}
 8000a92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a94:	bf00      	nop
 8000a96:	e7fd      	b.n	8000a94 <Error_Handler+0x8>

08000a98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <HAL_MspInit+0x44>)
 8000aa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aa2:	4a0e      	ldr	r2, [pc, #56]	@ (8000adc <HAL_MspInit+0x44>)
 8000aa4:	f043 0301 	orr.w	r3, r3, #1
 8000aa8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <HAL_MspInit+0x44>)
 8000aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aae:	f003 0301 	and.w	r3, r3, #1
 8000ab2:	607b      	str	r3, [r7, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab6:	4b09      	ldr	r3, [pc, #36]	@ (8000adc <HAL_MspInit+0x44>)
 8000ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aba:	4a08      	ldr	r2, [pc, #32]	@ (8000adc <HAL_MspInit+0x44>)
 8000abc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ac0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ac2:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <HAL_MspInit+0x44>)
 8000ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aca:	603b      	str	r3, [r7, #0]
 8000acc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ace:	f001 f93d 	bl	8001d4c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40021000 	.word	0x40021000

08000ae0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	@ 0x28
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	f107 0314 	add.w	r3, r7, #20
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a45      	ldr	r2, [pc, #276]	@ (8000c14 <HAL_SPI_MspInit+0x134>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	f040 8083 	bne.w	8000c0a <HAL_SPI_MspInit+0x12a>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000b04:	4b44      	ldr	r3, [pc, #272]	@ (8000c18 <HAL_SPI_MspInit+0x138>)
 8000b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b08:	4a43      	ldr	r2, [pc, #268]	@ (8000c18 <HAL_SPI_MspInit+0x138>)
 8000b0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b10:	4b41      	ldr	r3, [pc, #260]	@ (8000c18 <HAL_SPI_MspInit+0x138>)
 8000b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b18:	613b      	str	r3, [r7, #16]
 8000b1a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b1c:	4b3e      	ldr	r3, [pc, #248]	@ (8000c18 <HAL_SPI_MspInit+0x138>)
 8000b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b20:	4a3d      	ldr	r2, [pc, #244]	@ (8000c18 <HAL_SPI_MspInit+0x138>)
 8000b22:	f043 0302 	orr.w	r3, r3, #2
 8000b26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b28:	4b3b      	ldr	r3, [pc, #236]	@ (8000c18 <HAL_SPI_MspInit+0x138>)
 8000b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2c:	f003 0302 	and.w	r3, r3, #2
 8000b30:	60fb      	str	r3, [r7, #12]
 8000b32:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000b34:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000b38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b42:	2300      	movs	r3, #0
 8000b44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b46:	2305      	movs	r3, #5
 8000b48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b4a:	f107 0314 	add.w	r3, r7, #20
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4832      	ldr	r0, [pc, #200]	@ (8000c1c <HAL_SPI_MspInit+0x13c>)
 8000b52:	f000 fe99 	bl	8001888 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel3;
 8000b56:	4b32      	ldr	r3, [pc, #200]	@ (8000c20 <HAL_SPI_MspInit+0x140>)
 8000b58:	4a32      	ldr	r2, [pc, #200]	@ (8000c24 <HAL_SPI_MspInit+0x144>)
 8000b5a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8000b5c:	4b30      	ldr	r3, [pc, #192]	@ (8000c20 <HAL_SPI_MspInit+0x140>)
 8000b5e:	220c      	movs	r2, #12
 8000b60:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b62:	4b2f      	ldr	r3, [pc, #188]	@ (8000c20 <HAL_SPI_MspInit+0x140>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b68:	4b2d      	ldr	r3, [pc, #180]	@ (8000c20 <HAL_SPI_MspInit+0x140>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b6e:	4b2c      	ldr	r3, [pc, #176]	@ (8000c20 <HAL_SPI_MspInit+0x140>)
 8000b70:	2280      	movs	r2, #128	@ 0x80
 8000b72:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b74:	4b2a      	ldr	r3, [pc, #168]	@ (8000c20 <HAL_SPI_MspInit+0x140>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b7a:	4b29      	ldr	r3, [pc, #164]	@ (8000c20 <HAL_SPI_MspInit+0x140>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8000b80:	4b27      	ldr	r3, [pc, #156]	@ (8000c20 <HAL_SPI_MspInit+0x140>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b86:	4b26      	ldr	r3, [pc, #152]	@ (8000c20 <HAL_SPI_MspInit+0x140>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000b8c:	4824      	ldr	r0, [pc, #144]	@ (8000c20 <HAL_SPI_MspInit+0x140>)
 8000b8e:	f000 fb3d 	bl	800120c <HAL_DMA_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8000b98:	f7ff ff78 	bl	8000a8c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	4a20      	ldr	r2, [pc, #128]	@ (8000c20 <HAL_SPI_MspInit+0x140>)
 8000ba0:	659a      	str	r2, [r3, #88]	@ 0x58
 8000ba2:	4a1f      	ldr	r2, [pc, #124]	@ (8000c20 <HAL_SPI_MspInit+0x140>)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel4;
 8000ba8:	4b1f      	ldr	r3, [pc, #124]	@ (8000c28 <HAL_SPI_MspInit+0x148>)
 8000baa:	4a20      	ldr	r2, [pc, #128]	@ (8000c2c <HAL_SPI_MspInit+0x14c>)
 8000bac:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8000bae:	4b1e      	ldr	r3, [pc, #120]	@ (8000c28 <HAL_SPI_MspInit+0x148>)
 8000bb0:	220d      	movs	r2, #13
 8000bb2:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c28 <HAL_SPI_MspInit+0x148>)
 8000bb6:	2210      	movs	r2, #16
 8000bb8:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bba:	4b1b      	ldr	r3, [pc, #108]	@ (8000c28 <HAL_SPI_MspInit+0x148>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000bc0:	4b19      	ldr	r3, [pc, #100]	@ (8000c28 <HAL_SPI_MspInit+0x148>)
 8000bc2:	2280      	movs	r2, #128	@ 0x80
 8000bc4:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bc6:	4b18      	ldr	r3, [pc, #96]	@ (8000c28 <HAL_SPI_MspInit+0x148>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000bcc:	4b16      	ldr	r3, [pc, #88]	@ (8000c28 <HAL_SPI_MspInit+0x148>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000bd2:	4b15      	ldr	r3, [pc, #84]	@ (8000c28 <HAL_SPI_MspInit+0x148>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000bd8:	4b13      	ldr	r3, [pc, #76]	@ (8000c28 <HAL_SPI_MspInit+0x148>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000bde:	4812      	ldr	r0, [pc, #72]	@ (8000c28 <HAL_SPI_MspInit+0x148>)
 8000be0:	f000 fb14 	bl	800120c <HAL_DMA_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 8000bea:	f7ff ff4f 	bl	8000a8c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4a0d      	ldr	r2, [pc, #52]	@ (8000c28 <HAL_SPI_MspInit+0x148>)
 8000bf2:	655a      	str	r2, [r3, #84]	@ 0x54
 8000bf4:	4a0c      	ldr	r2, [pc, #48]	@ (8000c28 <HAL_SPI_MspInit+0x148>)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	2024      	movs	r0, #36	@ 0x24
 8000c00:	f000 facf 	bl	80011a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000c04:	2024      	movs	r0, #36	@ 0x24
 8000c06:	f000 fae6 	bl	80011d6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000c0a:	bf00      	nop
 8000c0c:	3728      	adds	r7, #40	@ 0x28
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40003800 	.word	0x40003800
 8000c18:	40021000 	.word	0x40021000
 8000c1c:	48000400 	.word	0x48000400
 8000c20:	20000090 	.word	0x20000090
 8000c24:	40020030 	.word	0x40020030
 8000c28:	200000f0 	.word	0x200000f0
 8000c2c:	40020044 	.word	0x40020044

08000c30 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b09e      	sub	sp, #120	@ 0x78
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c48:	f107 0310 	add.w	r3, r7, #16
 8000c4c:	2254      	movs	r2, #84	@ 0x54
 8000c4e:	2100      	movs	r1, #0
 8000c50:	4618      	mov	r0, r3
 8000c52:	f004 fd09 	bl	8005668 <memset>
  if(huart->Instance==UART4)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a4d      	ldr	r2, [pc, #308]	@ (8000d90 <HAL_UART_MspInit+0x160>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	f040 8092 	bne.w	8000d86 <HAL_UART_MspInit+0x156>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8000c62:	2308      	movs	r3, #8
 8000c64:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000c66:	2300      	movs	r3, #0
 8000c68:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c6a:	f107 0310 	add.w	r3, r7, #16
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f001 fdaa 	bl	80027c8 <HAL_RCCEx_PeriphCLKConfig>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000c7a:	f7ff ff07 	bl	8000a8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000c7e:	4b45      	ldr	r3, [pc, #276]	@ (8000d94 <HAL_UART_MspInit+0x164>)
 8000c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c82:	4a44      	ldr	r2, [pc, #272]	@ (8000d94 <HAL_UART_MspInit+0x164>)
 8000c84:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000c88:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c8a:	4b42      	ldr	r3, [pc, #264]	@ (8000d94 <HAL_UART_MspInit+0x164>)
 8000c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c96:	4b3f      	ldr	r3, [pc, #252]	@ (8000d94 <HAL_UART_MspInit+0x164>)
 8000c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c9a:	4a3e      	ldr	r2, [pc, #248]	@ (8000d94 <HAL_UART_MspInit+0x164>)
 8000c9c:	f043 0304 	orr.w	r3, r3, #4
 8000ca0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ca2:	4b3c      	ldr	r3, [pc, #240]	@ (8000d94 <HAL_UART_MspInit+0x164>)
 8000ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ca6:	f003 0304 	and.w	r3, r3, #4
 8000caa:	60bb      	str	r3, [r7, #8]
 8000cac:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000cae:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000cb2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8000cc0:	2305      	movs	r3, #5
 8000cc2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cc4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4833      	ldr	r0, [pc, #204]	@ (8000d98 <HAL_UART_MspInit+0x168>)
 8000ccc:	f000 fddc 	bl	8001888 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Channel1;
 8000cd0:	4b32      	ldr	r3, [pc, #200]	@ (8000d9c <HAL_UART_MspInit+0x16c>)
 8000cd2:	4a33      	ldr	r2, [pc, #204]	@ (8000da0 <HAL_UART_MspInit+0x170>)
 8000cd4:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8000cd6:	4b31      	ldr	r3, [pc, #196]	@ (8000d9c <HAL_UART_MspInit+0x16c>)
 8000cd8:	221e      	movs	r2, #30
 8000cda:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cdc:	4b2f      	ldr	r3, [pc, #188]	@ (8000d9c <HAL_UART_MspInit+0x16c>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ce2:	4b2e      	ldr	r3, [pc, #184]	@ (8000d9c <HAL_UART_MspInit+0x16c>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ce8:	4b2c      	ldr	r3, [pc, #176]	@ (8000d9c <HAL_UART_MspInit+0x16c>)
 8000cea:	2280      	movs	r2, #128	@ 0x80
 8000cec:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000cee:	4b2b      	ldr	r3, [pc, #172]	@ (8000d9c <HAL_UART_MspInit+0x16c>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000cf4:	4b29      	ldr	r3, [pc, #164]	@ (8000d9c <HAL_UART_MspInit+0x16c>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8000cfa:	4b28      	ldr	r3, [pc, #160]	@ (8000d9c <HAL_UART_MspInit+0x16c>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d00:	4b26      	ldr	r3, [pc, #152]	@ (8000d9c <HAL_UART_MspInit+0x16c>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8000d06:	4825      	ldr	r0, [pc, #148]	@ (8000d9c <HAL_UART_MspInit+0x16c>)
 8000d08:	f000 fa80 	bl	800120c <HAL_DMA_Init>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8000d12:	f7ff febb 	bl	8000a8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4a20      	ldr	r2, [pc, #128]	@ (8000d9c <HAL_UART_MspInit+0x16c>)
 8000d1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000d1e:	4a1f      	ldr	r2, [pc, #124]	@ (8000d9c <HAL_UART_MspInit+0x16c>)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Channel2;
 8000d24:	4b1f      	ldr	r3, [pc, #124]	@ (8000da4 <HAL_UART_MspInit+0x174>)
 8000d26:	4a20      	ldr	r2, [pc, #128]	@ (8000da8 <HAL_UART_MspInit+0x178>)
 8000d28:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8000d2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000da4 <HAL_UART_MspInit+0x174>)
 8000d2c:	221f      	movs	r2, #31
 8000d2e:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d30:	4b1c      	ldr	r3, [pc, #112]	@ (8000da4 <HAL_UART_MspInit+0x174>)
 8000d32:	2210      	movs	r2, #16
 8000d34:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d36:	4b1b      	ldr	r3, [pc, #108]	@ (8000da4 <HAL_UART_MspInit+0x174>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d3c:	4b19      	ldr	r3, [pc, #100]	@ (8000da4 <HAL_UART_MspInit+0x174>)
 8000d3e:	2280      	movs	r2, #128	@ 0x80
 8000d40:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d42:	4b18      	ldr	r3, [pc, #96]	@ (8000da4 <HAL_UART_MspInit+0x174>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d48:	4b16      	ldr	r3, [pc, #88]	@ (8000da4 <HAL_UART_MspInit+0x174>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8000d4e:	4b15      	ldr	r3, [pc, #84]	@ (8000da4 <HAL_UART_MspInit+0x174>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d54:	4b13      	ldr	r3, [pc, #76]	@ (8000da4 <HAL_UART_MspInit+0x174>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8000d5a:	4812      	ldr	r0, [pc, #72]	@ (8000da4 <HAL_UART_MspInit+0x174>)
 8000d5c:	f000 fa56 	bl	800120c <HAL_DMA_Init>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8000d66:	f7ff fe91 	bl	8000a8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000da4 <HAL_UART_MspInit+0x174>)
 8000d6e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000d70:	4a0c      	ldr	r2, [pc, #48]	@ (8000da4 <HAL_UART_MspInit+0x174>)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8000d76:	2200      	movs	r2, #0
 8000d78:	2100      	movs	r1, #0
 8000d7a:	2034      	movs	r0, #52	@ 0x34
 8000d7c:	f000 fa11 	bl	80011a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000d80:	2034      	movs	r0, #52	@ 0x34
 8000d82:	f000 fa28 	bl	80011d6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8000d86:	bf00      	nop
 8000d88:	3778      	adds	r7, #120	@ 0x78
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40004c00 	.word	0x40004c00
 8000d94:	40021000 	.word	0x40021000
 8000d98:	48000800 	.word	0x48000800
 8000d9c:	200001e4 	.word	0x200001e4
 8000da0:	40020008 	.word	0x40020008
 8000da4:	20000244 	.word	0x20000244
 8000da8:	4002001c 	.word	0x4002001c

08000dac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <NMI_Handler+0x4>

08000db4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000db8:	bf00      	nop
 8000dba:	e7fd      	b.n	8000db8 <HardFault_Handler+0x4>

08000dbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dc0:	bf00      	nop
 8000dc2:	e7fd      	b.n	8000dc0 <MemManage_Handler+0x4>

08000dc4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dc8:	bf00      	nop
 8000dca:	e7fd      	b.n	8000dc8 <BusFault_Handler+0x4>

08000dcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dd0:	bf00      	nop
 8000dd2:	e7fd      	b.n	8000dd0 <UsageFault_Handler+0x4>

08000dd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dd8:	bf00      	nop
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr

08000de2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000de2:	b480      	push	{r7}
 8000de4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000de6:	bf00      	nop
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr

08000dfe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e02:	f000 f8d5 	bl	8000fb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e06:	bf00      	nop
 8000e08:	bd80      	pop	{r7, pc}
	...

08000e0c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8000e10:	4802      	ldr	r0, [pc, #8]	@ (8000e1c <DMA1_Channel1_IRQHandler+0x10>)
 8000e12:	f000 fbde 	bl	80015d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	200001e4 	.word	0x200001e4

08000e20 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8000e24:	4802      	ldr	r0, [pc, #8]	@ (8000e30 <DMA1_Channel2_IRQHandler+0x10>)
 8000e26:	f000 fbd4 	bl	80015d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	20000244 	.word	0x20000244

08000e34 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8000e38:	4802      	ldr	r0, [pc, #8]	@ (8000e44 <DMA1_Channel3_IRQHandler+0x10>)
 8000e3a:	f000 fbca 	bl	80015d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000090 	.word	0x20000090

08000e48 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000e4c:	4802      	ldr	r0, [pc, #8]	@ (8000e58 <DMA1_Channel4_IRQHandler+0x10>)
 8000e4e:	f000 fbc0 	bl	80015d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	200000f0 	.word	0x200000f0

08000e5c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000e60:	4802      	ldr	r0, [pc, #8]	@ (8000e6c <SPI2_IRQHandler+0x10>)
 8000e62:	f001 ffab 	bl	8002dbc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	2000002c 	.word	0x2000002c

08000e70 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000e74:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000e78:	f000 fea0 	bl	8001bbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e7c:	bf00      	nop
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000e84:	4802      	ldr	r0, [pc, #8]	@ (8000e90 <UART4_IRQHandler+0x10>)
 8000e86:	f002 faf3 	bl	8003470 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20000150 	.word	0x20000150

08000e94 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e98:	4b06      	ldr	r3, [pc, #24]	@ (8000eb4 <SystemInit+0x20>)
 8000e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e9e:	4a05      	ldr	r2, [pc, #20]	@ (8000eb4 <SystemInit+0x20>)
 8000ea0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ea4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	e000ed00 	.word	0xe000ed00

08000eb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000eb8:	480d      	ldr	r0, [pc, #52]	@ (8000ef0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000eba:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ebc:	f7ff ffea 	bl	8000e94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ec0:	480c      	ldr	r0, [pc, #48]	@ (8000ef4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ec2:	490d      	ldr	r1, [pc, #52]	@ (8000ef8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ec4:	4a0d      	ldr	r2, [pc, #52]	@ (8000efc <LoopForever+0xe>)
  movs r3, #0
 8000ec6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000ec8:	e002      	b.n	8000ed0 <LoopCopyDataInit>

08000eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ece:	3304      	adds	r3, #4

08000ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed4:	d3f9      	bcc.n	8000eca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ed8:	4c0a      	ldr	r4, [pc, #40]	@ (8000f04 <LoopForever+0x16>)
  movs r3, #0
 8000eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000edc:	e001      	b.n	8000ee2 <LoopFillZerobss>

08000ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee0:	3204      	adds	r2, #4

08000ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee4:	d3fb      	bcc.n	8000ede <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ee6:	f004 fbc7 	bl	8005678 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000eea:	f7ff fb35 	bl	8000558 <main>

08000eee <LoopForever>:

LoopForever:
    b LoopForever
 8000eee:	e7fe      	b.n	8000eee <LoopForever>
  ldr   r0, =_estack
 8000ef0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ef4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ef8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000efc:	08005738 	.word	0x08005738
  ldr r2, =_sbss
 8000f00:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000f04:	200002dc 	.word	0x200002dc

08000f08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f08:	e7fe      	b.n	8000f08 <ADC1_2_IRQHandler>

08000f0a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b082      	sub	sp, #8
 8000f0e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f10:	2300      	movs	r3, #0
 8000f12:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f14:	2003      	movs	r0, #3
 8000f16:	f000 f939 	bl	800118c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f000 f80e 	bl	8000f3c <HAL_InitTick>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d002      	beq.n	8000f2c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	71fb      	strb	r3, [r7, #7]
 8000f2a:	e001      	b.n	8000f30 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f2c:	f7ff fdb4 	bl	8000a98 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f30:	79fb      	ldrb	r3, [r7, #7]

}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
	...

08000f3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f44:	2300      	movs	r3, #0
 8000f46:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000f48:	4b16      	ldr	r3, [pc, #88]	@ (8000fa4 <HAL_InitTick+0x68>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d022      	beq.n	8000f96 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000f50:	4b15      	ldr	r3, [pc, #84]	@ (8000fa8 <HAL_InitTick+0x6c>)
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	4b13      	ldr	r3, [pc, #76]	@ (8000fa4 <HAL_InitTick+0x68>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f64:	4618      	mov	r0, r3
 8000f66:	f000 f944 	bl	80011f2 <HAL_SYSTICK_Config>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d10f      	bne.n	8000f90 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2b0f      	cmp	r3, #15
 8000f74:	d809      	bhi.n	8000f8a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f76:	2200      	movs	r2, #0
 8000f78:	6879      	ldr	r1, [r7, #4]
 8000f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8000f7e:	f000 f910 	bl	80011a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f82:	4a0a      	ldr	r2, [pc, #40]	@ (8000fac <HAL_InitTick+0x70>)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6013      	str	r3, [r2, #0]
 8000f88:	e007      	b.n	8000f9a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	73fb      	strb	r3, [r7, #15]
 8000f8e:	e004      	b.n	8000f9a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f90:	2301      	movs	r3, #1
 8000f92:	73fb      	strb	r3, [r7, #15]
 8000f94:	e001      	b.n	8000f9a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	2000000c 	.word	0x2000000c
 8000fa8:	20000004 	.word	0x20000004
 8000fac:	20000008 	.word	0x20000008

08000fb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fb4:	4b05      	ldr	r3, [pc, #20]	@ (8000fcc <HAL_IncTick+0x1c>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	4b05      	ldr	r3, [pc, #20]	@ (8000fd0 <HAL_IncTick+0x20>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	4a03      	ldr	r2, [pc, #12]	@ (8000fcc <HAL_IncTick+0x1c>)
 8000fc0:	6013      	str	r3, [r2, #0]
}
 8000fc2:	bf00      	nop
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr
 8000fcc:	200002d8 	.word	0x200002d8
 8000fd0:	2000000c 	.word	0x2000000c

08000fd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fd8:	4b03      	ldr	r3, [pc, #12]	@ (8000fe8 <HAL_GetTick+0x14>)
 8000fda:	681b      	ldr	r3, [r3, #0]
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	200002d8 	.word	0x200002d8

08000fec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	f003 0307 	and.w	r3, r3, #7
 8000ffa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8001030 <__NVIC_SetPriorityGrouping+0x44>)
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001002:	68ba      	ldr	r2, [r7, #8]
 8001004:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001008:	4013      	ands	r3, r2
 800100a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001014:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001018:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800101c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800101e:	4a04      	ldr	r2, [pc, #16]	@ (8001030 <__NVIC_SetPriorityGrouping+0x44>)
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	60d3      	str	r3, [r2, #12]
}
 8001024:	bf00      	nop
 8001026:	3714      	adds	r7, #20
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001038:	4b04      	ldr	r3, [pc, #16]	@ (800104c <__NVIC_GetPriorityGrouping+0x18>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	0a1b      	lsrs	r3, r3, #8
 800103e:	f003 0307 	and.w	r3, r3, #7
}
 8001042:	4618      	mov	r0, r3
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800105a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105e:	2b00      	cmp	r3, #0
 8001060:	db0b      	blt.n	800107a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	f003 021f 	and.w	r2, r3, #31
 8001068:	4907      	ldr	r1, [pc, #28]	@ (8001088 <__NVIC_EnableIRQ+0x38>)
 800106a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800106e:	095b      	lsrs	r3, r3, #5
 8001070:	2001      	movs	r0, #1
 8001072:	fa00 f202 	lsl.w	r2, r0, r2
 8001076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800107a:	bf00      	nop
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	e000e100 	.word	0xe000e100

0800108c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	6039      	str	r1, [r7, #0]
 8001096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109c:	2b00      	cmp	r3, #0
 800109e:	db0a      	blt.n	80010b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	490c      	ldr	r1, [pc, #48]	@ (80010d8 <__NVIC_SetPriority+0x4c>)
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	0112      	lsls	r2, r2, #4
 80010ac:	b2d2      	uxtb	r2, r2
 80010ae:	440b      	add	r3, r1
 80010b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010b4:	e00a      	b.n	80010cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4908      	ldr	r1, [pc, #32]	@ (80010dc <__NVIC_SetPriority+0x50>)
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	f003 030f 	and.w	r3, r3, #15
 80010c2:	3b04      	subs	r3, #4
 80010c4:	0112      	lsls	r2, r2, #4
 80010c6:	b2d2      	uxtb	r2, r2
 80010c8:	440b      	add	r3, r1
 80010ca:	761a      	strb	r2, [r3, #24]
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	e000e100 	.word	0xe000e100
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b089      	sub	sp, #36	@ 0x24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	f1c3 0307 	rsb	r3, r3, #7
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	bf28      	it	cs
 80010fe:	2304      	movcs	r3, #4
 8001100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	3304      	adds	r3, #4
 8001106:	2b06      	cmp	r3, #6
 8001108:	d902      	bls.n	8001110 <NVIC_EncodePriority+0x30>
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	3b03      	subs	r3, #3
 800110e:	e000      	b.n	8001112 <NVIC_EncodePriority+0x32>
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001114:	f04f 32ff 	mov.w	r2, #4294967295
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43da      	mvns	r2, r3
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	401a      	ands	r2, r3
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001128:	f04f 31ff 	mov.w	r1, #4294967295
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	fa01 f303 	lsl.w	r3, r1, r3
 8001132:	43d9      	mvns	r1, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001138:	4313      	orrs	r3, r2
         );
}
 800113a:	4618      	mov	r0, r3
 800113c:	3724      	adds	r7, #36	@ 0x24
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
	...

08001148 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3b01      	subs	r3, #1
 8001154:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001158:	d301      	bcc.n	800115e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800115a:	2301      	movs	r3, #1
 800115c:	e00f      	b.n	800117e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800115e:	4a0a      	ldr	r2, [pc, #40]	@ (8001188 <SysTick_Config+0x40>)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	3b01      	subs	r3, #1
 8001164:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001166:	210f      	movs	r1, #15
 8001168:	f04f 30ff 	mov.w	r0, #4294967295
 800116c:	f7ff ff8e 	bl	800108c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001170:	4b05      	ldr	r3, [pc, #20]	@ (8001188 <SysTick_Config+0x40>)
 8001172:	2200      	movs	r2, #0
 8001174:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001176:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <SysTick_Config+0x40>)
 8001178:	2207      	movs	r2, #7
 800117a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800117c:	2300      	movs	r3, #0
}
 800117e:	4618      	mov	r0, r3
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	e000e010 	.word	0xe000e010

0800118c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f7ff ff29 	bl	8000fec <__NVIC_SetPriorityGrouping>
}
 800119a:	bf00      	nop
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b086      	sub	sp, #24
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	4603      	mov	r3, r0
 80011aa:	60b9      	str	r1, [r7, #8]
 80011ac:	607a      	str	r2, [r7, #4]
 80011ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011b0:	f7ff ff40 	bl	8001034 <__NVIC_GetPriorityGrouping>
 80011b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011b6:	687a      	ldr	r2, [r7, #4]
 80011b8:	68b9      	ldr	r1, [r7, #8]
 80011ba:	6978      	ldr	r0, [r7, #20]
 80011bc:	f7ff ff90 	bl	80010e0 <NVIC_EncodePriority>
 80011c0:	4602      	mov	r2, r0
 80011c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c6:	4611      	mov	r1, r2
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff5f 	bl	800108c <__NVIC_SetPriority>
}
 80011ce:	bf00      	nop
 80011d0:	3718      	adds	r7, #24
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b082      	sub	sp, #8
 80011da:	af00      	add	r7, sp, #0
 80011dc:	4603      	mov	r3, r0
 80011de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ff33 	bl	8001050 <__NVIC_EnableIRQ>
}
 80011ea:	bf00      	nop
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b082      	sub	sp, #8
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff ffa4 	bl	8001148 <SysTick_Config>
 8001200:	4603      	mov	r3, r0
}
 8001202:	4618      	mov	r0, r3
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
	...

0800120c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d101      	bne.n	800121e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	e08d      	b.n	800133a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	461a      	mov	r2, r3
 8001224:	4b47      	ldr	r3, [pc, #284]	@ (8001344 <HAL_DMA_Init+0x138>)
 8001226:	429a      	cmp	r2, r3
 8001228:	d80f      	bhi.n	800124a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	461a      	mov	r2, r3
 8001230:	4b45      	ldr	r3, [pc, #276]	@ (8001348 <HAL_DMA_Init+0x13c>)
 8001232:	4413      	add	r3, r2
 8001234:	4a45      	ldr	r2, [pc, #276]	@ (800134c <HAL_DMA_Init+0x140>)
 8001236:	fba2 2303 	umull	r2, r3, r2, r3
 800123a:	091b      	lsrs	r3, r3, #4
 800123c:	009a      	lsls	r2, r3, #2
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4a42      	ldr	r2, [pc, #264]	@ (8001350 <HAL_DMA_Init+0x144>)
 8001246:	641a      	str	r2, [r3, #64]	@ 0x40
 8001248:	e00e      	b.n	8001268 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	461a      	mov	r2, r3
 8001250:	4b40      	ldr	r3, [pc, #256]	@ (8001354 <HAL_DMA_Init+0x148>)
 8001252:	4413      	add	r3, r2
 8001254:	4a3d      	ldr	r2, [pc, #244]	@ (800134c <HAL_DMA_Init+0x140>)
 8001256:	fba2 2303 	umull	r2, r3, r2, r3
 800125a:	091b      	lsrs	r3, r3, #4
 800125c:	009a      	lsls	r2, r3, #2
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a3c      	ldr	r2, [pc, #240]	@ (8001358 <HAL_DMA_Init+0x14c>)
 8001266:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2202      	movs	r2, #2
 800126c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800127e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001282:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800128c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	691b      	ldr	r3, [r3, #16]
 8001292:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001298:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	699b      	ldr	r3, [r3, #24]
 800129e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6a1b      	ldr	r3, [r3, #32]
 80012aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80012ac:	68fa      	ldr	r2, [r7, #12]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	68fa      	ldr	r2, [r7, #12]
 80012b8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f000 fa82 	bl	80017c4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80012c8:	d102      	bne.n	80012d0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2200      	movs	r2, #0
 80012ce:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	685a      	ldr	r2, [r3, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012d8:	b2d2      	uxtb	r2, r2
 80012da:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80012e4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d010      	beq.n	8001310 <HAL_DMA_Init+0x104>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	2b04      	cmp	r3, #4
 80012f4:	d80c      	bhi.n	8001310 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f000 faa2 	bl	8001840 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	e008      	b.n	8001322 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2200      	movs	r2, #0
 8001314:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2200      	movs	r2, #0
 8001326:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2201      	movs	r2, #1
 800132c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2200      	movs	r2, #0
 8001334:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001338:	2300      	movs	r3, #0
}
 800133a:	4618      	mov	r0, r3
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40020407 	.word	0x40020407
 8001348:	bffdfff8 	.word	0xbffdfff8
 800134c:	cccccccd 	.word	0xcccccccd
 8001350:	40020000 	.word	0x40020000
 8001354:	bffdfbf8 	.word	0xbffdfbf8
 8001358:	40020400 	.word	0x40020400

0800135c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
 8001368:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800136a:	2300      	movs	r3, #0
 800136c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001374:	2b01      	cmp	r3, #1
 8001376:	d101      	bne.n	800137c <HAL_DMA_Start_IT+0x20>
 8001378:	2302      	movs	r3, #2
 800137a:	e066      	b.n	800144a <HAL_DMA_Start_IT+0xee>
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2201      	movs	r2, #1
 8001380:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b01      	cmp	r3, #1
 800138e:	d155      	bne.n	800143c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2202      	movs	r2, #2
 8001394:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	2200      	movs	r2, #0
 800139c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f022 0201 	bic.w	r2, r2, #1
 80013ac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	68b9      	ldr	r1, [r7, #8]
 80013b4:	68f8      	ldr	r0, [r7, #12]
 80013b6:	f000 f9c7 	bl	8001748 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d008      	beq.n	80013d4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f042 020e 	orr.w	r2, r2, #14
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	e00f      	b.n	80013f4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f022 0204 	bic.w	r2, r2, #4
 80013e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f042 020a 	orr.w	r2, r2, #10
 80013f2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d007      	beq.n	8001412 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800140c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001410:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001416:	2b00      	cmp	r3, #0
 8001418:	d007      	beq.n	800142a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001424:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001428:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f042 0201 	orr.w	r2, r2, #1
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	e005      	b.n	8001448 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	2200      	movs	r2, #0
 8001440:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001444:	2302      	movs	r3, #2
 8001446:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001448:	7dfb      	ldrb	r3, [r7, #23]
}
 800144a:	4618      	mov	r0, r3
 800144c:	3718      	adds	r7, #24
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001452:	b480      	push	{r7}
 8001454:	b085      	sub	sp, #20
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800145a:	2300      	movs	r3, #0
 800145c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2b02      	cmp	r3, #2
 8001468:	d005      	beq.n	8001476 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2204      	movs	r2, #4
 800146e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	73fb      	strb	r3, [r7, #15]
 8001474:	e037      	b.n	80014e6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f022 020e 	bic.w	r2, r2, #14
 8001484:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001490:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001494:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f022 0201 	bic.w	r2, r2, #1
 80014a4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014aa:	f003 021f 	and.w	r2, r3, #31
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b2:	2101      	movs	r1, #1
 80014b4:	fa01 f202 	lsl.w	r2, r1, r2
 80014b8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80014c2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d00c      	beq.n	80014e6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80014da:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80014e4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2201      	movs	r2, #1
 80014ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2200      	movs	r2, #0
 80014f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3714      	adds	r7, #20
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800150c:	2300      	movs	r3, #0
 800150e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001516:	b2db      	uxtb	r3, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d00d      	beq.n	8001538 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2204      	movs	r2, #4
 8001520:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2201      	movs	r2, #1
 8001526:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2200      	movs	r2, #0
 800152e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	73fb      	strb	r3, [r7, #15]
 8001536:	e047      	b.n	80015c8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f022 020e 	bic.w	r2, r2, #14
 8001546:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f022 0201 	bic.w	r2, r2, #1
 8001556:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001562:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001566:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156c:	f003 021f 	and.w	r2, r3, #31
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001574:	2101      	movs	r1, #1
 8001576:	fa01 f202 	lsl.w	r2, r1, r2
 800157a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001584:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800158a:	2b00      	cmp	r3, #0
 800158c:	d00c      	beq.n	80015a8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001598:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800159c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a2:	687a      	ldr	r2, [r7, #4]
 80015a4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80015a6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2201      	movs	r2, #1
 80015ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2200      	movs	r2, #0
 80015b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d003      	beq.n	80015c8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	4798      	blx	r3
    }
  }
  return status;
 80015c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b084      	sub	sp, #16
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ee:	f003 031f 	and.w	r3, r3, #31
 80015f2:	2204      	movs	r2, #4
 80015f4:	409a      	lsls	r2, r3
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	4013      	ands	r3, r2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d026      	beq.n	800164c <HAL_DMA_IRQHandler+0x7a>
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	f003 0304 	and.w	r3, r3, #4
 8001604:	2b00      	cmp	r3, #0
 8001606:	d021      	beq.n	800164c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0320 	and.w	r3, r3, #32
 8001612:	2b00      	cmp	r3, #0
 8001614:	d107      	bne.n	8001626 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f022 0204 	bic.w	r2, r2, #4
 8001624:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800162a:	f003 021f 	and.w	r2, r3, #31
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001632:	2104      	movs	r1, #4
 8001634:	fa01 f202 	lsl.w	r2, r1, r2
 8001638:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163e:	2b00      	cmp	r3, #0
 8001640:	d071      	beq.n	8001726 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800164a:	e06c      	b.n	8001726 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001650:	f003 031f 	and.w	r3, r3, #31
 8001654:	2202      	movs	r2, #2
 8001656:	409a      	lsls	r2, r3
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	4013      	ands	r3, r2
 800165c:	2b00      	cmp	r3, #0
 800165e:	d02e      	beq.n	80016be <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	f003 0302 	and.w	r3, r3, #2
 8001666:	2b00      	cmp	r3, #0
 8001668:	d029      	beq.n	80016be <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0320 	and.w	r3, r3, #32
 8001674:	2b00      	cmp	r3, #0
 8001676:	d10b      	bne.n	8001690 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f022 020a 	bic.w	r2, r2, #10
 8001686:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2201      	movs	r2, #1
 800168c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001694:	f003 021f 	and.w	r2, r3, #31
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169c:	2102      	movs	r1, #2
 800169e:	fa01 f202 	lsl.w	r2, r1, r2
 80016a2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2200      	movs	r2, #0
 80016a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d038      	beq.n	8001726 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80016bc:	e033      	b.n	8001726 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c2:	f003 031f 	and.w	r3, r3, #31
 80016c6:	2208      	movs	r2, #8
 80016c8:	409a      	lsls	r2, r3
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	4013      	ands	r3, r2
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d02a      	beq.n	8001728 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	f003 0308 	and.w	r3, r3, #8
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d025      	beq.n	8001728 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 020e 	bic.w	r2, r2, #14
 80016ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f0:	f003 021f 	and.w	r2, r3, #31
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f8:	2101      	movs	r1, #1
 80016fa:	fa01 f202 	lsl.w	r2, r1, r2
 80016fe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2201      	movs	r2, #1
 8001704:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2201      	movs	r2, #1
 800170a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2200      	movs	r2, #0
 8001712:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800171a:	2b00      	cmp	r3, #0
 800171c:	d004      	beq.n	8001728 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001726:	bf00      	nop
 8001728:	bf00      	nop
}
 800172a:	3710      	adds	r7, #16
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800173c:	4618      	mov	r0, r3
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
 8001754:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800175e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001764:	2b00      	cmp	r3, #0
 8001766:	d004      	beq.n	8001772 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800176c:	68fa      	ldr	r2, [r7, #12]
 800176e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001770:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001776:	f003 021f 	and.w	r2, r3, #31
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177e:	2101      	movs	r1, #1
 8001780:	fa01 f202 	lsl.w	r2, r1, r2
 8001784:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	683a      	ldr	r2, [r7, #0]
 800178c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	2b10      	cmp	r3, #16
 8001794:	d108      	bne.n	80017a8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	68ba      	ldr	r2, [r7, #8]
 80017a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80017a6:	e007      	b.n	80017b8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	68ba      	ldr	r2, [r7, #8]
 80017ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	60da      	str	r2, [r3, #12]
}
 80017b8:	bf00      	nop
 80017ba:	3714      	adds	r7, #20
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b087      	sub	sp, #28
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	461a      	mov	r2, r3
 80017d2:	4b16      	ldr	r3, [pc, #88]	@ (800182c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d802      	bhi.n	80017de <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80017d8:	4b15      	ldr	r3, [pc, #84]	@ (8001830 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80017da:	617b      	str	r3, [r7, #20]
 80017dc:	e001      	b.n	80017e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80017de:	4b15      	ldr	r3, [pc, #84]	@ (8001834 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80017e0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	3b08      	subs	r3, #8
 80017ee:	4a12      	ldr	r2, [pc, #72]	@ (8001838 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80017f0:	fba2 2303 	umull	r2, r3, r2, r3
 80017f4:	091b      	lsrs	r3, r3, #4
 80017f6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fc:	089b      	lsrs	r3, r3, #2
 80017fe:	009a      	lsls	r2, r3, #2
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	4413      	add	r3, r2
 8001804:	461a      	mov	r2, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4a0b      	ldr	r2, [pc, #44]	@ (800183c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800180e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	f003 031f 	and.w	r3, r3, #31
 8001816:	2201      	movs	r2, #1
 8001818:	409a      	lsls	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800181e:	bf00      	nop
 8001820:	371c      	adds	r7, #28
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	40020407 	.word	0x40020407
 8001830:	40020800 	.word	0x40020800
 8001834:	40020820 	.word	0x40020820
 8001838:	cccccccd 	.word	0xcccccccd
 800183c:	40020880 	.word	0x40020880

08001840 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001840:	b480      	push	{r7}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	b2db      	uxtb	r3, r3
 800184e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001850:	68fa      	ldr	r2, [r7, #12]
 8001852:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001854:	4413      	add	r3, r2
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	461a      	mov	r2, r3
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a08      	ldr	r2, [pc, #32]	@ (8001884 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001862:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	3b01      	subs	r3, #1
 8001868:	f003 031f 	and.w	r3, r3, #31
 800186c:	2201      	movs	r2, #1
 800186e:	409a      	lsls	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001874:	bf00      	nop
 8001876:	3714      	adds	r7, #20
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	1000823f 	.word	0x1000823f
 8001884:	40020940 	.word	0x40020940

08001888 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001888:	b480      	push	{r7}
 800188a:	b087      	sub	sp, #28
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001892:	2300      	movs	r3, #0
 8001894:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001896:	e15a      	b.n	8001b4e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	2101      	movs	r1, #1
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	fa01 f303 	lsl.w	r3, r1, r3
 80018a4:	4013      	ands	r3, r2
 80018a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	f000 814c 	beq.w	8001b48 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f003 0303 	and.w	r3, r3, #3
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d005      	beq.n	80018c8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80018c4:	2b02      	cmp	r3, #2
 80018c6:	d130      	bne.n	800192a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	2203      	movs	r2, #3
 80018d4:	fa02 f303 	lsl.w	r3, r2, r3
 80018d8:	43db      	mvns	r3, r3
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	4013      	ands	r3, r2
 80018de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	68da      	ldr	r2, [r3, #12]
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	693a      	ldr	r2, [r7, #16]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	693a      	ldr	r2, [r7, #16]
 80018f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018fe:	2201      	movs	r2, #1
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	43db      	mvns	r3, r3
 8001908:	693a      	ldr	r2, [r7, #16]
 800190a:	4013      	ands	r3, r2
 800190c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	091b      	lsrs	r3, r3, #4
 8001914:	f003 0201 	and.w	r2, r3, #1
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	fa02 f303 	lsl.w	r3, r2, r3
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	4313      	orrs	r3, r2
 8001922:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	f003 0303 	and.w	r3, r3, #3
 8001932:	2b03      	cmp	r3, #3
 8001934:	d017      	beq.n	8001966 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	2203      	movs	r2, #3
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	43db      	mvns	r3, r3
 8001948:	693a      	ldr	r2, [r7, #16]
 800194a:	4013      	ands	r3, r2
 800194c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	689a      	ldr	r2, [r3, #8]
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	4313      	orrs	r3, r2
 800195e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	693a      	ldr	r2, [r7, #16]
 8001964:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f003 0303 	and.w	r3, r3, #3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d123      	bne.n	80019ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	08da      	lsrs	r2, r3, #3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	3208      	adds	r2, #8
 800197a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800197e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	220f      	movs	r2, #15
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	43db      	mvns	r3, r3
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	4013      	ands	r3, r2
 8001994:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	691a      	ldr	r2, [r3, #16]
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	f003 0307 	and.w	r3, r3, #7
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	08da      	lsrs	r2, r3, #3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	3208      	adds	r2, #8
 80019b4:	6939      	ldr	r1, [r7, #16]
 80019b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	2203      	movs	r2, #3
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	43db      	mvns	r3, r3
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	4013      	ands	r3, r2
 80019d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f003 0203 	and.w	r2, r3, #3
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	fa02 f303 	lsl.w	r3, r2, r3
 80019e2:	693a      	ldr	r2, [r7, #16]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	f000 80a6 	beq.w	8001b48 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019fc:	4b5b      	ldr	r3, [pc, #364]	@ (8001b6c <HAL_GPIO_Init+0x2e4>)
 80019fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a00:	4a5a      	ldr	r2, [pc, #360]	@ (8001b6c <HAL_GPIO_Init+0x2e4>)
 8001a02:	f043 0301 	orr.w	r3, r3, #1
 8001a06:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a08:	4b58      	ldr	r3, [pc, #352]	@ (8001b6c <HAL_GPIO_Init+0x2e4>)
 8001a0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a0c:	f003 0301 	and.w	r3, r3, #1
 8001a10:	60bb      	str	r3, [r7, #8]
 8001a12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a14:	4a56      	ldr	r2, [pc, #344]	@ (8001b70 <HAL_GPIO_Init+0x2e8>)
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	089b      	lsrs	r3, r3, #2
 8001a1a:	3302      	adds	r3, #2
 8001a1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	f003 0303 	and.w	r3, r3, #3
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	220f      	movs	r2, #15
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	43db      	mvns	r3, r3
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	4013      	ands	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a3e:	d01f      	beq.n	8001a80 <HAL_GPIO_Init+0x1f8>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4a4c      	ldr	r2, [pc, #304]	@ (8001b74 <HAL_GPIO_Init+0x2ec>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d019      	beq.n	8001a7c <HAL_GPIO_Init+0x1f4>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4a4b      	ldr	r2, [pc, #300]	@ (8001b78 <HAL_GPIO_Init+0x2f0>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d013      	beq.n	8001a78 <HAL_GPIO_Init+0x1f0>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	4a4a      	ldr	r2, [pc, #296]	@ (8001b7c <HAL_GPIO_Init+0x2f4>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d00d      	beq.n	8001a74 <HAL_GPIO_Init+0x1ec>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4a49      	ldr	r2, [pc, #292]	@ (8001b80 <HAL_GPIO_Init+0x2f8>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d007      	beq.n	8001a70 <HAL_GPIO_Init+0x1e8>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	4a48      	ldr	r2, [pc, #288]	@ (8001b84 <HAL_GPIO_Init+0x2fc>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d101      	bne.n	8001a6c <HAL_GPIO_Init+0x1e4>
 8001a68:	2305      	movs	r3, #5
 8001a6a:	e00a      	b.n	8001a82 <HAL_GPIO_Init+0x1fa>
 8001a6c:	2306      	movs	r3, #6
 8001a6e:	e008      	b.n	8001a82 <HAL_GPIO_Init+0x1fa>
 8001a70:	2304      	movs	r3, #4
 8001a72:	e006      	b.n	8001a82 <HAL_GPIO_Init+0x1fa>
 8001a74:	2303      	movs	r3, #3
 8001a76:	e004      	b.n	8001a82 <HAL_GPIO_Init+0x1fa>
 8001a78:	2302      	movs	r3, #2
 8001a7a:	e002      	b.n	8001a82 <HAL_GPIO_Init+0x1fa>
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e000      	b.n	8001a82 <HAL_GPIO_Init+0x1fa>
 8001a80:	2300      	movs	r3, #0
 8001a82:	697a      	ldr	r2, [r7, #20]
 8001a84:	f002 0203 	and.w	r2, r2, #3
 8001a88:	0092      	lsls	r2, r2, #2
 8001a8a:	4093      	lsls	r3, r2
 8001a8c:	693a      	ldr	r2, [r7, #16]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a92:	4937      	ldr	r1, [pc, #220]	@ (8001b70 <HAL_GPIO_Init+0x2e8>)
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	089b      	lsrs	r3, r3, #2
 8001a98:	3302      	adds	r3, #2
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001aa0:	4b39      	ldr	r3, [pc, #228]	@ (8001b88 <HAL_GPIO_Init+0x300>)
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	43db      	mvns	r3, r3
 8001aaa:	693a      	ldr	r2, [r7, #16]
 8001aac:	4013      	ands	r3, r2
 8001aae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d003      	beq.n	8001ac4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001abc:	693a      	ldr	r2, [r7, #16]
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ac4:	4a30      	ldr	r2, [pc, #192]	@ (8001b88 <HAL_GPIO_Init+0x300>)
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001aca:	4b2f      	ldr	r3, [pc, #188]	@ (8001b88 <HAL_GPIO_Init+0x300>)
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	43db      	mvns	r3, r3
 8001ad4:	693a      	ldr	r2, [r7, #16]
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d003      	beq.n	8001aee <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001aee:	4a26      	ldr	r2, [pc, #152]	@ (8001b88 <HAL_GPIO_Init+0x300>)
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001af4:	4b24      	ldr	r3, [pc, #144]	@ (8001b88 <HAL_GPIO_Init+0x300>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	43db      	mvns	r3, r3
 8001afe:	693a      	ldr	r2, [r7, #16]
 8001b00:	4013      	ands	r3, r2
 8001b02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d003      	beq.n	8001b18 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b18:	4a1b      	ldr	r2, [pc, #108]	@ (8001b88 <HAL_GPIO_Init+0x300>)
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b88 <HAL_GPIO_Init+0x300>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	43db      	mvns	r3, r3
 8001b28:	693a      	ldr	r2, [r7, #16]
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d003      	beq.n	8001b42 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b42:	4a11      	ldr	r2, [pc, #68]	@ (8001b88 <HAL_GPIO_Init+0x300>)
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	fa22 f303 	lsr.w	r3, r2, r3
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	f47f ae9d 	bne.w	8001898 <HAL_GPIO_Init+0x10>
  }
}
 8001b5e:	bf00      	nop
 8001b60:	bf00      	nop
 8001b62:	371c      	adds	r7, #28
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	40010000 	.word	0x40010000
 8001b74:	48000400 	.word	0x48000400
 8001b78:	48000800 	.word	0x48000800
 8001b7c:	48000c00 	.word	0x48000c00
 8001b80:	48001000 	.word	0x48001000
 8001b84:	48001400 	.word	0x48001400
 8001b88:	40010400 	.word	0x40010400

08001b8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	460b      	mov	r3, r1
 8001b96:	807b      	strh	r3, [r7, #2]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b9c:	787b      	ldrb	r3, [r7, #1]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d003      	beq.n	8001baa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ba2:	887a      	ldrh	r2, [r7, #2]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ba8:	e002      	b.n	8001bb0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001baa:	887a      	ldrh	r2, [r7, #2]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001bc6:	4b08      	ldr	r3, [pc, #32]	@ (8001be8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001bc8:	695a      	ldr	r2, [r3, #20]
 8001bca:	88fb      	ldrh	r3, [r7, #6]
 8001bcc:	4013      	ands	r3, r2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d006      	beq.n	8001be0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001bd2:	4a05      	ldr	r2, [pc, #20]	@ (8001be8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001bd4:	88fb      	ldrh	r3, [r7, #6]
 8001bd6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001bd8:	88fb      	ldrh	r3, [r7, #6]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f000 f806 	bl	8001bec <HAL_GPIO_EXTI_Callback>
  }
}
 8001be0:	bf00      	nop
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	40010400 	.word	0x40010400

08001bec <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001bf6:	bf00      	nop
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
	...

08001c04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d141      	bne.n	8001c96 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c12:	4b4b      	ldr	r3, [pc, #300]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c1e:	d131      	bne.n	8001c84 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c20:	4b47      	ldr	r3, [pc, #284]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c26:	4a46      	ldr	r2, [pc, #280]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c30:	4b43      	ldr	r3, [pc, #268]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c38:	4a41      	ldr	r2, [pc, #260]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c40:	4b40      	ldr	r3, [pc, #256]	@ (8001d44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2232      	movs	r2, #50	@ 0x32
 8001c46:	fb02 f303 	mul.w	r3, r2, r3
 8001c4a:	4a3f      	ldr	r2, [pc, #252]	@ (8001d48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c50:	0c9b      	lsrs	r3, r3, #18
 8001c52:	3301      	adds	r3, #1
 8001c54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c56:	e002      	b.n	8001c5e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	3b01      	subs	r3, #1
 8001c5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c5e:	4b38      	ldr	r3, [pc, #224]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c60:	695b      	ldr	r3, [r3, #20]
 8001c62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c6a:	d102      	bne.n	8001c72 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1f2      	bne.n	8001c58 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c72:	4b33      	ldr	r3, [pc, #204]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c74:	695b      	ldr	r3, [r3, #20]
 8001c76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c7e:	d158      	bne.n	8001d32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e057      	b.n	8001d34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c84:	4b2e      	ldr	r3, [pc, #184]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c8a:	4a2d      	ldr	r2, [pc, #180]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001c94:	e04d      	b.n	8001d32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c9c:	d141      	bne.n	8001d22 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c9e:	4b28      	ldr	r3, [pc, #160]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ca6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001caa:	d131      	bne.n	8001d10 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001cac:	4b24      	ldr	r3, [pc, #144]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cb2:	4a23      	ldr	r2, [pc, #140]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cb8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cbc:	4b20      	ldr	r3, [pc, #128]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001cc4:	4a1e      	ldr	r2, [pc, #120]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8001d44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2232      	movs	r2, #50	@ 0x32
 8001cd2:	fb02 f303 	mul.w	r3, r2, r3
 8001cd6:	4a1c      	ldr	r2, [pc, #112]	@ (8001d48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001cd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cdc:	0c9b      	lsrs	r3, r3, #18
 8001cde:	3301      	adds	r3, #1
 8001ce0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ce2:	e002      	b.n	8001cea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	3b01      	subs	r3, #1
 8001ce8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cea:	4b15      	ldr	r3, [pc, #84]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cec:	695b      	ldr	r3, [r3, #20]
 8001cee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cf6:	d102      	bne.n	8001cfe <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1f2      	bne.n	8001ce4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001cfe:	4b10      	ldr	r3, [pc, #64]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d00:	695b      	ldr	r3, [r3, #20]
 8001d02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d0a:	d112      	bne.n	8001d32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e011      	b.n	8001d34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d10:	4b0b      	ldr	r3, [pc, #44]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d16:	4a0a      	ldr	r2, [pc, #40]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001d20:	e007      	b.n	8001d32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d22:	4b07      	ldr	r3, [pc, #28]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d2a:	4a05      	ldr	r2, [pc, #20]	@ (8001d40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d2c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d30:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3714      	adds	r7, #20
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr
 8001d40:	40007000 	.word	0x40007000
 8001d44:	20000004 	.word	0x20000004
 8001d48:	431bde83 	.word	0x431bde83

08001d4c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001d50:	4b05      	ldr	r3, [pc, #20]	@ (8001d68 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	4a04      	ldr	r2, [pc, #16]	@ (8001d68 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001d56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d5a:	6093      	str	r3, [r2, #8]
}
 8001d5c:	bf00      	nop
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	40007000 	.word	0x40007000

08001d6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b088      	sub	sp, #32
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d101      	bne.n	8001d7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e2fe      	b.n	800237c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d075      	beq.n	8001e76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d8a:	4b97      	ldr	r3, [pc, #604]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	f003 030c 	and.w	r3, r3, #12
 8001d92:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d94:	4b94      	ldr	r3, [pc, #592]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	f003 0303 	and.w	r3, r3, #3
 8001d9c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	2b0c      	cmp	r3, #12
 8001da2:	d102      	bne.n	8001daa <HAL_RCC_OscConfig+0x3e>
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	2b03      	cmp	r3, #3
 8001da8:	d002      	beq.n	8001db0 <HAL_RCC_OscConfig+0x44>
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	2b08      	cmp	r3, #8
 8001dae:	d10b      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001db0:	4b8d      	ldr	r3, [pc, #564]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d05b      	beq.n	8001e74 <HAL_RCC_OscConfig+0x108>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d157      	bne.n	8001e74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e2d9      	b.n	800237c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001dd0:	d106      	bne.n	8001de0 <HAL_RCC_OscConfig+0x74>
 8001dd2:	4b85      	ldr	r3, [pc, #532]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a84      	ldr	r2, [pc, #528]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001dd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ddc:	6013      	str	r3, [r2, #0]
 8001dde:	e01d      	b.n	8001e1c <HAL_RCC_OscConfig+0xb0>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001de8:	d10c      	bne.n	8001e04 <HAL_RCC_OscConfig+0x98>
 8001dea:	4b7f      	ldr	r3, [pc, #508]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a7e      	ldr	r2, [pc, #504]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001df0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001df4:	6013      	str	r3, [r2, #0]
 8001df6:	4b7c      	ldr	r3, [pc, #496]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a7b      	ldr	r2, [pc, #492]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001dfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e00:	6013      	str	r3, [r2, #0]
 8001e02:	e00b      	b.n	8001e1c <HAL_RCC_OscConfig+0xb0>
 8001e04:	4b78      	ldr	r3, [pc, #480]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a77      	ldr	r2, [pc, #476]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001e0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e0e:	6013      	str	r3, [r2, #0]
 8001e10:	4b75      	ldr	r3, [pc, #468]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a74      	ldr	r2, [pc, #464]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001e16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d013      	beq.n	8001e4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e24:	f7ff f8d6 	bl	8000fd4 <HAL_GetTick>
 8001e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e2c:	f7ff f8d2 	bl	8000fd4 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b64      	cmp	r3, #100	@ 0x64
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e29e      	b.n	800237c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e3e:	4b6a      	ldr	r3, [pc, #424]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d0f0      	beq.n	8001e2c <HAL_RCC_OscConfig+0xc0>
 8001e4a:	e014      	b.n	8001e76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e4c:	f7ff f8c2 	bl	8000fd4 <HAL_GetTick>
 8001e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e52:	e008      	b.n	8001e66 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e54:	f7ff f8be 	bl	8000fd4 <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	2b64      	cmp	r3, #100	@ 0x64
 8001e60:	d901      	bls.n	8001e66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
 8001e64:	e28a      	b.n	800237c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e66:	4b60      	ldr	r3, [pc, #384]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d1f0      	bne.n	8001e54 <HAL_RCC_OscConfig+0xe8>
 8001e72:	e000      	b.n	8001e76 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d075      	beq.n	8001f6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e82:	4b59      	ldr	r3, [pc, #356]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	f003 030c 	and.w	r3, r3, #12
 8001e8a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e8c:	4b56      	ldr	r3, [pc, #344]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	f003 0303 	and.w	r3, r3, #3
 8001e94:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	2b0c      	cmp	r3, #12
 8001e9a:	d102      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x136>
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d002      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x13c>
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	2b04      	cmp	r3, #4
 8001ea6:	d11f      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ea8:	4b4f      	ldr	r3, [pc, #316]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d005      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x154>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d101      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e25d      	b.n	800237c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ec0:	4b49      	ldr	r3, [pc, #292]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	691b      	ldr	r3, [r3, #16]
 8001ecc:	061b      	lsls	r3, r3, #24
 8001ece:	4946      	ldr	r1, [pc, #280]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001ed4:	4b45      	ldr	r3, [pc, #276]	@ (8001fec <HAL_RCC_OscConfig+0x280>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff f82f 	bl	8000f3c <HAL_InitTick>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d043      	beq.n	8001f6c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e249      	b.n	800237c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d023      	beq.n	8001f38 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ef0:	4b3d      	ldr	r3, [pc, #244]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a3c      	ldr	r2, [pc, #240]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001ef6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001efa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001efc:	f7ff f86a 	bl	8000fd4 <HAL_GetTick>
 8001f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f02:	e008      	b.n	8001f16 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f04:	f7ff f866 	bl	8000fd4 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d901      	bls.n	8001f16 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e232      	b.n	800237c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f16:	4b34      	ldr	r3, [pc, #208]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d0f0      	beq.n	8001f04 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f22:	4b31      	ldr	r3, [pc, #196]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	061b      	lsls	r3, r3, #24
 8001f30:	492d      	ldr	r1, [pc, #180]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	604b      	str	r3, [r1, #4]
 8001f36:	e01a      	b.n	8001f6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f38:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a2a      	ldr	r2, [pc, #168]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001f3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f44:	f7ff f846 	bl	8000fd4 <HAL_GetTick>
 8001f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f4a:	e008      	b.n	8001f5e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f4c:	f7ff f842 	bl	8000fd4 <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d901      	bls.n	8001f5e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e20e      	b.n	800237c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f5e:	4b22      	ldr	r3, [pc, #136]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d1f0      	bne.n	8001f4c <HAL_RCC_OscConfig+0x1e0>
 8001f6a:	e000      	b.n	8001f6e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f6c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0308 	and.w	r3, r3, #8
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d041      	beq.n	8001ffe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	695b      	ldr	r3, [r3, #20]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d01c      	beq.n	8001fbc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f82:	4b19      	ldr	r3, [pc, #100]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001f84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f88:	4a17      	ldr	r2, [pc, #92]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001f8a:	f043 0301 	orr.w	r3, r3, #1
 8001f8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f92:	f7ff f81f 	bl	8000fd4 <HAL_GetTick>
 8001f96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f98:	e008      	b.n	8001fac <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f9a:	f7ff f81b 	bl	8000fd4 <HAL_GetTick>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d901      	bls.n	8001fac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e1e7      	b.n	800237c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fac:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001fae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fb2:	f003 0302 	and.w	r3, r3, #2
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d0ef      	beq.n	8001f9a <HAL_RCC_OscConfig+0x22e>
 8001fba:	e020      	b.n	8001ffe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001fbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fc2:	4a09      	ldr	r2, [pc, #36]	@ (8001fe8 <HAL_RCC_OscConfig+0x27c>)
 8001fc4:	f023 0301 	bic.w	r3, r3, #1
 8001fc8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fcc:	f7ff f802 	bl	8000fd4 <HAL_GetTick>
 8001fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001fd2:	e00d      	b.n	8001ff0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fd4:	f7fe fffe 	bl	8000fd4 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d906      	bls.n	8001ff0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e1ca      	b.n	800237c <HAL_RCC_OscConfig+0x610>
 8001fe6:	bf00      	nop
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ff0:	4b8c      	ldr	r3, [pc, #560]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 8001ff2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1ea      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0304 	and.w	r3, r3, #4
 8002006:	2b00      	cmp	r3, #0
 8002008:	f000 80a6 	beq.w	8002158 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800200c:	2300      	movs	r3, #0
 800200e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002010:	4b84      	ldr	r3, [pc, #528]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 8002012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002014:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d101      	bne.n	8002020 <HAL_RCC_OscConfig+0x2b4>
 800201c:	2301      	movs	r3, #1
 800201e:	e000      	b.n	8002022 <HAL_RCC_OscConfig+0x2b6>
 8002020:	2300      	movs	r3, #0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d00d      	beq.n	8002042 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002026:	4b7f      	ldr	r3, [pc, #508]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 8002028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800202a:	4a7e      	ldr	r2, [pc, #504]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 800202c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002030:	6593      	str	r3, [r2, #88]	@ 0x58
 8002032:	4b7c      	ldr	r3, [pc, #496]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 8002034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800203e:	2301      	movs	r3, #1
 8002040:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002042:	4b79      	ldr	r3, [pc, #484]	@ (8002228 <HAL_RCC_OscConfig+0x4bc>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800204a:	2b00      	cmp	r3, #0
 800204c:	d118      	bne.n	8002080 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800204e:	4b76      	ldr	r3, [pc, #472]	@ (8002228 <HAL_RCC_OscConfig+0x4bc>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a75      	ldr	r2, [pc, #468]	@ (8002228 <HAL_RCC_OscConfig+0x4bc>)
 8002054:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002058:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800205a:	f7fe ffbb 	bl	8000fd4 <HAL_GetTick>
 800205e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002060:	e008      	b.n	8002074 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002062:	f7fe ffb7 	bl	8000fd4 <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	2b02      	cmp	r3, #2
 800206e:	d901      	bls.n	8002074 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e183      	b.n	800237c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002074:	4b6c      	ldr	r3, [pc, #432]	@ (8002228 <HAL_RCC_OscConfig+0x4bc>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800207c:	2b00      	cmp	r3, #0
 800207e:	d0f0      	beq.n	8002062 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	2b01      	cmp	r3, #1
 8002086:	d108      	bne.n	800209a <HAL_RCC_OscConfig+0x32e>
 8002088:	4b66      	ldr	r3, [pc, #408]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 800208a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800208e:	4a65      	ldr	r2, [pc, #404]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 8002090:	f043 0301 	orr.w	r3, r3, #1
 8002094:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002098:	e024      	b.n	80020e4 <HAL_RCC_OscConfig+0x378>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	2b05      	cmp	r3, #5
 80020a0:	d110      	bne.n	80020c4 <HAL_RCC_OscConfig+0x358>
 80020a2:	4b60      	ldr	r3, [pc, #384]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 80020a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020a8:	4a5e      	ldr	r2, [pc, #376]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 80020aa:	f043 0304 	orr.w	r3, r3, #4
 80020ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020b2:	4b5c      	ldr	r3, [pc, #368]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 80020b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020b8:	4a5a      	ldr	r2, [pc, #360]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 80020ba:	f043 0301 	orr.w	r3, r3, #1
 80020be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020c2:	e00f      	b.n	80020e4 <HAL_RCC_OscConfig+0x378>
 80020c4:	4b57      	ldr	r3, [pc, #348]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 80020c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ca:	4a56      	ldr	r2, [pc, #344]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 80020cc:	f023 0301 	bic.w	r3, r3, #1
 80020d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020d4:	4b53      	ldr	r3, [pc, #332]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 80020d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020da:	4a52      	ldr	r2, [pc, #328]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 80020dc:	f023 0304 	bic.w	r3, r3, #4
 80020e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d016      	beq.n	800211a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020ec:	f7fe ff72 	bl	8000fd4 <HAL_GetTick>
 80020f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020f2:	e00a      	b.n	800210a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020f4:	f7fe ff6e 	bl	8000fd4 <HAL_GetTick>
 80020f8:	4602      	mov	r2, r0
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002102:	4293      	cmp	r3, r2
 8002104:	d901      	bls.n	800210a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e138      	b.n	800237c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800210a:	4b46      	ldr	r3, [pc, #280]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 800210c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002110:	f003 0302 	and.w	r3, r3, #2
 8002114:	2b00      	cmp	r3, #0
 8002116:	d0ed      	beq.n	80020f4 <HAL_RCC_OscConfig+0x388>
 8002118:	e015      	b.n	8002146 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800211a:	f7fe ff5b 	bl	8000fd4 <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002120:	e00a      	b.n	8002138 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002122:	f7fe ff57 	bl	8000fd4 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002130:	4293      	cmp	r3, r2
 8002132:	d901      	bls.n	8002138 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e121      	b.n	800237c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002138:	4b3a      	ldr	r3, [pc, #232]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 800213a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1ed      	bne.n	8002122 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002146:	7ffb      	ldrb	r3, [r7, #31]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d105      	bne.n	8002158 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800214c:	4b35      	ldr	r3, [pc, #212]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 800214e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002150:	4a34      	ldr	r2, [pc, #208]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 8002152:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002156:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0320 	and.w	r3, r3, #32
 8002160:	2b00      	cmp	r3, #0
 8002162:	d03c      	beq.n	80021de <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	699b      	ldr	r3, [r3, #24]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d01c      	beq.n	80021a6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800216c:	4b2d      	ldr	r3, [pc, #180]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 800216e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002172:	4a2c      	ldr	r2, [pc, #176]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800217c:	f7fe ff2a 	bl	8000fd4 <HAL_GetTick>
 8002180:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002182:	e008      	b.n	8002196 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002184:	f7fe ff26 	bl	8000fd4 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b02      	cmp	r3, #2
 8002190:	d901      	bls.n	8002196 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e0f2      	b.n	800237c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002196:	4b23      	ldr	r3, [pc, #140]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 8002198:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d0ef      	beq.n	8002184 <HAL_RCC_OscConfig+0x418>
 80021a4:	e01b      	b.n	80021de <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80021a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 80021a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80021ac:	4a1d      	ldr	r2, [pc, #116]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 80021ae:	f023 0301 	bic.w	r3, r3, #1
 80021b2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021b6:	f7fe ff0d 	bl	8000fd4 <HAL_GetTick>
 80021ba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80021bc:	e008      	b.n	80021d0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021be:	f7fe ff09 	bl	8000fd4 <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d901      	bls.n	80021d0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e0d5      	b.n	800237c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80021d0:	4b14      	ldr	r3, [pc, #80]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 80021d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80021d6:	f003 0302 	and.w	r3, r3, #2
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d1ef      	bne.n	80021be <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	f000 80c9 	beq.w	800237a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f003 030c 	and.w	r3, r3, #12
 80021f0:	2b0c      	cmp	r3, #12
 80021f2:	f000 8083 	beq.w	80022fc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	69db      	ldr	r3, [r3, #28]
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d15e      	bne.n	80022bc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021fe:	4b09      	ldr	r3, [pc, #36]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a08      	ldr	r2, [pc, #32]	@ (8002224 <HAL_RCC_OscConfig+0x4b8>)
 8002204:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002208:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800220a:	f7fe fee3 	bl	8000fd4 <HAL_GetTick>
 800220e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002210:	e00c      	b.n	800222c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002212:	f7fe fedf 	bl	8000fd4 <HAL_GetTick>
 8002216:	4602      	mov	r2, r0
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	2b02      	cmp	r3, #2
 800221e:	d905      	bls.n	800222c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e0ab      	b.n	800237c <HAL_RCC_OscConfig+0x610>
 8002224:	40021000 	.word	0x40021000
 8002228:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800222c:	4b55      	ldr	r3, [pc, #340]	@ (8002384 <HAL_RCC_OscConfig+0x618>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d1ec      	bne.n	8002212 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002238:	4b52      	ldr	r3, [pc, #328]	@ (8002384 <HAL_RCC_OscConfig+0x618>)
 800223a:	68da      	ldr	r2, [r3, #12]
 800223c:	4b52      	ldr	r3, [pc, #328]	@ (8002388 <HAL_RCC_OscConfig+0x61c>)
 800223e:	4013      	ands	r3, r2
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	6a11      	ldr	r1, [r2, #32]
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002248:	3a01      	subs	r2, #1
 800224a:	0112      	lsls	r2, r2, #4
 800224c:	4311      	orrs	r1, r2
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002252:	0212      	lsls	r2, r2, #8
 8002254:	4311      	orrs	r1, r2
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800225a:	0852      	lsrs	r2, r2, #1
 800225c:	3a01      	subs	r2, #1
 800225e:	0552      	lsls	r2, r2, #21
 8002260:	4311      	orrs	r1, r2
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002266:	0852      	lsrs	r2, r2, #1
 8002268:	3a01      	subs	r2, #1
 800226a:	0652      	lsls	r2, r2, #25
 800226c:	4311      	orrs	r1, r2
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002272:	06d2      	lsls	r2, r2, #27
 8002274:	430a      	orrs	r2, r1
 8002276:	4943      	ldr	r1, [pc, #268]	@ (8002384 <HAL_RCC_OscConfig+0x618>)
 8002278:	4313      	orrs	r3, r2
 800227a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800227c:	4b41      	ldr	r3, [pc, #260]	@ (8002384 <HAL_RCC_OscConfig+0x618>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a40      	ldr	r2, [pc, #256]	@ (8002384 <HAL_RCC_OscConfig+0x618>)
 8002282:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002286:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002288:	4b3e      	ldr	r3, [pc, #248]	@ (8002384 <HAL_RCC_OscConfig+0x618>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	4a3d      	ldr	r2, [pc, #244]	@ (8002384 <HAL_RCC_OscConfig+0x618>)
 800228e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002292:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002294:	f7fe fe9e 	bl	8000fd4 <HAL_GetTick>
 8002298:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800229a:	e008      	b.n	80022ae <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800229c:	f7fe fe9a 	bl	8000fd4 <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d901      	bls.n	80022ae <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e066      	b.n	800237c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022ae:	4b35      	ldr	r3, [pc, #212]	@ (8002384 <HAL_RCC_OscConfig+0x618>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d0f0      	beq.n	800229c <HAL_RCC_OscConfig+0x530>
 80022ba:	e05e      	b.n	800237a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022bc:	4b31      	ldr	r3, [pc, #196]	@ (8002384 <HAL_RCC_OscConfig+0x618>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a30      	ldr	r2, [pc, #192]	@ (8002384 <HAL_RCC_OscConfig+0x618>)
 80022c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c8:	f7fe fe84 	bl	8000fd4 <HAL_GetTick>
 80022cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022d0:	f7fe fe80 	bl	8000fd4 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e04c      	b.n	800237c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022e2:	4b28      	ldr	r3, [pc, #160]	@ (8002384 <HAL_RCC_OscConfig+0x618>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1f0      	bne.n	80022d0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80022ee:	4b25      	ldr	r3, [pc, #148]	@ (8002384 <HAL_RCC_OscConfig+0x618>)
 80022f0:	68da      	ldr	r2, [r3, #12]
 80022f2:	4924      	ldr	r1, [pc, #144]	@ (8002384 <HAL_RCC_OscConfig+0x618>)
 80022f4:	4b25      	ldr	r3, [pc, #148]	@ (800238c <HAL_RCC_OscConfig+0x620>)
 80022f6:	4013      	ands	r3, r2
 80022f8:	60cb      	str	r3, [r1, #12]
 80022fa:	e03e      	b.n	800237a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	69db      	ldr	r3, [r3, #28]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d101      	bne.n	8002308 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e039      	b.n	800237c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002308:	4b1e      	ldr	r3, [pc, #120]	@ (8002384 <HAL_RCC_OscConfig+0x618>)
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	f003 0203 	and.w	r2, r3, #3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a1b      	ldr	r3, [r3, #32]
 8002318:	429a      	cmp	r2, r3
 800231a:	d12c      	bne.n	8002376 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002326:	3b01      	subs	r3, #1
 8002328:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800232a:	429a      	cmp	r2, r3
 800232c:	d123      	bne.n	8002376 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002338:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800233a:	429a      	cmp	r2, r3
 800233c:	d11b      	bne.n	8002376 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002348:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800234a:	429a      	cmp	r2, r3
 800234c:	d113      	bne.n	8002376 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002358:	085b      	lsrs	r3, r3, #1
 800235a:	3b01      	subs	r3, #1
 800235c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800235e:	429a      	cmp	r2, r3
 8002360:	d109      	bne.n	8002376 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800236c:	085b      	lsrs	r3, r3, #1
 800236e:	3b01      	subs	r3, #1
 8002370:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002372:	429a      	cmp	r2, r3
 8002374:	d001      	beq.n	800237a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e000      	b.n	800237c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800237a:	2300      	movs	r3, #0
}
 800237c:	4618      	mov	r0, r3
 800237e:	3720      	adds	r7, #32
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	40021000 	.word	0x40021000
 8002388:	019f800c 	.word	0x019f800c
 800238c:	feeefffc 	.word	0xfeeefffc

08002390 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800239a:	2300      	movs	r3, #0
 800239c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d101      	bne.n	80023a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e11e      	b.n	80025e6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023a8:	4b91      	ldr	r3, [pc, #580]	@ (80025f0 <HAL_RCC_ClockConfig+0x260>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 030f 	and.w	r3, r3, #15
 80023b0:	683a      	ldr	r2, [r7, #0]
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d910      	bls.n	80023d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023b6:	4b8e      	ldr	r3, [pc, #568]	@ (80025f0 <HAL_RCC_ClockConfig+0x260>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f023 020f 	bic.w	r2, r3, #15
 80023be:	498c      	ldr	r1, [pc, #560]	@ (80025f0 <HAL_RCC_ClockConfig+0x260>)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023c6:	4b8a      	ldr	r3, [pc, #552]	@ (80025f0 <HAL_RCC_ClockConfig+0x260>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 030f 	and.w	r3, r3, #15
 80023ce:	683a      	ldr	r2, [r7, #0]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d001      	beq.n	80023d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e106      	b.n	80025e6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0301 	and.w	r3, r3, #1
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d073      	beq.n	80024cc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	2b03      	cmp	r3, #3
 80023ea:	d129      	bne.n	8002440 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023ec:	4b81      	ldr	r3, [pc, #516]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d101      	bne.n	80023fc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e0f4      	b.n	80025e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80023fc:	f000 f99e 	bl	800273c <RCC_GetSysClockFreqFromPLLSource>
 8002400:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	4a7c      	ldr	r2, [pc, #496]	@ (80025f8 <HAL_RCC_ClockConfig+0x268>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d93f      	bls.n	800248a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800240a:	4b7a      	ldr	r3, [pc, #488]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d009      	beq.n	800242a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800241e:	2b00      	cmp	r3, #0
 8002420:	d033      	beq.n	800248a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002426:	2b00      	cmp	r3, #0
 8002428:	d12f      	bne.n	800248a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800242a:	4b72      	ldr	r3, [pc, #456]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002432:	4a70      	ldr	r2, [pc, #448]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 8002434:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002438:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800243a:	2380      	movs	r3, #128	@ 0x80
 800243c:	617b      	str	r3, [r7, #20]
 800243e:	e024      	b.n	800248a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	2b02      	cmp	r3, #2
 8002446:	d107      	bne.n	8002458 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002448:	4b6a      	ldr	r3, [pc, #424]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d109      	bne.n	8002468 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e0c6      	b.n	80025e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002458:	4b66      	ldr	r3, [pc, #408]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002460:	2b00      	cmp	r3, #0
 8002462:	d101      	bne.n	8002468 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e0be      	b.n	80025e6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002468:	f000 f8ce 	bl	8002608 <HAL_RCC_GetSysClockFreq>
 800246c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	4a61      	ldr	r2, [pc, #388]	@ (80025f8 <HAL_RCC_ClockConfig+0x268>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d909      	bls.n	800248a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002476:	4b5f      	ldr	r3, [pc, #380]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800247e:	4a5d      	ldr	r2, [pc, #372]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 8002480:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002484:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002486:	2380      	movs	r3, #128	@ 0x80
 8002488:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800248a:	4b5a      	ldr	r3, [pc, #360]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f023 0203 	bic.w	r2, r3, #3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	4957      	ldr	r1, [pc, #348]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 8002498:	4313      	orrs	r3, r2
 800249a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800249c:	f7fe fd9a 	bl	8000fd4 <HAL_GetTick>
 80024a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024a2:	e00a      	b.n	80024ba <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a4:	f7fe fd96 	bl	8000fd4 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e095      	b.n	80025e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ba:	4b4e      	ldr	r3, [pc, #312]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 020c 	and.w	r2, r3, #12
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d1eb      	bne.n	80024a4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0302 	and.w	r3, r3, #2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d023      	beq.n	8002520 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0304 	and.w	r3, r3, #4
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d005      	beq.n	80024f0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024e4:	4b43      	ldr	r3, [pc, #268]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	4a42      	ldr	r2, [pc, #264]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 80024ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80024ee:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0308 	and.w	r3, r3, #8
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d007      	beq.n	800250c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80024fc:	4b3d      	ldr	r3, [pc, #244]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002504:	4a3b      	ldr	r2, [pc, #236]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 8002506:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800250a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800250c:	4b39      	ldr	r3, [pc, #228]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	4936      	ldr	r1, [pc, #216]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 800251a:	4313      	orrs	r3, r2
 800251c:	608b      	str	r3, [r1, #8]
 800251e:	e008      	b.n	8002532 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	2b80      	cmp	r3, #128	@ 0x80
 8002524:	d105      	bne.n	8002532 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002526:	4b33      	ldr	r3, [pc, #204]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	4a32      	ldr	r2, [pc, #200]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 800252c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002530:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002532:	4b2f      	ldr	r3, [pc, #188]	@ (80025f0 <HAL_RCC_ClockConfig+0x260>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 030f 	and.w	r3, r3, #15
 800253a:	683a      	ldr	r2, [r7, #0]
 800253c:	429a      	cmp	r2, r3
 800253e:	d21d      	bcs.n	800257c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002540:	4b2b      	ldr	r3, [pc, #172]	@ (80025f0 <HAL_RCC_ClockConfig+0x260>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f023 020f 	bic.w	r2, r3, #15
 8002548:	4929      	ldr	r1, [pc, #164]	@ (80025f0 <HAL_RCC_ClockConfig+0x260>)
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	4313      	orrs	r3, r2
 800254e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002550:	f7fe fd40 	bl	8000fd4 <HAL_GetTick>
 8002554:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002556:	e00a      	b.n	800256e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002558:	f7fe fd3c 	bl	8000fd4 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002566:	4293      	cmp	r3, r2
 8002568:	d901      	bls.n	800256e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e03b      	b.n	80025e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800256e:	4b20      	ldr	r3, [pc, #128]	@ (80025f0 <HAL_RCC_ClockConfig+0x260>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 030f 	and.w	r3, r3, #15
 8002576:	683a      	ldr	r2, [r7, #0]
 8002578:	429a      	cmp	r2, r3
 800257a:	d1ed      	bne.n	8002558 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0304 	and.w	r3, r3, #4
 8002584:	2b00      	cmp	r3, #0
 8002586:	d008      	beq.n	800259a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002588:	4b1a      	ldr	r3, [pc, #104]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	4917      	ldr	r1, [pc, #92]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 8002596:	4313      	orrs	r3, r2
 8002598:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0308 	and.w	r3, r3, #8
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d009      	beq.n	80025ba <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80025a6:	4b13      	ldr	r3, [pc, #76]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	00db      	lsls	r3, r3, #3
 80025b4:	490f      	ldr	r1, [pc, #60]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80025ba:	f000 f825 	bl	8002608 <HAL_RCC_GetSysClockFreq>
 80025be:	4602      	mov	r2, r0
 80025c0:	4b0c      	ldr	r3, [pc, #48]	@ (80025f4 <HAL_RCC_ClockConfig+0x264>)
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	091b      	lsrs	r3, r3, #4
 80025c6:	f003 030f 	and.w	r3, r3, #15
 80025ca:	490c      	ldr	r1, [pc, #48]	@ (80025fc <HAL_RCC_ClockConfig+0x26c>)
 80025cc:	5ccb      	ldrb	r3, [r1, r3]
 80025ce:	f003 031f 	and.w	r3, r3, #31
 80025d2:	fa22 f303 	lsr.w	r3, r2, r3
 80025d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002600 <HAL_RCC_ClockConfig+0x270>)
 80025d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80025da:	4b0a      	ldr	r3, [pc, #40]	@ (8002604 <HAL_RCC_ClockConfig+0x274>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fe fcac 	bl	8000f3c <HAL_InitTick>
 80025e4:	4603      	mov	r3, r0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3718      	adds	r7, #24
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40022000 	.word	0x40022000
 80025f4:	40021000 	.word	0x40021000
 80025f8:	04c4b400 	.word	0x04c4b400
 80025fc:	080056e8 	.word	0x080056e8
 8002600:	20000004 	.word	0x20000004
 8002604:	20000008 	.word	0x20000008

08002608 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002608:	b480      	push	{r7}
 800260a:	b087      	sub	sp, #28
 800260c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800260e:	4b2c      	ldr	r3, [pc, #176]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 030c 	and.w	r3, r3, #12
 8002616:	2b04      	cmp	r3, #4
 8002618:	d102      	bne.n	8002620 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800261a:	4b2a      	ldr	r3, [pc, #168]	@ (80026c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800261c:	613b      	str	r3, [r7, #16]
 800261e:	e047      	b.n	80026b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002620:	4b27      	ldr	r3, [pc, #156]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f003 030c 	and.w	r3, r3, #12
 8002628:	2b08      	cmp	r3, #8
 800262a:	d102      	bne.n	8002632 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800262c:	4b26      	ldr	r3, [pc, #152]	@ (80026c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800262e:	613b      	str	r3, [r7, #16]
 8002630:	e03e      	b.n	80026b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002632:	4b23      	ldr	r3, [pc, #140]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	f003 030c 	and.w	r3, r3, #12
 800263a:	2b0c      	cmp	r3, #12
 800263c:	d136      	bne.n	80026ac <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800263e:	4b20      	ldr	r3, [pc, #128]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002640:	68db      	ldr	r3, [r3, #12]
 8002642:	f003 0303 	and.w	r3, r3, #3
 8002646:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002648:	4b1d      	ldr	r3, [pc, #116]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	091b      	lsrs	r3, r3, #4
 800264e:	f003 030f 	and.w	r3, r3, #15
 8002652:	3301      	adds	r3, #1
 8002654:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2b03      	cmp	r3, #3
 800265a:	d10c      	bne.n	8002676 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800265c:	4a1a      	ldr	r2, [pc, #104]	@ (80026c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	fbb2 f3f3 	udiv	r3, r2, r3
 8002664:	4a16      	ldr	r2, [pc, #88]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002666:	68d2      	ldr	r2, [r2, #12]
 8002668:	0a12      	lsrs	r2, r2, #8
 800266a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800266e:	fb02 f303 	mul.w	r3, r2, r3
 8002672:	617b      	str	r3, [r7, #20]
      break;
 8002674:	e00c      	b.n	8002690 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002676:	4a13      	ldr	r2, [pc, #76]	@ (80026c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	fbb2 f3f3 	udiv	r3, r2, r3
 800267e:	4a10      	ldr	r2, [pc, #64]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002680:	68d2      	ldr	r2, [r2, #12]
 8002682:	0a12      	lsrs	r2, r2, #8
 8002684:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002688:	fb02 f303 	mul.w	r3, r2, r3
 800268c:	617b      	str	r3, [r7, #20]
      break;
 800268e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002690:	4b0b      	ldr	r3, [pc, #44]	@ (80026c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	0e5b      	lsrs	r3, r3, #25
 8002696:	f003 0303 	and.w	r3, r3, #3
 800269a:	3301      	adds	r3, #1
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80026a0:	697a      	ldr	r2, [r7, #20]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026a8:	613b      	str	r3, [r7, #16]
 80026aa:	e001      	b.n	80026b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80026ac:	2300      	movs	r3, #0
 80026ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80026b0:	693b      	ldr	r3, [r7, #16]
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	371c      	adds	r7, #28
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	40021000 	.word	0x40021000
 80026c4:	00f42400 	.word	0x00f42400
 80026c8:	016e3600 	.word	0x016e3600

080026cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026d0:	4b03      	ldr	r3, [pc, #12]	@ (80026e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80026d2:	681b      	ldr	r3, [r3, #0]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	20000004 	.word	0x20000004

080026e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80026e8:	f7ff fff0 	bl	80026cc <HAL_RCC_GetHCLKFreq>
 80026ec:	4602      	mov	r2, r0
 80026ee:	4b06      	ldr	r3, [pc, #24]	@ (8002708 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	0a1b      	lsrs	r3, r3, #8
 80026f4:	f003 0307 	and.w	r3, r3, #7
 80026f8:	4904      	ldr	r1, [pc, #16]	@ (800270c <HAL_RCC_GetPCLK1Freq+0x28>)
 80026fa:	5ccb      	ldrb	r3, [r1, r3]
 80026fc:	f003 031f 	and.w	r3, r3, #31
 8002700:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002704:	4618      	mov	r0, r3
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40021000 	.word	0x40021000
 800270c:	080056f8 	.word	0x080056f8

08002710 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002714:	f7ff ffda 	bl	80026cc <HAL_RCC_GetHCLKFreq>
 8002718:	4602      	mov	r2, r0
 800271a:	4b06      	ldr	r3, [pc, #24]	@ (8002734 <HAL_RCC_GetPCLK2Freq+0x24>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	0adb      	lsrs	r3, r3, #11
 8002720:	f003 0307 	and.w	r3, r3, #7
 8002724:	4904      	ldr	r1, [pc, #16]	@ (8002738 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002726:	5ccb      	ldrb	r3, [r1, r3]
 8002728:	f003 031f 	and.w	r3, r3, #31
 800272c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002730:	4618      	mov	r0, r3
 8002732:	bd80      	pop	{r7, pc}
 8002734:	40021000 	.word	0x40021000
 8002738:	080056f8 	.word	0x080056f8

0800273c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800273c:	b480      	push	{r7}
 800273e:	b087      	sub	sp, #28
 8002740:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002742:	4b1e      	ldr	r3, [pc, #120]	@ (80027bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	f003 0303 	and.w	r3, r3, #3
 800274a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800274c:	4b1b      	ldr	r3, [pc, #108]	@ (80027bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	091b      	lsrs	r3, r3, #4
 8002752:	f003 030f 	and.w	r3, r3, #15
 8002756:	3301      	adds	r3, #1
 8002758:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	2b03      	cmp	r3, #3
 800275e:	d10c      	bne.n	800277a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002760:	4a17      	ldr	r2, [pc, #92]	@ (80027c0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	fbb2 f3f3 	udiv	r3, r2, r3
 8002768:	4a14      	ldr	r2, [pc, #80]	@ (80027bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800276a:	68d2      	ldr	r2, [r2, #12]
 800276c:	0a12      	lsrs	r2, r2, #8
 800276e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002772:	fb02 f303 	mul.w	r3, r2, r3
 8002776:	617b      	str	r3, [r7, #20]
    break;
 8002778:	e00c      	b.n	8002794 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800277a:	4a12      	ldr	r2, [pc, #72]	@ (80027c4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002782:	4a0e      	ldr	r2, [pc, #56]	@ (80027bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002784:	68d2      	ldr	r2, [r2, #12]
 8002786:	0a12      	lsrs	r2, r2, #8
 8002788:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800278c:	fb02 f303 	mul.w	r3, r2, r3
 8002790:	617b      	str	r3, [r7, #20]
    break;
 8002792:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002794:	4b09      	ldr	r3, [pc, #36]	@ (80027bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	0e5b      	lsrs	r3, r3, #25
 800279a:	f003 0303 	and.w	r3, r3, #3
 800279e:	3301      	adds	r3, #1
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80027a4:	697a      	ldr	r2, [r7, #20]
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80027ae:	687b      	ldr	r3, [r7, #4]
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	371c      	adds	r7, #28
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	40021000 	.word	0x40021000
 80027c0:	016e3600 	.word	0x016e3600
 80027c4:	00f42400 	.word	0x00f42400

080027c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80027d0:	2300      	movs	r3, #0
 80027d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80027d4:	2300      	movs	r3, #0
 80027d6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	f000 8098 	beq.w	8002916 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027e6:	2300      	movs	r3, #0
 80027e8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027ea:	4b43      	ldr	r3, [pc, #268]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d10d      	bne.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027f6:	4b40      	ldr	r3, [pc, #256]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027fa:	4a3f      	ldr	r2, [pc, #252]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002800:	6593      	str	r3, [r2, #88]	@ 0x58
 8002802:	4b3d      	ldr	r3, [pc, #244]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800280a:	60bb      	str	r3, [r7, #8]
 800280c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800280e:	2301      	movs	r3, #1
 8002810:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002812:	4b3a      	ldr	r3, [pc, #232]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a39      	ldr	r2, [pc, #228]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002818:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800281c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800281e:	f7fe fbd9 	bl	8000fd4 <HAL_GetTick>
 8002822:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002824:	e009      	b.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002826:	f7fe fbd5 	bl	8000fd4 <HAL_GetTick>
 800282a:	4602      	mov	r2, r0
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	2b02      	cmp	r3, #2
 8002832:	d902      	bls.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002834:	2303      	movs	r3, #3
 8002836:	74fb      	strb	r3, [r7, #19]
        break;
 8002838:	e005      	b.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800283a:	4b30      	ldr	r3, [pc, #192]	@ (80028fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002842:	2b00      	cmp	r3, #0
 8002844:	d0ef      	beq.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002846:	7cfb      	ldrb	r3, [r7, #19]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d159      	bne.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800284c:	4b2a      	ldr	r3, [pc, #168]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800284e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002852:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002856:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d01e      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002862:	697a      	ldr	r2, [r7, #20]
 8002864:	429a      	cmp	r2, r3
 8002866:	d019      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002868:	4b23      	ldr	r3, [pc, #140]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800286a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800286e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002872:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002874:	4b20      	ldr	r3, [pc, #128]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800287a:	4a1f      	ldr	r2, [pc, #124]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800287c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002880:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002884:	4b1c      	ldr	r3, [pc, #112]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800288a:	4a1b      	ldr	r2, [pc, #108]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800288c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002890:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002894:	4a18      	ldr	r2, [pc, #96]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d016      	beq.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a6:	f7fe fb95 	bl	8000fd4 <HAL_GetTick>
 80028aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028ac:	e00b      	b.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ae:	f7fe fb91 	bl	8000fd4 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028bc:	4293      	cmp	r3, r2
 80028be:	d902      	bls.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	74fb      	strb	r3, [r7, #19]
            break;
 80028c4:	e006      	b.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028c6:	4b0c      	ldr	r3, [pc, #48]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d0ec      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80028d4:	7cfb      	ldrb	r3, [r7, #19]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d10b      	bne.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028da:	4b07      	ldr	r3, [pc, #28]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028e8:	4903      	ldr	r1, [pc, #12]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80028f0:	e008      	b.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80028f2:	7cfb      	ldrb	r3, [r7, #19]
 80028f4:	74bb      	strb	r3, [r7, #18]
 80028f6:	e005      	b.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80028f8:	40021000 	.word	0x40021000
 80028fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002900:	7cfb      	ldrb	r3, [r7, #19]
 8002902:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002904:	7c7b      	ldrb	r3, [r7, #17]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d105      	bne.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800290a:	4ba7      	ldr	r3, [pc, #668]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800290c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800290e:	4aa6      	ldr	r2, [pc, #664]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002910:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002914:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	2b00      	cmp	r3, #0
 8002920:	d00a      	beq.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002922:	4ba1      	ldr	r3, [pc, #644]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002924:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002928:	f023 0203 	bic.w	r2, r3, #3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	499d      	ldr	r1, [pc, #628]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002932:	4313      	orrs	r3, r2
 8002934:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0302 	and.w	r3, r3, #2
 8002940:	2b00      	cmp	r3, #0
 8002942:	d00a      	beq.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002944:	4b98      	ldr	r3, [pc, #608]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800294a:	f023 020c 	bic.w	r2, r3, #12
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	4995      	ldr	r1, [pc, #596]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002954:	4313      	orrs	r3, r2
 8002956:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0304 	and.w	r3, r3, #4
 8002962:	2b00      	cmp	r3, #0
 8002964:	d00a      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002966:	4b90      	ldr	r3, [pc, #576]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002968:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800296c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	498c      	ldr	r1, [pc, #560]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002976:	4313      	orrs	r3, r2
 8002978:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0308 	and.w	r3, r3, #8
 8002984:	2b00      	cmp	r3, #0
 8002986:	d00a      	beq.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002988:	4b87      	ldr	r3, [pc, #540]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800298a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800298e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	691b      	ldr	r3, [r3, #16]
 8002996:	4984      	ldr	r1, [pc, #528]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002998:	4313      	orrs	r3, r2
 800299a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0310 	and.w	r3, r3, #16
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00a      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029aa:	4b7f      	ldr	r3, [pc, #508]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	695b      	ldr	r3, [r3, #20]
 80029b8:	497b      	ldr	r1, [pc, #492]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029ba:	4313      	orrs	r3, r2
 80029bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0320 	and.w	r3, r3, #32
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00a      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80029cc:	4b76      	ldr	r3, [pc, #472]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029d2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	4973      	ldr	r1, [pc, #460]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00a      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029ee:	4b6e      	ldr	r3, [pc, #440]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029f4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	69db      	ldr	r3, [r3, #28]
 80029fc:	496a      	ldr	r1, [pc, #424]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00a      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a10:	4b65      	ldr	r3, [pc, #404]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a16:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a1b      	ldr	r3, [r3, #32]
 8002a1e:	4962      	ldr	r1, [pc, #392]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00a      	beq.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a32:	4b5d      	ldr	r3, [pc, #372]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a38:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a40:	4959      	ldr	r1, [pc, #356]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d00a      	beq.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002a54:	4b54      	ldr	r3, [pc, #336]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a56:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a5a:	f023 0203 	bic.w	r2, r3, #3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a62:	4951      	ldr	r1, [pc, #324]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00a      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a76:	4b4c      	ldr	r3, [pc, #304]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a7c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a84:	4948      	ldr	r1, [pc, #288]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d015      	beq.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a98:	4b43      	ldr	r3, [pc, #268]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa6:	4940      	ldr	r1, [pc, #256]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ab6:	d105      	bne.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ab8:	4b3b      	ldr	r3, [pc, #236]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	4a3a      	ldr	r2, [pc, #232]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002abe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ac2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d015      	beq.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ad0:	4b35      	ldr	r3, [pc, #212]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ad6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ade:	4932      	ldr	r1, [pc, #200]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002aee:	d105      	bne.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002af0:	4b2d      	ldr	r3, [pc, #180]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	4a2c      	ldr	r2, [pc, #176]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002af6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002afa:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d015      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002b08:	4b27      	ldr	r3, [pc, #156]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b0e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b16:	4924      	ldr	r1, [pc, #144]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b26:	d105      	bne.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b28:	4b1f      	ldr	r3, [pc, #124]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	4a1e      	ldr	r2, [pc, #120]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b32:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d015      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b40:	4b19      	ldr	r3, [pc, #100]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b46:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b4e:	4916      	ldr	r1, [pc, #88]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b50:	4313      	orrs	r3, r2
 8002b52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b5e:	d105      	bne.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b60:	4b11      	ldr	r3, [pc, #68]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	4a10      	ldr	r2, [pc, #64]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b6a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d019      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b78:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b7e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b86:	4908      	ldr	r1, [pc, #32]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b96:	d109      	bne.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b98:	4b03      	ldr	r3, [pc, #12]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	4a02      	ldr	r2, [pc, #8]	@ (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ba2:	60d3      	str	r3, [r2, #12]
 8002ba4:	e002      	b.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002ba6:	bf00      	nop
 8002ba8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d015      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002bb8:	4b29      	ldr	r3, [pc, #164]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bbe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc6:	4926      	ldr	r1, [pc, #152]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002bd6:	d105      	bne.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002bd8:	4b21      	ldr	r3, [pc, #132]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	4a20      	ldr	r2, [pc, #128]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002bde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002be2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d015      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bf6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bfe:	4918      	ldr	r1, [pc, #96]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c0e:	d105      	bne.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002c10:	4b13      	ldr	r3, [pc, #76]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	4a12      	ldr	r2, [pc, #72]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c1a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d015      	beq.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002c28:	4b0d      	ldr	r3, [pc, #52]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c2e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c36:	490a      	ldr	r1, [pc, #40]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c42:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c46:	d105      	bne.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c48:	4b05      	ldr	r3, [pc, #20]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	4a04      	ldr	r2, [pc, #16]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002c4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c52:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002c54:	7cbb      	ldrb	r3, [r7, #18]
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3718      	adds	r7, #24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	40021000 	.word	0x40021000

08002c64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d101      	bne.n	8002c76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e09d      	b.n	8002db2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d108      	bne.n	8002c90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c86:	d009      	beq.n	8002c9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	61da      	str	r2, [r3, #28]
 8002c8e:	e005      	b.n	8002c9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d106      	bne.n	8002cbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f7fd ff12 	bl	8000ae0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cd2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002cdc:	d902      	bls.n	8002ce4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	60fb      	str	r3, [r7, #12]
 8002ce2:	e002      	b.n	8002cea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002ce4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ce8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002cf2:	d007      	beq.n	8002d04 <HAL_SPI_Init+0xa0>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002cfc:	d002      	beq.n	8002d04 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002d14:	431a      	orrs	r2, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	431a      	orrs	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	695b      	ldr	r3, [r3, #20]
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	431a      	orrs	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d32:	431a      	orrs	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	69db      	ldr	r3, [r3, #28]
 8002d38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d3c:	431a      	orrs	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a1b      	ldr	r3, [r3, #32]
 8002d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d46:	ea42 0103 	orr.w	r1, r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d4e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	0c1b      	lsrs	r3, r3, #16
 8002d60:	f003 0204 	and.w	r2, r3, #4
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d68:	f003 0310 	and.w	r3, r3, #16
 8002d6c:	431a      	orrs	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d72:	f003 0308 	and.w	r3, r3, #8
 8002d76:	431a      	orrs	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002d80:	ea42 0103 	orr.w	r1, r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	69da      	ldr	r2, [r3, #28]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002da0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3710      	adds	r7, #16
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
	...

08002dbc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b088      	sub	sp, #32
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	099b      	lsrs	r3, r3, #6
 8002dd8:	f003 0301 	and.w	r3, r3, #1
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10f      	bne.n	8002e00 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00a      	beq.n	8002e00 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	099b      	lsrs	r3, r3, #6
 8002dee:	f003 0301 	and.w	r3, r3, #1
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d004      	beq.n	8002e00 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	4798      	blx	r3
    return;
 8002dfe:	e0d7      	b.n	8002fb0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	085b      	lsrs	r3, r3, #1
 8002e04:	f003 0301 	and.w	r3, r3, #1
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00a      	beq.n	8002e22 <HAL_SPI_IRQHandler+0x66>
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	09db      	lsrs	r3, r3, #7
 8002e10:	f003 0301 	and.w	r3, r3, #1
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d004      	beq.n	8002e22 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	4798      	blx	r3
    return;
 8002e20:	e0c6      	b.n	8002fb0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	095b      	lsrs	r3, r3, #5
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10c      	bne.n	8002e48 <HAL_SPI_IRQHandler+0x8c>
 8002e2e:	69bb      	ldr	r3, [r7, #24]
 8002e30:	099b      	lsrs	r3, r3, #6
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d106      	bne.n	8002e48 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	0a1b      	lsrs	r3, r3, #8
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f000 80b4 	beq.w	8002fb0 <HAL_SPI_IRQHandler+0x1f4>
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	095b      	lsrs	r3, r3, #5
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f000 80ad 	beq.w	8002fb0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	099b      	lsrs	r3, r3, #6
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d023      	beq.n	8002eaa <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	2b03      	cmp	r3, #3
 8002e6c:	d011      	beq.n	8002e92 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e72:	f043 0204 	orr.w	r2, r3, #4
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	617b      	str	r3, [r7, #20]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	617b      	str	r3, [r7, #20]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	617b      	str	r3, [r7, #20]
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	e00b      	b.n	8002eaa <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e92:	2300      	movs	r3, #0
 8002e94:	613b      	str	r3, [r7, #16]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	613b      	str	r3, [r7, #16]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	613b      	str	r3, [r7, #16]
 8002ea6:	693b      	ldr	r3, [r7, #16]
        return;
 8002ea8:	e082      	b.n	8002fb0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	095b      	lsrs	r3, r3, #5
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d014      	beq.n	8002ee0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eba:	f043 0201 	orr.w	r2, r3, #1
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60fb      	str	r3, [r7, #12]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	60fb      	str	r3, [r7, #12]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002ee0:	69bb      	ldr	r3, [r7, #24]
 8002ee2:	0a1b      	lsrs	r3, r3, #8
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00c      	beq.n	8002f06 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ef0:	f043 0208 	orr.w	r2, r3, #8
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002ef8:	2300      	movs	r3, #0
 8002efa:	60bb      	str	r3, [r7, #8]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	60bb      	str	r3, [r7, #8]
 8002f04:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d04f      	beq.n	8002fae <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	685a      	ldr	r2, [r3, #4]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002f1c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2201      	movs	r2, #1
 8002f22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	f003 0302 	and.w	r3, r3, #2
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d104      	bne.n	8002f3a <HAL_SPI_IRQHandler+0x17e>
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	f003 0301 	and.w	r3, r3, #1
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d034      	beq.n	8002fa4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f022 0203 	bic.w	r2, r2, #3
 8002f48:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d011      	beq.n	8002f76 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f56:	4a18      	ldr	r2, [pc, #96]	@ (8002fb8 <HAL_SPI_IRQHandler+0x1fc>)
 8002f58:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7fe fad0 	bl	8001504 <HAL_DMA_Abort_IT>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d005      	beq.n	8002f76 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d016      	beq.n	8002fac <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f82:	4a0d      	ldr	r2, [pc, #52]	@ (8002fb8 <HAL_SPI_IRQHandler+0x1fc>)
 8002f84:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7fe faba 	bl	8001504 <HAL_DMA_Abort_IT>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00a      	beq.n	8002fac <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f9a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8002fa2:	e003      	b.n	8002fac <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f000 f809 	bl	8002fbc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002faa:	e000      	b.n	8002fae <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8002fac:	bf00      	nop
    return;
 8002fae:	bf00      	nop
  }
}
 8002fb0:	3720      	adds	r7, #32
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	08002fd1 	.word	0x08002fd1

08002fbc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002fc4:	bf00      	nop
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fdc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002fec:	68f8      	ldr	r0, [r7, #12]
 8002fee:	f7ff ffe5 	bl	8002fbc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002ff2:	bf00      	nop
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b082      	sub	sp, #8
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d101      	bne.n	800300c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e042      	b.n	8003092 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003012:	2b00      	cmp	r3, #0
 8003014:	d106      	bne.n	8003024 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f7fd fe06 	bl	8000c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2224      	movs	r2, #36	@ 0x24
 8003028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f022 0201 	bic.w	r2, r2, #1
 800303a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003040:	2b00      	cmp	r3, #0
 8003042:	d002      	beq.n	800304a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f001 f871 	bl	800412c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f000 fd72 	bl	8003b34 <UART_SetConfig>
 8003050:	4603      	mov	r3, r0
 8003052:	2b01      	cmp	r3, #1
 8003054:	d101      	bne.n	800305a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e01b      	b.n	8003092 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	685a      	ldr	r2, [r3, #4]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003068:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003078:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f042 0201 	orr.w	r2, r2, #1
 8003088:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f001 f8f0 	bl	8004270 <UART_CheckIdleState>
 8003090:	4603      	mov	r3, r0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3708      	adds	r7, #8
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}

0800309a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b08a      	sub	sp, #40	@ 0x28
 800309e:	af02      	add	r7, sp, #8
 80030a0:	60f8      	str	r0, [r7, #12]
 80030a2:	60b9      	str	r1, [r7, #8]
 80030a4:	603b      	str	r3, [r7, #0]
 80030a6:	4613      	mov	r3, r2
 80030a8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b0:	2b20      	cmp	r3, #32
 80030b2:	d17b      	bne.n	80031ac <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d002      	beq.n	80030c0 <HAL_UART_Transmit+0x26>
 80030ba:	88fb      	ldrh	r3, [r7, #6]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d101      	bne.n	80030c4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e074      	b.n	80031ae <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2221      	movs	r2, #33	@ 0x21
 80030d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030d4:	f7fd ff7e 	bl	8000fd4 <HAL_GetTick>
 80030d8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	88fa      	ldrh	r2, [r7, #6]
 80030de:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	88fa      	ldrh	r2, [r7, #6]
 80030e6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030f2:	d108      	bne.n	8003106 <HAL_UART_Transmit+0x6c>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	691b      	ldr	r3, [r3, #16]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d104      	bne.n	8003106 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80030fc:	2300      	movs	r3, #0
 80030fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	61bb      	str	r3, [r7, #24]
 8003104:	e003      	b.n	800310e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800310a:	2300      	movs	r3, #0
 800310c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800310e:	e030      	b.n	8003172 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	9300      	str	r3, [sp, #0]
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	2200      	movs	r2, #0
 8003118:	2180      	movs	r1, #128	@ 0x80
 800311a:	68f8      	ldr	r0, [r7, #12]
 800311c:	f001 f952 	bl	80043c4 <UART_WaitOnFlagUntilTimeout>
 8003120:	4603      	mov	r3, r0
 8003122:	2b00      	cmp	r3, #0
 8003124:	d005      	beq.n	8003132 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2220      	movs	r2, #32
 800312a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e03d      	b.n	80031ae <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d10b      	bne.n	8003150 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	881b      	ldrh	r3, [r3, #0]
 800313c:	461a      	mov	r2, r3
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003146:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	3302      	adds	r3, #2
 800314c:	61bb      	str	r3, [r7, #24]
 800314e:	e007      	b.n	8003160 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	781a      	ldrb	r2, [r3, #0]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	3301      	adds	r3, #1
 800315e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003166:	b29b      	uxth	r3, r3
 8003168:	3b01      	subs	r3, #1
 800316a:	b29a      	uxth	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003178:	b29b      	uxth	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d1c8      	bne.n	8003110 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	2200      	movs	r2, #0
 8003186:	2140      	movs	r1, #64	@ 0x40
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f001 f91b 	bl	80043c4 <UART_WaitOnFlagUntilTimeout>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d005      	beq.n	80031a0 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2220      	movs	r2, #32
 8003198:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e006      	b.n	80031ae <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2220      	movs	r2, #32
 80031a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80031a8:	2300      	movs	r3, #0
 80031aa:	e000      	b.n	80031ae <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80031ac:	2302      	movs	r3, #2
  }
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3720      	adds	r7, #32
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
	...

080031b8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b08a      	sub	sp, #40	@ 0x28
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	4613      	mov	r3, r2
 80031c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80031cc:	2b20      	cmp	r3, #32
 80031ce:	d137      	bne.n	8003240 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d002      	beq.n	80031dc <HAL_UART_Receive_IT+0x24>
 80031d6:	88fb      	ldrh	r3, [r7, #6]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d101      	bne.n	80031e0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e030      	b.n	8003242 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2200      	movs	r2, #0
 80031e4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a18      	ldr	r2, [pc, #96]	@ (800324c <HAL_UART_Receive_IT+0x94>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d01f      	beq.n	8003230 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d018      	beq.n	8003230 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	e853 3f00 	ldrex	r3, [r3]
 800320a:	613b      	str	r3, [r7, #16]
   return(result);
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003212:	627b      	str	r3, [r7, #36]	@ 0x24
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	461a      	mov	r2, r3
 800321a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321c:	623b      	str	r3, [r7, #32]
 800321e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003220:	69f9      	ldr	r1, [r7, #28]
 8003222:	6a3a      	ldr	r2, [r7, #32]
 8003224:	e841 2300 	strex	r3, r2, [r1]
 8003228:	61bb      	str	r3, [r7, #24]
   return(result);
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d1e6      	bne.n	80031fe <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003230:	88fb      	ldrh	r3, [r7, #6]
 8003232:	461a      	mov	r2, r3
 8003234:	68b9      	ldr	r1, [r7, #8]
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f001 f932 	bl	80044a0 <UART_Start_Receive_IT>
 800323c:	4603      	mov	r3, r0
 800323e:	e000      	b.n	8003242 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003240:	2302      	movs	r3, #2
  }
}
 8003242:	4618      	mov	r0, r3
 8003244:	3728      	adds	r7, #40	@ 0x28
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	40008000 	.word	0x40008000

08003250 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b08a      	sub	sp, #40	@ 0x28
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	4613      	mov	r3, r2
 800325c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003264:	2b20      	cmp	r3, #32
 8003266:	d167      	bne.n	8003338 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d002      	beq.n	8003274 <HAL_UART_Transmit_DMA+0x24>
 800326e:	88fb      	ldrh	r3, [r7, #6]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d101      	bne.n	8003278 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e060      	b.n	800333a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	68ba      	ldr	r2, [r7, #8]
 800327c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	88fa      	ldrh	r2, [r7, #6]
 8003282:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	88fa      	ldrh	r2, [r7, #6]
 800328a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2221      	movs	r2, #33	@ 0x21
 800329a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d028      	beq.n	80032f8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032aa:	4a26      	ldr	r2, [pc, #152]	@ (8003344 <HAL_UART_Transmit_DMA+0xf4>)
 80032ac:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032b2:	4a25      	ldr	r2, [pc, #148]	@ (8003348 <HAL_UART_Transmit_DMA+0xf8>)
 80032b4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032ba:	4a24      	ldr	r2, [pc, #144]	@ (800334c <HAL_UART_Transmit_DMA+0xfc>)
 80032bc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032c2:	2200      	movs	r2, #0
 80032c4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032ce:	4619      	mov	r1, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	3328      	adds	r3, #40	@ 0x28
 80032d6:	461a      	mov	r2, r3
 80032d8:	88fb      	ldrh	r3, [r7, #6]
 80032da:	f7fe f83f 	bl	800135c <HAL_DMA_Start_IT>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d009      	beq.n	80032f8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2210      	movs	r2, #16
 80032e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2220      	movs	r2, #32
 80032f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e020      	b.n	800333a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2240      	movs	r2, #64	@ 0x40
 80032fe:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	3308      	adds	r3, #8
 8003306:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	e853 3f00 	ldrex	r3, [r3]
 800330e:	613b      	str	r3, [r7, #16]
   return(result);
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003316:	627b      	str	r3, [r7, #36]	@ 0x24
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	3308      	adds	r3, #8
 800331e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003320:	623a      	str	r2, [r7, #32]
 8003322:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003324:	69f9      	ldr	r1, [r7, #28]
 8003326:	6a3a      	ldr	r2, [r7, #32]
 8003328:	e841 2300 	strex	r3, r2, [r1]
 800332c:	61bb      	str	r3, [r7, #24]
   return(result);
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d1e5      	bne.n	8003300 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8003334:	2300      	movs	r3, #0
 8003336:	e000      	b.n	800333a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8003338:	2302      	movs	r3, #2
  }
}
 800333a:	4618      	mov	r0, r3
 800333c:	3728      	adds	r7, #40	@ 0x28
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	08004833 	.word	0x08004833
 8003348:	080048cd 	.word	0x080048cd
 800334c:	080048e9 	.word	0x080048e9

08003350 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b094      	sub	sp, #80	@ 0x50
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Disable TCIE, TXEIE and TXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800335e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003360:	e853 3f00 	ldrex	r3, [r3]
 8003364:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003368:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800336c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	461a      	mov	r2, r3
 8003374:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003376:	643b      	str	r3, [r7, #64]	@ 0x40
 8003378:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800337a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800337c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800337e:	e841 2300 	strex	r3, r2, [r1]
 8003382:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003386:	2b00      	cmp	r3, #0
 8003388:	d1e6      	bne.n	8003358 <HAL_UART_AbortTransmit+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	3308      	adds	r3, #8
 8003390:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003392:	6a3b      	ldr	r3, [r7, #32]
 8003394:	e853 3f00 	ldrex	r3, [r3]
 8003398:	61fb      	str	r3, [r7, #28]
   return(result);
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80033a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	3308      	adds	r3, #8
 80033a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033b2:	e841 2300 	strex	r3, r2, [r1]
 80033b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80033b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d1e5      	bne.n	800338a <HAL_UART_AbortTransmit+0x3a>

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033c8:	2b80      	cmp	r3, #128	@ 0x80
 80033ca:	d137      	bne.n	800343c <HAL_UART_AbortTransmit+0xec>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	3308      	adds	r3, #8
 80033d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	e853 3f00 	ldrex	r3, [r3]
 80033da:	60bb      	str	r3, [r7, #8]
   return(result);
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80033e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	3308      	adds	r3, #8
 80033ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80033ec:	61ba      	str	r2, [r7, #24]
 80033ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033f0:	6979      	ldr	r1, [r7, #20]
 80033f2:	69ba      	ldr	r2, [r7, #24]
 80033f4:	e841 2300 	strex	r3, r2, [r1]
 80033f8:	613b      	str	r3, [r7, #16]
   return(result);
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d1e5      	bne.n	80033cc <HAL_UART_AbortTransmit+0x7c>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003404:	2b00      	cmp	r3, #0
 8003406:	d019      	beq.n	800343c <HAL_UART_AbortTransmit+0xec>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800340c:	2200      	movs	r2, #0
 800340e:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003414:	4618      	mov	r0, r3
 8003416:	f7fe f81c 	bl	8001452 <HAL_DMA_Abort>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d00d      	beq.n	800343c <HAL_UART_AbortTransmit+0xec>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003424:	4618      	mov	r0, r3
 8003426:	f7fe f983 	bl	8001730 <HAL_DMA_GetError>
 800342a:	4603      	mov	r3, r0
 800342c:	2b20      	cmp	r3, #32
 800342e:	d105      	bne.n	800343c <HAL_UART_AbortTransmit+0xec>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2210      	movs	r2, #16
 8003434:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	e015      	b.n	8003468 <HAL_UART_AbortTransmit+0x118>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003448:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800344c:	d107      	bne.n	800345e <HAL_UART_AbortTransmit+0x10e>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	699a      	ldr	r2, [r3, #24]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f042 0210 	orr.w	r2, r2, #16
 800345c:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2220      	movs	r2, #32
 8003462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	3750      	adds	r7, #80	@ 0x50
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b0ba      	sub	sp, #232	@ 0xe8
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	69db      	ldr	r3, [r3, #28]
 800347e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003496:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800349a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800349e:	4013      	ands	r3, r2
 80034a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80034a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d11b      	bne.n	80034e4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80034ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034b0:	f003 0320 	and.w	r3, r3, #32
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d015      	beq.n	80034e4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80034b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034bc:	f003 0320 	and.w	r3, r3, #32
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d105      	bne.n	80034d0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80034c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80034c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d009      	beq.n	80034e4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	f000 8300 	beq.w	8003ada <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	4798      	blx	r3
      }
      return;
 80034e2:	e2fa      	b.n	8003ada <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80034e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f000 8123 	beq.w	8003734 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80034ee:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80034f2:	4b8d      	ldr	r3, [pc, #564]	@ (8003728 <HAL_UART_IRQHandler+0x2b8>)
 80034f4:	4013      	ands	r3, r2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d106      	bne.n	8003508 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80034fa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80034fe:	4b8b      	ldr	r3, [pc, #556]	@ (800372c <HAL_UART_IRQHandler+0x2bc>)
 8003500:	4013      	ands	r3, r2
 8003502:	2b00      	cmp	r3, #0
 8003504:	f000 8116 	beq.w	8003734 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003508:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b00      	cmp	r3, #0
 8003512:	d011      	beq.n	8003538 <HAL_UART_IRQHandler+0xc8>
 8003514:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003518:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800351c:	2b00      	cmp	r3, #0
 800351e:	d00b      	beq.n	8003538 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2201      	movs	r2, #1
 8003526:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800352e:	f043 0201 	orr.w	r2, r3, #1
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800353c:	f003 0302 	and.w	r3, r3, #2
 8003540:	2b00      	cmp	r3, #0
 8003542:	d011      	beq.n	8003568 <HAL_UART_IRQHandler+0xf8>
 8003544:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00b      	beq.n	8003568 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2202      	movs	r2, #2
 8003556:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800355e:	f043 0204 	orr.w	r2, r3, #4
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800356c:	f003 0304 	and.w	r3, r3, #4
 8003570:	2b00      	cmp	r3, #0
 8003572:	d011      	beq.n	8003598 <HAL_UART_IRQHandler+0x128>
 8003574:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00b      	beq.n	8003598 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2204      	movs	r2, #4
 8003586:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800358e:	f043 0202 	orr.w	r2, r3, #2
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800359c:	f003 0308 	and.w	r3, r3, #8
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d017      	beq.n	80035d4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80035a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035a8:	f003 0320 	and.w	r3, r3, #32
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d105      	bne.n	80035bc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80035b0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80035b4:	4b5c      	ldr	r3, [pc, #368]	@ (8003728 <HAL_UART_IRQHandler+0x2b8>)
 80035b6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00b      	beq.n	80035d4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2208      	movs	r2, #8
 80035c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ca:	f043 0208 	orr.w	r2, r3, #8
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80035d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d012      	beq.n	8003606 <HAL_UART_IRQHandler+0x196>
 80035e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00c      	beq.n	8003606 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80035f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035fc:	f043 0220 	orr.w	r2, r3, #32
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800360c:	2b00      	cmp	r3, #0
 800360e:	f000 8266 	beq.w	8003ade <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003616:	f003 0320 	and.w	r3, r3, #32
 800361a:	2b00      	cmp	r3, #0
 800361c:	d013      	beq.n	8003646 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800361e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003622:	f003 0320 	and.w	r3, r3, #32
 8003626:	2b00      	cmp	r3, #0
 8003628:	d105      	bne.n	8003636 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800362a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800362e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d007      	beq.n	8003646 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800363a:	2b00      	cmp	r3, #0
 800363c:	d003      	beq.n	8003646 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800364c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800365a:	2b40      	cmp	r3, #64	@ 0x40
 800365c:	d005      	beq.n	800366a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800365e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003662:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003666:	2b00      	cmp	r3, #0
 8003668:	d054      	beq.n	8003714 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f001 f87b 	bl	8004766 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800367a:	2b40      	cmp	r3, #64	@ 0x40
 800367c:	d146      	bne.n	800370c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	3308      	adds	r3, #8
 8003684:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003688:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800368c:	e853 3f00 	ldrex	r3, [r3]
 8003690:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003694:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003698:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800369c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	3308      	adds	r3, #8
 80036a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80036aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80036ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80036b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80036ba:	e841 2300 	strex	r3, r2, [r1]
 80036be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80036c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1d9      	bne.n	800367e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d017      	beq.n	8003704 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036da:	4a15      	ldr	r2, [pc, #84]	@ (8003730 <HAL_UART_IRQHandler+0x2c0>)
 80036dc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7fd ff0d 	bl	8001504 <HAL_DMA_Abort_IT>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d019      	beq.n	8003724 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80036fe:	4610      	mov	r0, r2
 8003700:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003702:	e00f      	b.n	8003724 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f000 f9ff 	bl	8003b08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800370a:	e00b      	b.n	8003724 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f000 f9fb 	bl	8003b08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003712:	e007      	b.n	8003724 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f000 f9f7 	bl	8003b08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8003722:	e1dc      	b.n	8003ade <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003724:	bf00      	nop
    return;
 8003726:	e1da      	b.n	8003ade <HAL_UART_IRQHandler+0x66e>
 8003728:	10000001 	.word	0x10000001
 800372c:	04000120 	.word	0x04000120
 8003730:	08004969 	.word	0x08004969

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003738:	2b01      	cmp	r3, #1
 800373a:	f040 8170 	bne.w	8003a1e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800373e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003742:	f003 0310 	and.w	r3, r3, #16
 8003746:	2b00      	cmp	r3, #0
 8003748:	f000 8169 	beq.w	8003a1e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800374c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003750:	f003 0310 	and.w	r3, r3, #16
 8003754:	2b00      	cmp	r3, #0
 8003756:	f000 8162 	beq.w	8003a1e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2210      	movs	r2, #16
 8003760:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800376c:	2b40      	cmp	r3, #64	@ 0x40
 800376e:	f040 80d8 	bne.w	8003922 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003780:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003784:	2b00      	cmp	r3, #0
 8003786:	f000 80af 	beq.w	80038e8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003790:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003794:	429a      	cmp	r2, r3
 8003796:	f080 80a7 	bcs.w	80038e8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80037a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0320 	and.w	r3, r3, #32
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f040 8087 	bne.w	80038c6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80037c4:	e853 3f00 	ldrex	r3, [r3]
 80037c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80037cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80037d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	461a      	mov	r2, r3
 80037de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80037e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80037e6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80037ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80037f2:	e841 2300 	strex	r3, r2, [r1]
 80037f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80037fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d1da      	bne.n	80037b8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	3308      	adds	r3, #8
 8003808:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800380c:	e853 3f00 	ldrex	r3, [r3]
 8003810:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003812:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003814:	f023 0301 	bic.w	r3, r3, #1
 8003818:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	3308      	adds	r3, #8
 8003822:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003826:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800382a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800382c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800382e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003832:	e841 2300 	strex	r3, r2, [r1]
 8003836:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003838:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800383a:	2b00      	cmp	r3, #0
 800383c:	d1e1      	bne.n	8003802 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	3308      	adds	r3, #8
 8003844:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003846:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003848:	e853 3f00 	ldrex	r3, [r3]
 800384c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800384e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003850:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003854:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	3308      	adds	r3, #8
 800385e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003862:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003864:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003866:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003868:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800386a:	e841 2300 	strex	r3, r2, [r1]
 800386e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003870:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1e3      	bne.n	800383e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2220      	movs	r2, #32
 800387a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800388c:	e853 3f00 	ldrex	r3, [r3]
 8003890:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003892:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003894:	f023 0310 	bic.w	r3, r3, #16
 8003898:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	461a      	mov	r2, r3
 80038a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80038a8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80038ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80038ae:	e841 2300 	strex	r3, r2, [r1]
 80038b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80038b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1e4      	bne.n	8003884 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7fd fdc6 	bl	8001452 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2202      	movs	r2, #2
 80038ca:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80038d8:	b29b      	uxth	r3, r3
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	b29b      	uxth	r3, r3
 80038de:	4619      	mov	r1, r3
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 f91b 	bl	8003b1c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80038e6:	e0fc      	b.n	8003ae2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80038ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80038f2:	429a      	cmp	r2, r3
 80038f4:	f040 80f5 	bne.w	8003ae2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0320 	and.w	r3, r3, #32
 8003906:	2b20      	cmp	r3, #32
 8003908:	f040 80eb 	bne.w	8003ae2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2202      	movs	r2, #2
 8003910:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003918:	4619      	mov	r1, r3
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f000 f8fe 	bl	8003b1c <HAL_UARTEx_RxEventCallback>
      return;
 8003920:	e0df      	b.n	8003ae2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800392e:	b29b      	uxth	r3, r3
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800393c:	b29b      	uxth	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	f000 80d1 	beq.w	8003ae6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8003944:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003948:	2b00      	cmp	r3, #0
 800394a:	f000 80cc 	beq.w	8003ae6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003956:	e853 3f00 	ldrex	r3, [r3]
 800395a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800395c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800395e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003962:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	461a      	mov	r2, r3
 800396c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003970:	647b      	str	r3, [r7, #68]	@ 0x44
 8003972:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003974:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003976:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003978:	e841 2300 	strex	r3, r2, [r1]
 800397c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800397e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1e4      	bne.n	800394e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	3308      	adds	r3, #8
 800398a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800398c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800398e:	e853 3f00 	ldrex	r3, [r3]
 8003992:	623b      	str	r3, [r7, #32]
   return(result);
 8003994:	6a3b      	ldr	r3, [r7, #32]
 8003996:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800399a:	f023 0301 	bic.w	r3, r3, #1
 800399e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	3308      	adds	r3, #8
 80039a8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80039ac:	633a      	str	r2, [r7, #48]	@ 0x30
 80039ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80039b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039b4:	e841 2300 	strex	r3, r2, [r1]
 80039b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80039ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1e1      	bne.n	8003984 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2220      	movs	r2, #32
 80039c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2200      	movs	r2, #0
 80039d2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	e853 3f00 	ldrex	r3, [r3]
 80039e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f023 0310 	bic.w	r3, r3, #16
 80039e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	461a      	mov	r2, r3
 80039f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80039f6:	61fb      	str	r3, [r7, #28]
 80039f8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039fa:	69b9      	ldr	r1, [r7, #24]
 80039fc:	69fa      	ldr	r2, [r7, #28]
 80039fe:	e841 2300 	strex	r3, r2, [r1]
 8003a02:	617b      	str	r3, [r7, #20]
   return(result);
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1e4      	bne.n	80039d4 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2202      	movs	r2, #2
 8003a0e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003a10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003a14:	4619      	mov	r1, r3
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 f880 	bl	8003b1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003a1c:	e063      	b.n	8003ae6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00e      	beq.n	8003a48 <HAL_UART_IRQHandler+0x5d8>
 8003a2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d008      	beq.n	8003a48 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003a3e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f001 fcef 	bl	8005424 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a46:	e051      	b.n	8003aec <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003a48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d014      	beq.n	8003a7e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003a54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d105      	bne.n	8003a6c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003a60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a64:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d008      	beq.n	8003a7e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d03a      	beq.n	8003aea <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	4798      	blx	r3
    }
    return;
 8003a7c:	e035      	b.n	8003aea <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d009      	beq.n	8003a9e <HAL_UART_IRQHandler+0x62e>
 8003a8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d003      	beq.n	8003a9e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f000 ff78 	bl	800498c <UART_EndTransmit_IT>
    return;
 8003a9c:	e026      	b.n	8003aec <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003a9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003aa2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d009      	beq.n	8003abe <HAL_UART_IRQHandler+0x64e>
 8003aaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003aae:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d003      	beq.n	8003abe <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f001 fcc8 	bl	800544c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003abc:	e016      	b.n	8003aec <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ac2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d010      	beq.n	8003aec <HAL_UART_IRQHandler+0x67c>
 8003aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	da0c      	bge.n	8003aec <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f001 fcb0 	bl	8005438 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003ad8:	e008      	b.n	8003aec <HAL_UART_IRQHandler+0x67c>
      return;
 8003ada:	bf00      	nop
 8003adc:	e006      	b.n	8003aec <HAL_UART_IRQHandler+0x67c>
    return;
 8003ade:	bf00      	nop
 8003ae0:	e004      	b.n	8003aec <HAL_UART_IRQHandler+0x67c>
      return;
 8003ae2:	bf00      	nop
 8003ae4:	e002      	b.n	8003aec <HAL_UART_IRQHandler+0x67c>
      return;
 8003ae6:	bf00      	nop
 8003ae8:	e000      	b.n	8003aec <HAL_UART_IRQHandler+0x67c>
    return;
 8003aea:	bf00      	nop
  }
}
 8003aec:	37e8      	adds	r7, #232	@ 0xe8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop

08003af4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003b10:	bf00      	nop
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	460b      	mov	r3, r1
 8003b26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b28:	bf00      	nop
 8003b2a:	370c      	adds	r7, #12
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b38:	b08c      	sub	sp, #48	@ 0x30
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	689a      	ldr	r2, [r3, #8]
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	431a      	orrs	r2, r3
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	431a      	orrs	r2, r3
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	69db      	ldr	r3, [r3, #28]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	4baa      	ldr	r3, [pc, #680]	@ (8003e0c <UART_SetConfig+0x2d8>)
 8003b64:	4013      	ands	r3, r2
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	6812      	ldr	r2, [r2, #0]
 8003b6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b6c:	430b      	orrs	r3, r1
 8003b6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	68da      	ldr	r2, [r3, #12]
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	430a      	orrs	r2, r1
 8003b84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	699b      	ldr	r3, [r3, #24]
 8003b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a9f      	ldr	r2, [pc, #636]	@ (8003e10 <UART_SetConfig+0x2dc>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d004      	beq.n	8003ba0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	6a1b      	ldr	r3, [r3, #32]
 8003b9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003baa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003bae:	697a      	ldr	r2, [r7, #20]
 8003bb0:	6812      	ldr	r2, [r2, #0]
 8003bb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003bb4:	430b      	orrs	r3, r1
 8003bb6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bbe:	f023 010f 	bic.w	r1, r3, #15
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	430a      	orrs	r2, r1
 8003bcc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a90      	ldr	r2, [pc, #576]	@ (8003e14 <UART_SetConfig+0x2e0>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d125      	bne.n	8003c24 <UART_SetConfig+0xf0>
 8003bd8:	4b8f      	ldr	r3, [pc, #572]	@ (8003e18 <UART_SetConfig+0x2e4>)
 8003bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bde:	f003 0303 	and.w	r3, r3, #3
 8003be2:	2b03      	cmp	r3, #3
 8003be4:	d81a      	bhi.n	8003c1c <UART_SetConfig+0xe8>
 8003be6:	a201      	add	r2, pc, #4	@ (adr r2, 8003bec <UART_SetConfig+0xb8>)
 8003be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bec:	08003bfd 	.word	0x08003bfd
 8003bf0:	08003c0d 	.word	0x08003c0d
 8003bf4:	08003c05 	.word	0x08003c05
 8003bf8:	08003c15 	.word	0x08003c15
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c02:	e116      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003c04:	2302      	movs	r3, #2
 8003c06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c0a:	e112      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003c0c:	2304      	movs	r3, #4
 8003c0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c12:	e10e      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003c14:	2308      	movs	r3, #8
 8003c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c1a:	e10a      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003c1c:	2310      	movs	r3, #16
 8003c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c22:	e106      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a7c      	ldr	r2, [pc, #496]	@ (8003e1c <UART_SetConfig+0x2e8>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d138      	bne.n	8003ca0 <UART_SetConfig+0x16c>
 8003c2e:	4b7a      	ldr	r3, [pc, #488]	@ (8003e18 <UART_SetConfig+0x2e4>)
 8003c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c34:	f003 030c 	and.w	r3, r3, #12
 8003c38:	2b0c      	cmp	r3, #12
 8003c3a:	d82d      	bhi.n	8003c98 <UART_SetConfig+0x164>
 8003c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8003c44 <UART_SetConfig+0x110>)
 8003c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c42:	bf00      	nop
 8003c44:	08003c79 	.word	0x08003c79
 8003c48:	08003c99 	.word	0x08003c99
 8003c4c:	08003c99 	.word	0x08003c99
 8003c50:	08003c99 	.word	0x08003c99
 8003c54:	08003c89 	.word	0x08003c89
 8003c58:	08003c99 	.word	0x08003c99
 8003c5c:	08003c99 	.word	0x08003c99
 8003c60:	08003c99 	.word	0x08003c99
 8003c64:	08003c81 	.word	0x08003c81
 8003c68:	08003c99 	.word	0x08003c99
 8003c6c:	08003c99 	.word	0x08003c99
 8003c70:	08003c99 	.word	0x08003c99
 8003c74:	08003c91 	.word	0x08003c91
 8003c78:	2300      	movs	r3, #0
 8003c7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c7e:	e0d8      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003c80:	2302      	movs	r3, #2
 8003c82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c86:	e0d4      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003c88:	2304      	movs	r3, #4
 8003c8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c8e:	e0d0      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003c90:	2308      	movs	r3, #8
 8003c92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c96:	e0cc      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003c98:	2310      	movs	r3, #16
 8003c9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c9e:	e0c8      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a5e      	ldr	r2, [pc, #376]	@ (8003e20 <UART_SetConfig+0x2ec>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d125      	bne.n	8003cf6 <UART_SetConfig+0x1c2>
 8003caa:	4b5b      	ldr	r3, [pc, #364]	@ (8003e18 <UART_SetConfig+0x2e4>)
 8003cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cb0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003cb4:	2b30      	cmp	r3, #48	@ 0x30
 8003cb6:	d016      	beq.n	8003ce6 <UART_SetConfig+0x1b2>
 8003cb8:	2b30      	cmp	r3, #48	@ 0x30
 8003cba:	d818      	bhi.n	8003cee <UART_SetConfig+0x1ba>
 8003cbc:	2b20      	cmp	r3, #32
 8003cbe:	d00a      	beq.n	8003cd6 <UART_SetConfig+0x1a2>
 8003cc0:	2b20      	cmp	r3, #32
 8003cc2:	d814      	bhi.n	8003cee <UART_SetConfig+0x1ba>
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d002      	beq.n	8003cce <UART_SetConfig+0x19a>
 8003cc8:	2b10      	cmp	r3, #16
 8003cca:	d008      	beq.n	8003cde <UART_SetConfig+0x1aa>
 8003ccc:	e00f      	b.n	8003cee <UART_SetConfig+0x1ba>
 8003cce:	2300      	movs	r3, #0
 8003cd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cd4:	e0ad      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cdc:	e0a9      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003cde:	2304      	movs	r3, #4
 8003ce0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ce4:	e0a5      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003ce6:	2308      	movs	r3, #8
 8003ce8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cec:	e0a1      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003cee:	2310      	movs	r3, #16
 8003cf0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cf4:	e09d      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a4a      	ldr	r2, [pc, #296]	@ (8003e24 <UART_SetConfig+0x2f0>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d125      	bne.n	8003d4c <UART_SetConfig+0x218>
 8003d00:	4b45      	ldr	r3, [pc, #276]	@ (8003e18 <UART_SetConfig+0x2e4>)
 8003d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d06:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003d0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d0c:	d016      	beq.n	8003d3c <UART_SetConfig+0x208>
 8003d0e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d10:	d818      	bhi.n	8003d44 <UART_SetConfig+0x210>
 8003d12:	2b80      	cmp	r3, #128	@ 0x80
 8003d14:	d00a      	beq.n	8003d2c <UART_SetConfig+0x1f8>
 8003d16:	2b80      	cmp	r3, #128	@ 0x80
 8003d18:	d814      	bhi.n	8003d44 <UART_SetConfig+0x210>
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d002      	beq.n	8003d24 <UART_SetConfig+0x1f0>
 8003d1e:	2b40      	cmp	r3, #64	@ 0x40
 8003d20:	d008      	beq.n	8003d34 <UART_SetConfig+0x200>
 8003d22:	e00f      	b.n	8003d44 <UART_SetConfig+0x210>
 8003d24:	2300      	movs	r3, #0
 8003d26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d2a:	e082      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d32:	e07e      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003d34:	2304      	movs	r3, #4
 8003d36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d3a:	e07a      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003d3c:	2308      	movs	r3, #8
 8003d3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d42:	e076      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003d44:	2310      	movs	r3, #16
 8003d46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d4a:	e072      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a35      	ldr	r2, [pc, #212]	@ (8003e28 <UART_SetConfig+0x2f4>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d12a      	bne.n	8003dac <UART_SetConfig+0x278>
 8003d56:	4b30      	ldr	r3, [pc, #192]	@ (8003e18 <UART_SetConfig+0x2e4>)
 8003d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d64:	d01a      	beq.n	8003d9c <UART_SetConfig+0x268>
 8003d66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d6a:	d81b      	bhi.n	8003da4 <UART_SetConfig+0x270>
 8003d6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d70:	d00c      	beq.n	8003d8c <UART_SetConfig+0x258>
 8003d72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d76:	d815      	bhi.n	8003da4 <UART_SetConfig+0x270>
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d003      	beq.n	8003d84 <UART_SetConfig+0x250>
 8003d7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d80:	d008      	beq.n	8003d94 <UART_SetConfig+0x260>
 8003d82:	e00f      	b.n	8003da4 <UART_SetConfig+0x270>
 8003d84:	2300      	movs	r3, #0
 8003d86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d8a:	e052      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003d8c:	2302      	movs	r3, #2
 8003d8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d92:	e04e      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003d94:	2304      	movs	r3, #4
 8003d96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d9a:	e04a      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003d9c:	2308      	movs	r3, #8
 8003d9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003da2:	e046      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003da4:	2310      	movs	r3, #16
 8003da6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003daa:	e042      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a17      	ldr	r2, [pc, #92]	@ (8003e10 <UART_SetConfig+0x2dc>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d13a      	bne.n	8003e2c <UART_SetConfig+0x2f8>
 8003db6:	4b18      	ldr	r3, [pc, #96]	@ (8003e18 <UART_SetConfig+0x2e4>)
 8003db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dbc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003dc0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003dc4:	d01a      	beq.n	8003dfc <UART_SetConfig+0x2c8>
 8003dc6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003dca:	d81b      	bhi.n	8003e04 <UART_SetConfig+0x2d0>
 8003dcc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dd0:	d00c      	beq.n	8003dec <UART_SetConfig+0x2b8>
 8003dd2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dd6:	d815      	bhi.n	8003e04 <UART_SetConfig+0x2d0>
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d003      	beq.n	8003de4 <UART_SetConfig+0x2b0>
 8003ddc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003de0:	d008      	beq.n	8003df4 <UART_SetConfig+0x2c0>
 8003de2:	e00f      	b.n	8003e04 <UART_SetConfig+0x2d0>
 8003de4:	2300      	movs	r3, #0
 8003de6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dea:	e022      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003dec:	2302      	movs	r3, #2
 8003dee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003df2:	e01e      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003df4:	2304      	movs	r3, #4
 8003df6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dfa:	e01a      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003dfc:	2308      	movs	r3, #8
 8003dfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e02:	e016      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003e04:	2310      	movs	r3, #16
 8003e06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e0a:	e012      	b.n	8003e32 <UART_SetConfig+0x2fe>
 8003e0c:	cfff69f3 	.word	0xcfff69f3
 8003e10:	40008000 	.word	0x40008000
 8003e14:	40013800 	.word	0x40013800
 8003e18:	40021000 	.word	0x40021000
 8003e1c:	40004400 	.word	0x40004400
 8003e20:	40004800 	.word	0x40004800
 8003e24:	40004c00 	.word	0x40004c00
 8003e28:	40005000 	.word	0x40005000
 8003e2c:	2310      	movs	r3, #16
 8003e2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4aae      	ldr	r2, [pc, #696]	@ (80040f0 <UART_SetConfig+0x5bc>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	f040 8097 	bne.w	8003f6c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003e3e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003e42:	2b08      	cmp	r3, #8
 8003e44:	d823      	bhi.n	8003e8e <UART_SetConfig+0x35a>
 8003e46:	a201      	add	r2, pc, #4	@ (adr r2, 8003e4c <UART_SetConfig+0x318>)
 8003e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e4c:	08003e71 	.word	0x08003e71
 8003e50:	08003e8f 	.word	0x08003e8f
 8003e54:	08003e79 	.word	0x08003e79
 8003e58:	08003e8f 	.word	0x08003e8f
 8003e5c:	08003e7f 	.word	0x08003e7f
 8003e60:	08003e8f 	.word	0x08003e8f
 8003e64:	08003e8f 	.word	0x08003e8f
 8003e68:	08003e8f 	.word	0x08003e8f
 8003e6c:	08003e87 	.word	0x08003e87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e70:	f7fe fc38 	bl	80026e4 <HAL_RCC_GetPCLK1Freq>
 8003e74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e76:	e010      	b.n	8003e9a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e78:	4b9e      	ldr	r3, [pc, #632]	@ (80040f4 <UART_SetConfig+0x5c0>)
 8003e7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e7c:	e00d      	b.n	8003e9a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e7e:	f7fe fbc3 	bl	8002608 <HAL_RCC_GetSysClockFreq>
 8003e82:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e84:	e009      	b.n	8003e9a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e8c:	e005      	b.n	8003e9a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003e98:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	f000 8130 	beq.w	8004102 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea6:	4a94      	ldr	r2, [pc, #592]	@ (80040f8 <UART_SetConfig+0x5c4>)
 8003ea8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003eac:	461a      	mov	r2, r3
 8003eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003eb4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	005b      	lsls	r3, r3, #1
 8003ebe:	4413      	add	r3, r2
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d305      	bcc.n	8003ed2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d903      	bls.n	8003eda <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003ed8:	e113      	b.n	8004102 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003edc:	2200      	movs	r2, #0
 8003ede:	60bb      	str	r3, [r7, #8]
 8003ee0:	60fa      	str	r2, [r7, #12]
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee6:	4a84      	ldr	r2, [pc, #528]	@ (80040f8 <UART_SetConfig+0x5c4>)
 8003ee8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	2200      	movs	r2, #0
 8003ef0:	603b      	str	r3, [r7, #0]
 8003ef2:	607a      	str	r2, [r7, #4]
 8003ef4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ef8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003efc:	f7fc f996 	bl	800022c <__aeabi_uldivmod>
 8003f00:	4602      	mov	r2, r0
 8003f02:	460b      	mov	r3, r1
 8003f04:	4610      	mov	r0, r2
 8003f06:	4619      	mov	r1, r3
 8003f08:	f04f 0200 	mov.w	r2, #0
 8003f0c:	f04f 0300 	mov.w	r3, #0
 8003f10:	020b      	lsls	r3, r1, #8
 8003f12:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003f16:	0202      	lsls	r2, r0, #8
 8003f18:	6979      	ldr	r1, [r7, #20]
 8003f1a:	6849      	ldr	r1, [r1, #4]
 8003f1c:	0849      	lsrs	r1, r1, #1
 8003f1e:	2000      	movs	r0, #0
 8003f20:	460c      	mov	r4, r1
 8003f22:	4605      	mov	r5, r0
 8003f24:	eb12 0804 	adds.w	r8, r2, r4
 8003f28:	eb43 0905 	adc.w	r9, r3, r5
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	469a      	mov	sl, r3
 8003f34:	4693      	mov	fp, r2
 8003f36:	4652      	mov	r2, sl
 8003f38:	465b      	mov	r3, fp
 8003f3a:	4640      	mov	r0, r8
 8003f3c:	4649      	mov	r1, r9
 8003f3e:	f7fc f975 	bl	800022c <__aeabi_uldivmod>
 8003f42:	4602      	mov	r2, r0
 8003f44:	460b      	mov	r3, r1
 8003f46:	4613      	mov	r3, r2
 8003f48:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003f4a:	6a3b      	ldr	r3, [r7, #32]
 8003f4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f50:	d308      	bcc.n	8003f64 <UART_SetConfig+0x430>
 8003f52:	6a3b      	ldr	r3, [r7, #32]
 8003f54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f58:	d204      	bcs.n	8003f64 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	6a3a      	ldr	r2, [r7, #32]
 8003f60:	60da      	str	r2, [r3, #12]
 8003f62:	e0ce      	b.n	8004102 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003f6a:	e0ca      	b.n	8004102 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	69db      	ldr	r3, [r3, #28]
 8003f70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f74:	d166      	bne.n	8004044 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8003f76:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003f7a:	2b08      	cmp	r3, #8
 8003f7c:	d827      	bhi.n	8003fce <UART_SetConfig+0x49a>
 8003f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f84 <UART_SetConfig+0x450>)
 8003f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f84:	08003fa9 	.word	0x08003fa9
 8003f88:	08003fb1 	.word	0x08003fb1
 8003f8c:	08003fb9 	.word	0x08003fb9
 8003f90:	08003fcf 	.word	0x08003fcf
 8003f94:	08003fbf 	.word	0x08003fbf
 8003f98:	08003fcf 	.word	0x08003fcf
 8003f9c:	08003fcf 	.word	0x08003fcf
 8003fa0:	08003fcf 	.word	0x08003fcf
 8003fa4:	08003fc7 	.word	0x08003fc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fa8:	f7fe fb9c 	bl	80026e4 <HAL_RCC_GetPCLK1Freq>
 8003fac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003fae:	e014      	b.n	8003fda <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fb0:	f7fe fbae 	bl	8002710 <HAL_RCC_GetPCLK2Freq>
 8003fb4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003fb6:	e010      	b.n	8003fda <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fb8:	4b4e      	ldr	r3, [pc, #312]	@ (80040f4 <UART_SetConfig+0x5c0>)
 8003fba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003fbc:	e00d      	b.n	8003fda <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fbe:	f7fe fb23 	bl	8002608 <HAL_RCC_GetSysClockFreq>
 8003fc2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003fc4:	e009      	b.n	8003fda <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003fcc:	e005      	b.n	8003fda <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003fd8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f000 8090 	beq.w	8004102 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe6:	4a44      	ldr	r2, [pc, #272]	@ (80040f8 <UART_SetConfig+0x5c4>)
 8003fe8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003fec:	461a      	mov	r2, r3
 8003fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ff4:	005a      	lsls	r2, r3, #1
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	085b      	lsrs	r3, r3, #1
 8003ffc:	441a      	add	r2, r3
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	fbb2 f3f3 	udiv	r3, r2, r3
 8004006:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004008:	6a3b      	ldr	r3, [r7, #32]
 800400a:	2b0f      	cmp	r3, #15
 800400c:	d916      	bls.n	800403c <UART_SetConfig+0x508>
 800400e:	6a3b      	ldr	r3, [r7, #32]
 8004010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004014:	d212      	bcs.n	800403c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004016:	6a3b      	ldr	r3, [r7, #32]
 8004018:	b29b      	uxth	r3, r3
 800401a:	f023 030f 	bic.w	r3, r3, #15
 800401e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004020:	6a3b      	ldr	r3, [r7, #32]
 8004022:	085b      	lsrs	r3, r3, #1
 8004024:	b29b      	uxth	r3, r3
 8004026:	f003 0307 	and.w	r3, r3, #7
 800402a:	b29a      	uxth	r2, r3
 800402c:	8bfb      	ldrh	r3, [r7, #30]
 800402e:	4313      	orrs	r3, r2
 8004030:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	8bfa      	ldrh	r2, [r7, #30]
 8004038:	60da      	str	r2, [r3, #12]
 800403a:	e062      	b.n	8004102 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004042:	e05e      	b.n	8004102 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004044:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004048:	2b08      	cmp	r3, #8
 800404a:	d828      	bhi.n	800409e <UART_SetConfig+0x56a>
 800404c:	a201      	add	r2, pc, #4	@ (adr r2, 8004054 <UART_SetConfig+0x520>)
 800404e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004052:	bf00      	nop
 8004054:	08004079 	.word	0x08004079
 8004058:	08004081 	.word	0x08004081
 800405c:	08004089 	.word	0x08004089
 8004060:	0800409f 	.word	0x0800409f
 8004064:	0800408f 	.word	0x0800408f
 8004068:	0800409f 	.word	0x0800409f
 800406c:	0800409f 	.word	0x0800409f
 8004070:	0800409f 	.word	0x0800409f
 8004074:	08004097 	.word	0x08004097
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004078:	f7fe fb34 	bl	80026e4 <HAL_RCC_GetPCLK1Freq>
 800407c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800407e:	e014      	b.n	80040aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004080:	f7fe fb46 	bl	8002710 <HAL_RCC_GetPCLK2Freq>
 8004084:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004086:	e010      	b.n	80040aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004088:	4b1a      	ldr	r3, [pc, #104]	@ (80040f4 <UART_SetConfig+0x5c0>)
 800408a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800408c:	e00d      	b.n	80040aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800408e:	f7fe fabb 	bl	8002608 <HAL_RCC_GetSysClockFreq>
 8004092:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004094:	e009      	b.n	80040aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004096:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800409a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800409c:	e005      	b.n	80040aa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800409e:	2300      	movs	r3, #0
 80040a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80040a8:	bf00      	nop
    }

    if (pclk != 0U)
 80040aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d028      	beq.n	8004102 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b4:	4a10      	ldr	r2, [pc, #64]	@ (80040f8 <UART_SetConfig+0x5c4>)
 80040b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80040ba:	461a      	mov	r2, r3
 80040bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040be:	fbb3 f2f2 	udiv	r2, r3, r2
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	085b      	lsrs	r3, r3, #1
 80040c8:	441a      	add	r2, r3
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040d4:	6a3b      	ldr	r3, [r7, #32]
 80040d6:	2b0f      	cmp	r3, #15
 80040d8:	d910      	bls.n	80040fc <UART_SetConfig+0x5c8>
 80040da:	6a3b      	ldr	r3, [r7, #32]
 80040dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040e0:	d20c      	bcs.n	80040fc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80040e2:	6a3b      	ldr	r3, [r7, #32]
 80040e4:	b29a      	uxth	r2, r3
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	60da      	str	r2, [r3, #12]
 80040ec:	e009      	b.n	8004102 <UART_SetConfig+0x5ce>
 80040ee:	bf00      	nop
 80040f0:	40008000 	.word	0x40008000
 80040f4:	00f42400 	.word	0x00f42400
 80040f8:	08005700 	.word	0x08005700
      }
      else
      {
        ret = HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	2201      	movs	r2, #1
 8004106:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	2201      	movs	r2, #1
 800410e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	2200      	movs	r2, #0
 8004116:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	2200      	movs	r2, #0
 800411c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800411e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004122:	4618      	mov	r0, r3
 8004124:	3730      	adds	r7, #48	@ 0x30
 8004126:	46bd      	mov	sp, r7
 8004128:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800412c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004138:	f003 0308 	and.w	r3, r3, #8
 800413c:	2b00      	cmp	r3, #0
 800413e:	d00a      	beq.n	8004156 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	430a      	orrs	r2, r1
 8004154:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00a      	beq.n	8004178 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	430a      	orrs	r2, r1
 8004176:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00a      	beq.n	800419a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	430a      	orrs	r2, r1
 8004198:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800419e:	f003 0304 	and.w	r3, r3, #4
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00a      	beq.n	80041bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	430a      	orrs	r2, r1
 80041ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c0:	f003 0310 	and.w	r3, r3, #16
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d00a      	beq.n	80041de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	430a      	orrs	r2, r1
 80041dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e2:	f003 0320 	and.w	r3, r3, #32
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00a      	beq.n	8004200 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	430a      	orrs	r2, r1
 80041fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004208:	2b00      	cmp	r3, #0
 800420a:	d01a      	beq.n	8004242 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	430a      	orrs	r2, r1
 8004220:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004226:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800422a:	d10a      	bne.n	8004242 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	430a      	orrs	r2, r1
 8004240:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004246:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800424a:	2b00      	cmp	r3, #0
 800424c:	d00a      	beq.n	8004264 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	430a      	orrs	r2, r1
 8004262:	605a      	str	r2, [r3, #4]
  }
}
 8004264:	bf00      	nop
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b098      	sub	sp, #96	@ 0x60
 8004274:	af02      	add	r7, sp, #8
 8004276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004280:	f7fc fea8 	bl	8000fd4 <HAL_GetTick>
 8004284:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0308 	and.w	r3, r3, #8
 8004290:	2b08      	cmp	r3, #8
 8004292:	d12f      	bne.n	80042f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004294:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004298:	9300      	str	r3, [sp, #0]
 800429a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800429c:	2200      	movs	r2, #0
 800429e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f000 f88e 	bl	80043c4 <UART_WaitOnFlagUntilTimeout>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d022      	beq.n	80042f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042b6:	e853 3f00 	ldrex	r3, [r3]
 80042ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	461a      	mov	r2, r3
 80042ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80042ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042d4:	e841 2300 	strex	r3, r2, [r1]
 80042d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d1e6      	bne.n	80042ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2220      	movs	r2, #32
 80042e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042f0:	2303      	movs	r3, #3
 80042f2:	e063      	b.n	80043bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0304 	and.w	r3, r3, #4
 80042fe:	2b04      	cmp	r3, #4
 8004300:	d149      	bne.n	8004396 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004302:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800430a:	2200      	movs	r2, #0
 800430c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f000 f857 	bl	80043c4 <UART_WaitOnFlagUntilTimeout>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d03c      	beq.n	8004396 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004324:	e853 3f00 	ldrex	r3, [r3]
 8004328:	623b      	str	r3, [r7, #32]
   return(result);
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004330:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	461a      	mov	r2, r3
 8004338:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800433a:	633b      	str	r3, [r7, #48]	@ 0x30
 800433c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800433e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004340:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004342:	e841 2300 	strex	r3, r2, [r1]
 8004346:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800434a:	2b00      	cmp	r3, #0
 800434c:	d1e6      	bne.n	800431c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	3308      	adds	r3, #8
 8004354:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	e853 3f00 	ldrex	r3, [r3]
 800435c:	60fb      	str	r3, [r7, #12]
   return(result);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f023 0301 	bic.w	r3, r3, #1
 8004364:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	3308      	adds	r3, #8
 800436c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800436e:	61fa      	str	r2, [r7, #28]
 8004370:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004372:	69b9      	ldr	r1, [r7, #24]
 8004374:	69fa      	ldr	r2, [r7, #28]
 8004376:	e841 2300 	strex	r3, r2, [r1]
 800437a:	617b      	str	r3, [r7, #20]
   return(result);
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1e5      	bne.n	800434e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2220      	movs	r2, #32
 8004386:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e012      	b.n	80043bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2220      	movs	r2, #32
 800439a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2220      	movs	r2, #32
 80043a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80043ba:	2300      	movs	r3, #0
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3758      	adds	r7, #88	@ 0x58
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}

080043c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	603b      	str	r3, [r7, #0]
 80043d0:	4613      	mov	r3, r2
 80043d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043d4:	e04f      	b.n	8004476 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043dc:	d04b      	beq.n	8004476 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043de:	f7fc fdf9 	bl	8000fd4 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d302      	bcc.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d101      	bne.n	80043f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e04e      	b.n	8004496 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0304 	and.w	r3, r3, #4
 8004402:	2b00      	cmp	r3, #0
 8004404:	d037      	beq.n	8004476 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	2b80      	cmp	r3, #128	@ 0x80
 800440a:	d034      	beq.n	8004476 <UART_WaitOnFlagUntilTimeout+0xb2>
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	2b40      	cmp	r3, #64	@ 0x40
 8004410:	d031      	beq.n	8004476 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	69db      	ldr	r3, [r3, #28]
 8004418:	f003 0308 	and.w	r3, r3, #8
 800441c:	2b08      	cmp	r3, #8
 800441e:	d110      	bne.n	8004442 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2208      	movs	r2, #8
 8004426:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004428:	68f8      	ldr	r0, [r7, #12]
 800442a:	f000 f99c 	bl	8004766 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2208      	movs	r2, #8
 8004432:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e029      	b.n	8004496 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	69db      	ldr	r3, [r3, #28]
 8004448:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800444c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004450:	d111      	bne.n	8004476 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800445a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800445c:	68f8      	ldr	r0, [r7, #12]
 800445e:	f000 f982 	bl	8004766 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2220      	movs	r2, #32
 8004466:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e00f      	b.n	8004496 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	69da      	ldr	r2, [r3, #28]
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	4013      	ands	r3, r2
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	429a      	cmp	r2, r3
 8004484:	bf0c      	ite	eq
 8004486:	2301      	moveq	r3, #1
 8004488:	2300      	movne	r3, #0
 800448a:	b2db      	uxtb	r3, r3
 800448c:	461a      	mov	r2, r3
 800448e:	79fb      	ldrb	r3, [r7, #7]
 8004490:	429a      	cmp	r2, r3
 8004492:	d0a0      	beq.n	80043d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
	...

080044a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b0a3      	sub	sp, #140	@ 0x8c
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	4613      	mov	r3, r2
 80044ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	68ba      	ldr	r2, [r7, #8]
 80044b2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	88fa      	ldrh	r2, [r7, #6]
 80044b8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	88fa      	ldrh	r2, [r7, #6]
 80044c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044d2:	d10e      	bne.n	80044f2 <UART_Start_Receive_IT+0x52>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	691b      	ldr	r3, [r3, #16]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d105      	bne.n	80044e8 <UART_Start_Receive_IT+0x48>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80044e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80044e6:	e02d      	b.n	8004544 <UART_Start_Receive_IT+0xa4>
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	22ff      	movs	r2, #255	@ 0xff
 80044ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80044f0:	e028      	b.n	8004544 <UART_Start_Receive_IT+0xa4>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10d      	bne.n	8004516 <UART_Start_Receive_IT+0x76>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	691b      	ldr	r3, [r3, #16]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d104      	bne.n	800450c <UART_Start_Receive_IT+0x6c>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	22ff      	movs	r2, #255	@ 0xff
 8004506:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800450a:	e01b      	b.n	8004544 <UART_Start_Receive_IT+0xa4>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	227f      	movs	r2, #127	@ 0x7f
 8004510:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004514:	e016      	b.n	8004544 <UART_Start_Receive_IT+0xa4>
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800451e:	d10d      	bne.n	800453c <UART_Start_Receive_IT+0x9c>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	691b      	ldr	r3, [r3, #16]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d104      	bne.n	8004532 <UART_Start_Receive_IT+0x92>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	227f      	movs	r2, #127	@ 0x7f
 800452c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004530:	e008      	b.n	8004544 <UART_Start_Receive_IT+0xa4>
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	223f      	movs	r2, #63	@ 0x3f
 8004536:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800453a:	e003      	b.n	8004544 <UART_Start_Receive_IT+0xa4>
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2200      	movs	r2, #0
 8004540:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2200      	movs	r2, #0
 8004548:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2222      	movs	r2, #34	@ 0x22
 8004550:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	3308      	adds	r3, #8
 800455a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800455c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800455e:	e853 3f00 	ldrex	r3, [r3]
 8004562:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8004564:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004566:	f043 0301 	orr.w	r3, r3, #1
 800456a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	3308      	adds	r3, #8
 8004574:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004578:	673a      	str	r2, [r7, #112]	@ 0x70
 800457a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800457c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800457e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004580:	e841 2300 	strex	r3, r2, [r1]
 8004584:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8004586:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004588:	2b00      	cmp	r3, #0
 800458a:	d1e3      	bne.n	8004554 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004590:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004594:	d14f      	bne.n	8004636 <UART_Start_Receive_IT+0x196>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800459c:	88fa      	ldrh	r2, [r7, #6]
 800459e:	429a      	cmp	r2, r3
 80045a0:	d349      	bcc.n	8004636 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045aa:	d107      	bne.n	80045bc <UART_Start_Receive_IT+0x11c>
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d103      	bne.n	80045bc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4a47      	ldr	r2, [pc, #284]	@ (80046d4 <UART_Start_Receive_IT+0x234>)
 80045b8:	675a      	str	r2, [r3, #116]	@ 0x74
 80045ba:	e002      	b.n	80045c2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	4a46      	ldr	r2, [pc, #280]	@ (80046d8 <UART_Start_Receive_IT+0x238>)
 80045c0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d01a      	beq.n	8004600 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045d2:	e853 3f00 	ldrex	r3, [r3]
 80045d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80045d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	461a      	mov	r2, r3
 80045e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80045ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80045ee:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80045f2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80045f4:	e841 2300 	strex	r3, r2, [r1]
 80045f8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80045fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d1e4      	bne.n	80045ca <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	3308      	adds	r3, #8
 8004606:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800460a:	e853 3f00 	ldrex	r3, [r3]
 800460e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004612:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004616:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	3308      	adds	r3, #8
 800461e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004620:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004622:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004624:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004626:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004628:	e841 2300 	strex	r3, r2, [r1]
 800462c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800462e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1e5      	bne.n	8004600 <UART_Start_Receive_IT+0x160>
 8004634:	e046      	b.n	80046c4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800463e:	d107      	bne.n	8004650 <UART_Start_Receive_IT+0x1b0>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	691b      	ldr	r3, [r3, #16]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d103      	bne.n	8004650 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	4a24      	ldr	r2, [pc, #144]	@ (80046dc <UART_Start_Receive_IT+0x23c>)
 800464c:	675a      	str	r2, [r3, #116]	@ 0x74
 800464e:	e002      	b.n	8004656 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4a23      	ldr	r2, [pc, #140]	@ (80046e0 <UART_Start_Receive_IT+0x240>)
 8004654:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d019      	beq.n	8004692 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004666:	e853 3f00 	ldrex	r3, [r3]
 800466a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800466c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8004672:	677b      	str	r3, [r7, #116]	@ 0x74
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	461a      	mov	r2, r3
 800467a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800467c:	637b      	str	r3, [r7, #52]	@ 0x34
 800467e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004680:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004682:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004684:	e841 2300 	strex	r3, r2, [r1]
 8004688:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800468a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800468c:	2b00      	cmp	r3, #0
 800468e:	d1e6      	bne.n	800465e <UART_Start_Receive_IT+0x1be>
 8004690:	e018      	b.n	80046c4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	e853 3f00 	ldrex	r3, [r3]
 800469e:	613b      	str	r3, [r7, #16]
   return(result);
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	f043 0320 	orr.w	r3, r3, #32
 80046a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	461a      	mov	r2, r3
 80046ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046b0:	623b      	str	r3, [r7, #32]
 80046b2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b4:	69f9      	ldr	r1, [r7, #28]
 80046b6:	6a3a      	ldr	r2, [r7, #32]
 80046b8:	e841 2300 	strex	r3, r2, [r1]
 80046bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d1e6      	bne.n	8004692 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	378c      	adds	r7, #140	@ 0x8c
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
 80046d4:	080050b9 	.word	0x080050b9
 80046d8:	08004d55 	.word	0x08004d55
 80046dc:	08004b9d 	.word	0x08004b9d
 80046e0:	080049e5 	.word	0x080049e5

080046e4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b08f      	sub	sp, #60	@ 0x3c
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046f2:	6a3b      	ldr	r3, [r7, #32]
 80046f4:	e853 3f00 	ldrex	r3, [r3]
 80046f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004700:	637b      	str	r3, [r7, #52]	@ 0x34
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	461a      	mov	r2, r3
 8004708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800470a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800470c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800470e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004710:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004712:	e841 2300 	strex	r3, r2, [r1]
 8004716:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471a:	2b00      	cmp	r3, #0
 800471c:	d1e6      	bne.n	80046ec <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	3308      	adds	r3, #8
 8004724:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	e853 3f00 	ldrex	r3, [r3]
 800472c:	60bb      	str	r3, [r7, #8]
   return(result);
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004734:	633b      	str	r3, [r7, #48]	@ 0x30
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	3308      	adds	r3, #8
 800473c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800473e:	61ba      	str	r2, [r7, #24]
 8004740:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004742:	6979      	ldr	r1, [r7, #20]
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	e841 2300 	strex	r3, r2, [r1]
 800474a:	613b      	str	r3, [r7, #16]
   return(result);
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1e5      	bne.n	800471e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2220      	movs	r2, #32
 8004756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800475a:	bf00      	nop
 800475c:	373c      	adds	r7, #60	@ 0x3c
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr

08004766 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004766:	b480      	push	{r7}
 8004768:	b095      	sub	sp, #84	@ 0x54
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004776:	e853 3f00 	ldrex	r3, [r3]
 800477a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800477c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800477e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004782:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	461a      	mov	r2, r3
 800478a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800478c:	643b      	str	r3, [r7, #64]	@ 0x40
 800478e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004790:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004792:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004794:	e841 2300 	strex	r3, r2, [r1]
 8004798:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800479a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800479c:	2b00      	cmp	r3, #0
 800479e:	d1e6      	bne.n	800476e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	3308      	adds	r3, #8
 80047a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a8:	6a3b      	ldr	r3, [r7, #32]
 80047aa:	e853 3f00 	ldrex	r3, [r3]
 80047ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047b6:	f023 0301 	bic.w	r3, r3, #1
 80047ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	3308      	adds	r3, #8
 80047c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047cc:	e841 2300 	strex	r3, r2, [r1]
 80047d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1e3      	bne.n	80047a0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d118      	bne.n	8004812 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	e853 3f00 	ldrex	r3, [r3]
 80047ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	f023 0310 	bic.w	r3, r3, #16
 80047f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	461a      	mov	r2, r3
 80047fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047fe:	61bb      	str	r3, [r7, #24]
 8004800:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004802:	6979      	ldr	r1, [r7, #20]
 8004804:	69ba      	ldr	r2, [r7, #24]
 8004806:	e841 2300 	strex	r3, r2, [r1]
 800480a:	613b      	str	r3, [r7, #16]
   return(result);
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d1e6      	bne.n	80047e0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2220      	movs	r2, #32
 8004816:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004826:	bf00      	nop
 8004828:	3754      	adds	r7, #84	@ 0x54
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr

08004832 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004832:	b580      	push	{r7, lr}
 8004834:	b090      	sub	sp, #64	@ 0x40
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800483e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0320 	and.w	r3, r3, #32
 800484a:	2b00      	cmp	r3, #0
 800484c:	d137      	bne.n	80048be <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800484e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004850:	2200      	movs	r2, #0
 8004852:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004856:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	3308      	adds	r3, #8
 800485c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800485e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004860:	e853 3f00 	ldrex	r3, [r3]
 8004864:	623b      	str	r3, [r7, #32]
   return(result);
 8004866:	6a3b      	ldr	r3, [r7, #32]
 8004868:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800486c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800486e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	3308      	adds	r3, #8
 8004874:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004876:	633a      	str	r2, [r7, #48]	@ 0x30
 8004878:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800487a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800487c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800487e:	e841 2300 	strex	r3, r2, [r1]
 8004882:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004886:	2b00      	cmp	r3, #0
 8004888:	d1e5      	bne.n	8004856 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800488a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	e853 3f00 	ldrex	r3, [r3]
 8004896:	60fb      	str	r3, [r7, #12]
   return(result);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800489e:	637b      	str	r3, [r7, #52]	@ 0x34
 80048a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	461a      	mov	r2, r3
 80048a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048a8:	61fb      	str	r3, [r7, #28]
 80048aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ac:	69b9      	ldr	r1, [r7, #24]
 80048ae:	69fa      	ldr	r2, [r7, #28]
 80048b0:	e841 2300 	strex	r3, r2, [r1]
 80048b4:	617b      	str	r3, [r7, #20]
   return(result);
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d1e6      	bne.n	800488a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80048bc:	e002      	b.n	80048c4 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80048be:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80048c0:	f7fc f8a8 	bl	8000a14 <HAL_UART_TxCpltCallback>
}
 80048c4:	bf00      	nop
 80048c6:	3740      	adds	r7, #64	@ 0x40
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048d8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	f7ff f90a 	bl	8003af4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048e0:	bf00      	nop
 80048e2:	3710      	adds	r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b086      	sub	sp, #24
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048fc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004904:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004910:	2b80      	cmp	r3, #128	@ 0x80
 8004912:	d109      	bne.n	8004928 <UART_DMAError+0x40>
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	2b21      	cmp	r3, #33	@ 0x21
 8004918:	d106      	bne.n	8004928 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	2200      	movs	r2, #0
 800491e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8004922:	6978      	ldr	r0, [r7, #20]
 8004924:	f7ff fede 	bl	80046e4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004932:	2b40      	cmp	r3, #64	@ 0x40
 8004934:	d109      	bne.n	800494a <UART_DMAError+0x62>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2b22      	cmp	r3, #34	@ 0x22
 800493a:	d106      	bne.n	800494a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	2200      	movs	r2, #0
 8004940:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8004944:	6978      	ldr	r0, [r7, #20]
 8004946:	f7ff ff0e 	bl	8004766 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004950:	f043 0210 	orr.w	r2, r3, #16
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800495a:	6978      	ldr	r0, [r7, #20]
 800495c:	f7ff f8d4 	bl	8003b08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004960:	bf00      	nop
 8004962:	3718      	adds	r7, #24
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004974:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2200      	movs	r2, #0
 800497a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800497e:	68f8      	ldr	r0, [r7, #12]
 8004980:	f7ff f8c2 	bl	8003b08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004984:	bf00      	nop
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b088      	sub	sp, #32
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	e853 3f00 	ldrex	r3, [r3]
 80049a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049a8:	61fb      	str	r3, [r7, #28]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	461a      	mov	r2, r3
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	61bb      	str	r3, [r7, #24]
 80049b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b6:	6979      	ldr	r1, [r7, #20]
 80049b8:	69ba      	ldr	r2, [r7, #24]
 80049ba:	e841 2300 	strex	r3, r2, [r1]
 80049be:	613b      	str	r3, [r7, #16]
   return(result);
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d1e6      	bne.n	8004994 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2220      	movs	r2, #32
 80049ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f7fc f81d 	bl	8000a14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049da:	bf00      	nop
 80049dc:	3720      	adds	r7, #32
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}
	...

080049e4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b09c      	sub	sp, #112	@ 0x70
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80049f2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049fc:	2b22      	cmp	r3, #34	@ 0x22
 80049fe:	f040 80be 	bne.w	8004b7e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a08:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004a0c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004a10:	b2d9      	uxtb	r1, r3
 8004a12:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004a16:	b2da      	uxtb	r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a1c:	400a      	ands	r2, r1
 8004a1e:	b2d2      	uxtb	r2, r2
 8004a20:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a26:	1c5a      	adds	r2, r3, #1
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	3b01      	subs	r3, #1
 8004a36:	b29a      	uxth	r2, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	f040 80a1 	bne.w	8004b8e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a54:	e853 3f00 	ldrex	r3, [r3]
 8004a58:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004a5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	461a      	mov	r2, r3
 8004a68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a6a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004a6c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a6e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004a70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004a72:	e841 2300 	strex	r3, r2, [r1]
 8004a76:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004a78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d1e6      	bne.n	8004a4c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	3308      	adds	r3, #8
 8004a84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a88:	e853 3f00 	ldrex	r3, [r3]
 8004a8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a90:	f023 0301 	bic.w	r3, r3, #1
 8004a94:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	3308      	adds	r3, #8
 8004a9c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004a9e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004aa0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004aa4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004aa6:	e841 2300 	strex	r3, r2, [r1]
 8004aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1e5      	bne.n	8004a7e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2220      	movs	r2, #32
 8004ab6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a33      	ldr	r2, [pc, #204]	@ (8004b98 <UART_RxISR_8BIT+0x1b4>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d01f      	beq.n	8004b10 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d018      	beq.n	8004b10 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae6:	e853 3f00 	ldrex	r3, [r3]
 8004aea:	623b      	str	r3, [r7, #32]
   return(result);
 8004aec:	6a3b      	ldr	r3, [r7, #32]
 8004aee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004af2:	663b      	str	r3, [r7, #96]	@ 0x60
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	461a      	mov	r2, r3
 8004afa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004afc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004afe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b04:	e841 2300 	strex	r3, r2, [r1]
 8004b08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d1e6      	bne.n	8004ade <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d12e      	bne.n	8004b76 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	e853 3f00 	ldrex	r3, [r3]
 8004b2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f023 0310 	bic.w	r3, r3, #16
 8004b32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	461a      	mov	r2, r3
 8004b3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b3c:	61fb      	str	r3, [r7, #28]
 8004b3e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b40:	69b9      	ldr	r1, [r7, #24]
 8004b42:	69fa      	ldr	r2, [r7, #28]
 8004b44:	e841 2300 	strex	r3, r2, [r1]
 8004b48:	617b      	str	r3, [r7, #20]
   return(result);
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1e6      	bne.n	8004b1e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	f003 0310 	and.w	r3, r3, #16
 8004b5a:	2b10      	cmp	r3, #16
 8004b5c:	d103      	bne.n	8004b66 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	2210      	movs	r2, #16
 8004b64:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f7fe ffd4 	bl	8003b1c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004b74:	e00b      	b.n	8004b8e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f7fb fea8 	bl	80008cc <HAL_UART_RxCpltCallback>
}
 8004b7c:	e007      	b.n	8004b8e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	699a      	ldr	r2, [r3, #24]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f042 0208 	orr.w	r2, r2, #8
 8004b8c:	619a      	str	r2, [r3, #24]
}
 8004b8e:	bf00      	nop
 8004b90:	3770      	adds	r7, #112	@ 0x70
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	40008000 	.word	0x40008000

08004b9c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b09c      	sub	sp, #112	@ 0x70
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004baa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bb4:	2b22      	cmp	r3, #34	@ 0x22
 8004bb6:	f040 80be 	bne.w	8004d36 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bc8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004bca:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8004bce:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	b29a      	uxth	r2, r3
 8004bd6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004bd8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bde:	1c9a      	adds	r2, r3, #2
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	3b01      	subs	r3, #1
 8004bee:	b29a      	uxth	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f040 80a1 	bne.w	8004d46 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c0c:	e853 3f00 	ldrex	r3, [r3]
 8004c10:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004c12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c18:	667b      	str	r3, [r7, #100]	@ 0x64
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	461a      	mov	r2, r3
 8004c20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c22:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c24:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c26:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004c28:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004c2a:	e841 2300 	strex	r3, r2, [r1]
 8004c2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004c30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d1e6      	bne.n	8004c04 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	3308      	adds	r3, #8
 8004c3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c40:	e853 3f00 	ldrex	r3, [r3]
 8004c44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c48:	f023 0301 	bic.w	r3, r3, #1
 8004c4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	3308      	adds	r3, #8
 8004c54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004c56:	643a      	str	r2, [r7, #64]	@ 0x40
 8004c58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c5e:	e841 2300 	strex	r3, r2, [r1]
 8004c62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1e5      	bne.n	8004c36 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a33      	ldr	r2, [pc, #204]	@ (8004d50 <UART_RxISR_16BIT+0x1b4>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d01f      	beq.n	8004cc8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d018      	beq.n	8004cc8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c9c:	6a3b      	ldr	r3, [r7, #32]
 8004c9e:	e853 3f00 	ldrex	r3, [r3]
 8004ca2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004caa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cb6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cbc:	e841 2300 	strex	r3, r2, [r1]
 8004cc0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d1e6      	bne.n	8004c96 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d12e      	bne.n	8004d2e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	e853 3f00 	ldrex	r3, [r3]
 8004ce2:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	f023 0310 	bic.w	r3, r3, #16
 8004cea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004cf4:	61bb      	str	r3, [r7, #24]
 8004cf6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf8:	6979      	ldr	r1, [r7, #20]
 8004cfa:	69ba      	ldr	r2, [r7, #24]
 8004cfc:	e841 2300 	strex	r3, r2, [r1]
 8004d00:	613b      	str	r3, [r7, #16]
   return(result);
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d1e6      	bne.n	8004cd6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	69db      	ldr	r3, [r3, #28]
 8004d0e:	f003 0310 	and.w	r3, r3, #16
 8004d12:	2b10      	cmp	r3, #16
 8004d14:	d103      	bne.n	8004d1e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2210      	movs	r2, #16
 8004d1c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004d24:	4619      	mov	r1, r3
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f7fe fef8 	bl	8003b1c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004d2c:	e00b      	b.n	8004d46 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f7fb fdcc 	bl	80008cc <HAL_UART_RxCpltCallback>
}
 8004d34:	e007      	b.n	8004d46 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	699a      	ldr	r2, [r3, #24]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f042 0208 	orr.w	r2, r2, #8
 8004d44:	619a      	str	r2, [r3, #24]
}
 8004d46:	bf00      	nop
 8004d48:	3770      	adds	r7, #112	@ 0x70
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	40008000 	.word	0x40008000

08004d54 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b0ac      	sub	sp, #176	@ 0xb0
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004d62:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	69db      	ldr	r3, [r3, #28]
 8004d6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d8a:	2b22      	cmp	r3, #34	@ 0x22
 8004d8c:	f040 8183 	bne.w	8005096 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004d96:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004d9a:	e126      	b.n	8004fea <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004da2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004da6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8004daa:	b2d9      	uxtb	r1, r3
 8004dac:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8004db0:	b2da      	uxtb	r2, r3
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004db6:	400a      	ands	r2, r1
 8004db8:	b2d2      	uxtb	r2, r2
 8004dba:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dc0:	1c5a      	adds	r2, r3, #1
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	b29a      	uxth	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	69db      	ldr	r3, [r3, #28]
 8004dde:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004de2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004de6:	f003 0307 	and.w	r3, r3, #7
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d053      	beq.n	8004e96 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004dee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004df2:	f003 0301 	and.w	r3, r3, #1
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d011      	beq.n	8004e1e <UART_RxISR_8BIT_FIFOEN+0xca>
 8004dfa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d00b      	beq.n	8004e1e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e14:	f043 0201 	orr.w	r2, r3, #1
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e22:	f003 0302 	and.w	r3, r3, #2
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d011      	beq.n	8004e4e <UART_RxISR_8BIT_FIFOEN+0xfa>
 8004e2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00b      	beq.n	8004e4e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	2202      	movs	r2, #2
 8004e3c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e44:	f043 0204 	orr.w	r2, r3, #4
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e52:	f003 0304 	and.w	r3, r3, #4
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d011      	beq.n	8004e7e <UART_RxISR_8BIT_FIFOEN+0x12a>
 8004e5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004e5e:	f003 0301 	and.w	r3, r3, #1
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d00b      	beq.n	8004e7e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2204      	movs	r2, #4
 8004e6c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e74:	f043 0202 	orr.w	r2, r3, #2
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d006      	beq.n	8004e96 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f7fe fe3d 	bl	8003b08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	f040 80a3 	bne.w	8004fea <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eaa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004eac:	e853 3f00 	ldrex	r3, [r3]
 8004eb0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8004eb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004eb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004eb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004ec6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004ec8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eca:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8004ecc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004ece:	e841 2300 	strex	r3, r2, [r1]
 8004ed2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8004ed4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1e4      	bne.n	8004ea4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	3308      	adds	r3, #8
 8004ee0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ee4:	e853 3f00 	ldrex	r3, [r3]
 8004ee8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8004eea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004eec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ef0:	f023 0301 	bic.w	r3, r3, #1
 8004ef4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	3308      	adds	r3, #8
 8004efe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004f02:	66ba      	str	r2, [r7, #104]	@ 0x68
 8004f04:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f06:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004f08:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004f0a:	e841 2300 	strex	r3, r2, [r1]
 8004f0e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8004f10:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d1e1      	bne.n	8004eda <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2220      	movs	r2, #32
 8004f1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a60      	ldr	r2, [pc, #384]	@ (80050b0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d021      	beq.n	8004f78 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d01a      	beq.n	8004f78 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f4a:	e853 3f00 	ldrex	r3, [r3]
 8004f4e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004f50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f52:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	461a      	mov	r2, r3
 8004f60:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004f64:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f66:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f68:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004f6a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004f6c:	e841 2300 	strex	r3, r2, [r1]
 8004f70:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004f72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d1e4      	bne.n	8004f42 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d130      	bne.n	8004fe2 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f8e:	e853 3f00 	ldrex	r3, [r3]
 8004f92:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f96:	f023 0310 	bic.w	r3, r3, #16
 8004f9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fa8:	643b      	str	r3, [r7, #64]	@ 0x40
 8004faa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004fae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004fb0:	e841 2300 	strex	r3, r2, [r1]
 8004fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1e4      	bne.n	8004f86 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	69db      	ldr	r3, [r3, #28]
 8004fc2:	f003 0310 	and.w	r3, r3, #16
 8004fc6:	2b10      	cmp	r3, #16
 8004fc8:	d103      	bne.n	8004fd2 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	2210      	movs	r2, #16
 8004fd0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004fd8:	4619      	mov	r1, r3
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f7fe fd9e 	bl	8003b1c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8004fe0:	e00e      	b.n	8005000 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f7fb fc72 	bl	80008cc <HAL_UART_RxCpltCallback>
        break;
 8004fe8:	e00a      	b.n	8005000 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004fea:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d006      	beq.n	8005000 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8004ff2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ff6:	f003 0320 	and.w	r3, r3, #32
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	f47f aece 	bne.w	8004d9c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005006:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800500a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800500e:	2b00      	cmp	r3, #0
 8005010:	d049      	beq.n	80050a6 <UART_RxISR_8BIT_FIFOEN+0x352>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005018:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800501c:	429a      	cmp	r2, r3
 800501e:	d242      	bcs.n	80050a6 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	3308      	adds	r3, #8
 8005026:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005028:	6a3b      	ldr	r3, [r7, #32]
 800502a:	e853 3f00 	ldrex	r3, [r3]
 800502e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005036:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	3308      	adds	r3, #8
 8005040:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005044:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005046:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005048:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800504a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800504c:	e841 2300 	strex	r3, r2, [r1]
 8005050:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005054:	2b00      	cmp	r3, #0
 8005056:	d1e3      	bne.n	8005020 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4a16      	ldr	r2, [pc, #88]	@ (80050b4 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800505c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	e853 3f00 	ldrex	r3, [r3]
 800506a:	60bb      	str	r3, [r7, #8]
   return(result);
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	f043 0320 	orr.w	r3, r3, #32
 8005072:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	461a      	mov	r2, r3
 800507c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005080:	61bb      	str	r3, [r7, #24]
 8005082:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005084:	6979      	ldr	r1, [r7, #20]
 8005086:	69ba      	ldr	r2, [r7, #24]
 8005088:	e841 2300 	strex	r3, r2, [r1]
 800508c:	613b      	str	r3, [r7, #16]
   return(result);
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d1e4      	bne.n	800505e <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005094:	e007      	b.n	80050a6 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	699a      	ldr	r2, [r3, #24]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f042 0208 	orr.w	r2, r2, #8
 80050a4:	619a      	str	r2, [r3, #24]
}
 80050a6:	bf00      	nop
 80050a8:	37b0      	adds	r7, #176	@ 0xb0
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	40008000 	.word	0x40008000
 80050b4:	080049e5 	.word	0x080049e5

080050b8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b0ae      	sub	sp, #184	@ 0xb8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80050c6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	69db      	ldr	r3, [r3, #28]
 80050d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050ee:	2b22      	cmp	r3, #34	@ 0x22
 80050f0:	f040 8187 	bne.w	8005402 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80050fa:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80050fe:	e12a      	b.n	8005356 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005106:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800510e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8005112:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8005116:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800511a:	4013      	ands	r3, r2
 800511c:	b29a      	uxth	r2, r3
 800511e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005122:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005128:	1c9a      	adds	r2, r3, #2
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005134:	b29b      	uxth	r3, r3
 8005136:	3b01      	subs	r3, #1
 8005138:	b29a      	uxth	r2, r3
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	69db      	ldr	r3, [r3, #28]
 8005146:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800514a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800514e:	f003 0307 	and.w	r3, r3, #7
 8005152:	2b00      	cmp	r3, #0
 8005154:	d053      	beq.n	80051fe <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005156:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d011      	beq.n	8005186 <UART_RxISR_16BIT_FIFOEN+0xce>
 8005162:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00b      	beq.n	8005186 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	2201      	movs	r2, #1
 8005174:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800517c:	f043 0201 	orr.w	r2, r3, #1
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005186:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800518a:	f003 0302 	and.w	r3, r3, #2
 800518e:	2b00      	cmp	r3, #0
 8005190:	d011      	beq.n	80051b6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8005192:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00b      	beq.n	80051b6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	2202      	movs	r2, #2
 80051a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051ac:	f043 0204 	orr.w	r2, r3, #4
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80051b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80051ba:	f003 0304 	and.w	r3, r3, #4
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d011      	beq.n	80051e6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80051c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80051c6:	f003 0301 	and.w	r3, r3, #1
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00b      	beq.n	80051e6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2204      	movs	r2, #4
 80051d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051dc:	f043 0202 	orr.w	r2, r3, #2
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d006      	beq.n	80051fe <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f7fe fc89 	bl	8003b08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005204:	b29b      	uxth	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	f040 80a5 	bne.w	8005356 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005212:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005214:	e853 3f00 	ldrex	r3, [r3]
 8005218:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800521a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800521c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005220:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	461a      	mov	r2, r3
 800522a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800522e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005232:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005234:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005236:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800523a:	e841 2300 	strex	r3, r2, [r1]
 800523e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005240:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1e2      	bne.n	800520c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	3308      	adds	r3, #8
 800524c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800524e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005250:	e853 3f00 	ldrex	r3, [r3]
 8005254:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005256:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005258:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800525c:	f023 0301 	bic.w	r3, r3, #1
 8005260:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	3308      	adds	r3, #8
 800526a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800526e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005270:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005272:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005274:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005276:	e841 2300 	strex	r3, r2, [r1]
 800527a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800527c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800527e:	2b00      	cmp	r3, #0
 8005280:	d1e1      	bne.n	8005246 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2220      	movs	r2, #32
 8005286:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a60      	ldr	r2, [pc, #384]	@ (800541c <UART_RxISR_16BIT_FIFOEN+0x364>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d021      	beq.n	80052e4 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d01a      	beq.n	80052e4 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052b6:	e853 3f00 	ldrex	r3, [r3]
 80052ba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80052bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80052c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	461a      	mov	r2, r3
 80052cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80052d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80052d2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80052d8:	e841 2300 	strex	r3, r2, [r1]
 80052dc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80052de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d1e4      	bne.n	80052ae <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d130      	bne.n	800534e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052fa:	e853 3f00 	ldrex	r3, [r3]
 80052fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005302:	f023 0310 	bic.w	r3, r3, #16
 8005306:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	461a      	mov	r2, r3
 8005310:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005314:	647b      	str	r3, [r7, #68]	@ 0x44
 8005316:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005318:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800531a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800531c:	e841 2300 	strex	r3, r2, [r1]
 8005320:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005322:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005324:	2b00      	cmp	r3, #0
 8005326:	d1e4      	bne.n	80052f2 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	69db      	ldr	r3, [r3, #28]
 800532e:	f003 0310 	and.w	r3, r3, #16
 8005332:	2b10      	cmp	r3, #16
 8005334:	d103      	bne.n	800533e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2210      	movs	r2, #16
 800533c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005344:	4619      	mov	r1, r3
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f7fe fbe8 	bl	8003b1c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800534c:	e00e      	b.n	800536c <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f7fb fabc 	bl	80008cc <HAL_UART_RxCpltCallback>
        break;
 8005354:	e00a      	b.n	800536c <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005356:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800535a:	2b00      	cmp	r3, #0
 800535c:	d006      	beq.n	800536c <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800535e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005362:	f003 0320 	and.w	r3, r3, #32
 8005366:	2b00      	cmp	r3, #0
 8005368:	f47f aeca 	bne.w	8005100 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005372:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005376:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800537a:	2b00      	cmp	r3, #0
 800537c:	d049      	beq.n	8005412 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005384:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8005388:	429a      	cmp	r2, r3
 800538a:	d242      	bcs.n	8005412 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	3308      	adds	r3, #8
 8005392:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005396:	e853 3f00 	ldrex	r3, [r3]
 800539a:	623b      	str	r3, [r7, #32]
   return(result);
 800539c:	6a3b      	ldr	r3, [r7, #32]
 800539e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053a2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	3308      	adds	r3, #8
 80053ac:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80053b0:	633a      	str	r2, [r7, #48]	@ 0x30
 80053b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80053b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053b8:	e841 2300 	strex	r3, r2, [r1]
 80053bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80053be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d1e3      	bne.n	800538c <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a16      	ldr	r2, [pc, #88]	@ (8005420 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80053c8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	e853 3f00 	ldrex	r3, [r3]
 80053d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f043 0320 	orr.w	r3, r3, #32
 80053de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	461a      	mov	r2, r3
 80053e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053ec:	61fb      	str	r3, [r7, #28]
 80053ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f0:	69b9      	ldr	r1, [r7, #24]
 80053f2:	69fa      	ldr	r2, [r7, #28]
 80053f4:	e841 2300 	strex	r3, r2, [r1]
 80053f8:	617b      	str	r3, [r7, #20]
   return(result);
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d1e4      	bne.n	80053ca <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005400:	e007      	b.n	8005412 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	699a      	ldr	r2, [r3, #24]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f042 0208 	orr.w	r2, r2, #8
 8005410:	619a      	str	r2, [r3, #24]
}
 8005412:	bf00      	nop
 8005414:	37b8      	adds	r7, #184	@ 0xb8
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
 800541a:	bf00      	nop
 800541c:	40008000 	.word	0x40008000
 8005420:	08004b9d 	.word	0x08004b9d

08005424 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005424:	b480      	push	{r7}
 8005426:	b083      	sub	sp, #12
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800542c:	bf00      	nop
 800542e:	370c      	adds	r7, #12
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr

08005438 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005438:	b480      	push	{r7}
 800543a:	b083      	sub	sp, #12
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005440:	bf00      	nop
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr

0800544c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800544c:	b480      	push	{r7}
 800544e:	b083      	sub	sp, #12
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005454:	bf00      	nop
 8005456:	370c      	adds	r7, #12
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800546e:	2b01      	cmp	r3, #1
 8005470:	d101      	bne.n	8005476 <HAL_UARTEx_DisableFifoMode+0x16>
 8005472:	2302      	movs	r3, #2
 8005474:	e027      	b.n	80054c6 <HAL_UARTEx_DisableFifoMode+0x66>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2201      	movs	r2, #1
 800547a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2224      	movs	r2, #36	@ 0x24
 8005482:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f022 0201 	bic.w	r2, r2, #1
 800549c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80054a4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	68fa      	ldr	r2, [r7, #12]
 80054b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2220      	movs	r2, #32
 80054b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80054c4:	2300      	movs	r3, #0
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3714      	adds	r7, #20
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr

080054d2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80054d2:	b580      	push	{r7, lr}
 80054d4:	b084      	sub	sp, #16
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
 80054da:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d101      	bne.n	80054ea <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80054e6:	2302      	movs	r3, #2
 80054e8:	e02d      	b.n	8005546 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2224      	movs	r2, #36	@ 0x24
 80054f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f022 0201 	bic.w	r2, r2, #1
 8005510:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	683a      	ldr	r2, [r7, #0]
 8005522:	430a      	orrs	r2, r1
 8005524:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 f850 	bl	80055cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2220      	movs	r2, #32
 8005538:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3710      	adds	r7, #16
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}

0800554e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800554e:	b580      	push	{r7, lr}
 8005550:	b084      	sub	sp, #16
 8005552:	af00      	add	r7, sp, #0
 8005554:	6078      	str	r0, [r7, #4]
 8005556:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800555e:	2b01      	cmp	r3, #1
 8005560:	d101      	bne.n	8005566 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005562:	2302      	movs	r3, #2
 8005564:	e02d      	b.n	80055c2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2201      	movs	r2, #1
 800556a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2224      	movs	r2, #36	@ 0x24
 8005572:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f022 0201 	bic.w	r2, r2, #1
 800558c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	683a      	ldr	r2, [r7, #0]
 800559e:	430a      	orrs	r2, r1
 80055a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f000 f812 	bl	80055cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	68fa      	ldr	r2, [r7, #12]
 80055ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2220      	movs	r2, #32
 80055b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3710      	adds	r7, #16
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
	...

080055cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b085      	sub	sp, #20
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d108      	bne.n	80055ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80055ec:	e031      	b.n	8005652 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80055ee:	2308      	movs	r3, #8
 80055f0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80055f2:	2308      	movs	r3, #8
 80055f4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	0e5b      	lsrs	r3, r3, #25
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	f003 0307 	and.w	r3, r3, #7
 8005604:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	0f5b      	lsrs	r3, r3, #29
 800560e:	b2db      	uxtb	r3, r3
 8005610:	f003 0307 	and.w	r3, r3, #7
 8005614:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005616:	7bbb      	ldrb	r3, [r7, #14]
 8005618:	7b3a      	ldrb	r2, [r7, #12]
 800561a:	4911      	ldr	r1, [pc, #68]	@ (8005660 <UARTEx_SetNbDataToProcess+0x94>)
 800561c:	5c8a      	ldrb	r2, [r1, r2]
 800561e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005622:	7b3a      	ldrb	r2, [r7, #12]
 8005624:	490f      	ldr	r1, [pc, #60]	@ (8005664 <UARTEx_SetNbDataToProcess+0x98>)
 8005626:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005628:	fb93 f3f2 	sdiv	r3, r3, r2
 800562c:	b29a      	uxth	r2, r3
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005634:	7bfb      	ldrb	r3, [r7, #15]
 8005636:	7b7a      	ldrb	r2, [r7, #13]
 8005638:	4909      	ldr	r1, [pc, #36]	@ (8005660 <UARTEx_SetNbDataToProcess+0x94>)
 800563a:	5c8a      	ldrb	r2, [r1, r2]
 800563c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005640:	7b7a      	ldrb	r2, [r7, #13]
 8005642:	4908      	ldr	r1, [pc, #32]	@ (8005664 <UARTEx_SetNbDataToProcess+0x98>)
 8005644:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005646:	fb93 f3f2 	sdiv	r3, r3, r2
 800564a:	b29a      	uxth	r2, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005652:	bf00      	nop
 8005654:	3714      	adds	r7, #20
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	08005718 	.word	0x08005718
 8005664:	08005720 	.word	0x08005720

08005668 <memset>:
 8005668:	4402      	add	r2, r0
 800566a:	4603      	mov	r3, r0
 800566c:	4293      	cmp	r3, r2
 800566e:	d100      	bne.n	8005672 <memset+0xa>
 8005670:	4770      	bx	lr
 8005672:	f803 1b01 	strb.w	r1, [r3], #1
 8005676:	e7f9      	b.n	800566c <memset+0x4>

08005678 <__libc_init_array>:
 8005678:	b570      	push	{r4, r5, r6, lr}
 800567a:	4d0d      	ldr	r5, [pc, #52]	@ (80056b0 <__libc_init_array+0x38>)
 800567c:	4c0d      	ldr	r4, [pc, #52]	@ (80056b4 <__libc_init_array+0x3c>)
 800567e:	1b64      	subs	r4, r4, r5
 8005680:	10a4      	asrs	r4, r4, #2
 8005682:	2600      	movs	r6, #0
 8005684:	42a6      	cmp	r6, r4
 8005686:	d109      	bne.n	800569c <__libc_init_array+0x24>
 8005688:	4d0b      	ldr	r5, [pc, #44]	@ (80056b8 <__libc_init_array+0x40>)
 800568a:	4c0c      	ldr	r4, [pc, #48]	@ (80056bc <__libc_init_array+0x44>)
 800568c:	f000 f818 	bl	80056c0 <_init>
 8005690:	1b64      	subs	r4, r4, r5
 8005692:	10a4      	asrs	r4, r4, #2
 8005694:	2600      	movs	r6, #0
 8005696:	42a6      	cmp	r6, r4
 8005698:	d105      	bne.n	80056a6 <__libc_init_array+0x2e>
 800569a:	bd70      	pop	{r4, r5, r6, pc}
 800569c:	f855 3b04 	ldr.w	r3, [r5], #4
 80056a0:	4798      	blx	r3
 80056a2:	3601      	adds	r6, #1
 80056a4:	e7ee      	b.n	8005684 <__libc_init_array+0xc>
 80056a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80056aa:	4798      	blx	r3
 80056ac:	3601      	adds	r6, #1
 80056ae:	e7f2      	b.n	8005696 <__libc_init_array+0x1e>
 80056b0:	08005730 	.word	0x08005730
 80056b4:	08005730 	.word	0x08005730
 80056b8:	08005730 	.word	0x08005730
 80056bc:	08005734 	.word	0x08005734

080056c0 <_init>:
 80056c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056c2:	bf00      	nop
 80056c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056c6:	bc08      	pop	{r3}
 80056c8:	469e      	mov	lr, r3
 80056ca:	4770      	bx	lr

080056cc <_fini>:
 80056cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ce:	bf00      	nop
 80056d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056d2:	bc08      	pop	{r3}
 80056d4:	469e      	mov	lr, r3
 80056d6:	4770      	bx	lr
