# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab9Dummy.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/FA.vhd" \
"../../../../Lab9Dummy.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/HA.vhd" \
"../../../../Lab9Dummy.srcs/sources_1/new/RCA_3.vhd" \
"../../../../Lab9Dummy.srcs/sim_1/new/TB_RCA_3.vhd" \

# Do not sort compile order
nosort
