#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f89ec40e7c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f89ec40e930 .scope module, "Register_8B_t" "Register_8B_t" 3 2;
 .timescale 0 0;
v0x7f89ec428460_0 .var "clock", 0 0;
v0x7f89ec428500_0 .var "input_clear", 0 0;
v0x7f89ec4285a0_0 .var "input_clock_enable", 0 0;
v0x7f89ec428650_0 .var "input_d", 7 0;
v0x7f89ec428700_0 .net "output_q", 7 0, L_0x7f89ec42d9e0;  1 drivers
S_0x7f89ec40eaa0 .scope module, "r" "Register_8B" 3 6, 4 2 0, S_0x7f89ec40e930;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 8 "q";
v0x7f89ec426ea0_0 .net *"_ivl_11", 0 0, L_0x7f89ec428970;  1 drivers
v0x7f89ec426f40_0 .net *"_ivl_16", 0 0, L_0x7f89ec428c70;  1 drivers
v0x7f89ec426fe0_0 .net *"_ivl_20", 0 0, L_0x7f89ec428d80;  1 drivers
v0x7f89ec427080_0 .net *"_ivl_24", 0 0, L_0x7f89ec428e20;  1 drivers
v0x7f89ec427130_0 .net *"_ivl_28", 0 0, L_0x7f89ec428f00;  1 drivers
v0x7f89ec427220_0 .net *"_ivl_3", 0 0, L_0x7f89ec4287d0;  1 drivers
v0x7f89ec4272d0_0 .net *"_ivl_33", 0 0, L_0x7f89ec429210;  1 drivers
v0x7f89ec427380_0 .net *"_ivl_37", 0 0, L_0x7f89ec42d2a0;  1 drivers
v0x7f89ec427430_0 .net *"_ivl_41", 0 0, L_0x7f89ec42d3a0;  1 drivers
v0x7f89ec427540_0 .net *"_ivl_45", 0 0, L_0x7f89ec42d4c0;  1 drivers
v0x7f89ec4275f0_0 .net *"_ivl_49", 0 0, L_0x7f89ec42d5d0;  1 drivers
v0x7f89ec4276a0_0 .net *"_ivl_53", 0 0, L_0x7f89ec42d670;  1 drivers
v0x7f89ec427750_0 .net *"_ivl_57", 0 0, L_0x7f89ec42d790;  1 drivers
v0x7f89ec427800_0 .net *"_ivl_61", 0 0, L_0x7f89ec42d8b0;  1 drivers
v0x7f89ec4278b0_0 .net *"_ivl_66", 0 0, L_0x7f89ec42db40;  1 drivers
v0x7f89ec427960_0 .net *"_ivl_7", 0 0, L_0x7f89ec4288d0;  1 drivers
v0x7f89ec427a10_0 .net "clear", 0 0, v0x7f89ec428500_0;  1 drivers
v0x7f89ec427ba0_0 .net "clock", 0 0, v0x7f89ec428460_0;  1 drivers
v0x7f89ec427c30_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  1 drivers
v0x7f89ec427cc0_0 .net "d", 7 0, v0x7f89ec428650_0;  1 drivers
v0x7f89ec427d50_0 .net "d1", 3 0, L_0x7f89ec428ad0;  1 drivers
v0x7f89ec427e00_0 .net "d2", 3 0, L_0x7f89ec4290a0;  1 drivers
v0x7f89ec427e90_0 .net "q", 7 0, L_0x7f89ec42d9e0;  alias, 1 drivers
v0x7f89ec427f20_0 .net "q1", 3 0, L_0x7f89ec42b390;  1 drivers
v0x7f89ec427fb0_0 .net "q2", 3 0, L_0x7f89ec42d200;  1 drivers
L_0x7f89ec4287d0 .part v0x7f89ec428650_0, 0, 1;
L_0x7f89ec4288d0 .part v0x7f89ec428650_0, 1, 1;
L_0x7f89ec428970 .part v0x7f89ec428650_0, 2, 1;
L_0x7f89ec428ad0 .concat8 [ 1 1 1 1], L_0x7f89ec4287d0, L_0x7f89ec4288d0, L_0x7f89ec428970, L_0x7f89ec428c70;
L_0x7f89ec428c70 .part v0x7f89ec428650_0, 3, 1;
L_0x7f89ec428d80 .part v0x7f89ec428650_0, 4, 1;
L_0x7f89ec428e20 .part v0x7f89ec428650_0, 5, 1;
L_0x7f89ec428f00 .part v0x7f89ec428650_0, 6, 1;
L_0x7f89ec4290a0 .concat8 [ 1 1 1 1], L_0x7f89ec428d80, L_0x7f89ec428e20, L_0x7f89ec428f00, L_0x7f89ec429210;
L_0x7f89ec429210 .part v0x7f89ec428650_0, 7, 1;
L_0x7f89ec42d2a0 .part L_0x7f89ec42b390, 0, 1;
L_0x7f89ec42d3a0 .part L_0x7f89ec42b390, 1, 1;
L_0x7f89ec42d4c0 .part L_0x7f89ec42b390, 2, 1;
L_0x7f89ec42d5d0 .part L_0x7f89ec42b390, 3, 1;
L_0x7f89ec42d670 .part L_0x7f89ec42d200, 0, 1;
L_0x7f89ec42d790 .part L_0x7f89ec42d200, 1, 1;
L_0x7f89ec42d8b0 .part L_0x7f89ec42d200, 2, 1;
LS_0x7f89ec42d9e0_0_0 .concat8 [ 1 1 1 1], L_0x7f89ec42d2a0, L_0x7f89ec42d3a0, L_0x7f89ec42d4c0, L_0x7f89ec42d5d0;
LS_0x7f89ec42d9e0_0_4 .concat8 [ 1 1 1 1], L_0x7f89ec42d670, L_0x7f89ec42d790, L_0x7f89ec42d8b0, L_0x7f89ec42db40;
L_0x7f89ec42d9e0 .concat8 [ 4 4 0 0], LS_0x7f89ec42d9e0_0_0, LS_0x7f89ec42d9e0_0_4;
L_0x7f89ec42db40 .part L_0x7f89ec42d200, 3, 1;
S_0x7f89ec40ec90 .scope module, "r1" "Register_4B" 4 18, 5 2 0, S_0x7f89ec40eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 4 "q";
v0x7f89ec4229d0_0 .net "clear", 0 0, v0x7f89ec428500_0;  alias, 1 drivers
v0x7f89ec422a70_0 .net "clock", 0 0, v0x7f89ec428460_0;  alias, 1 drivers
v0x7f89ec422b10_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  alias, 1 drivers
v0x7f89ec422ba0_0 .net "d", 3 0, L_0x7f89ec428ad0;  alias, 1 drivers
v0x7f89ec422c30_0 .net "q", 3 0, L_0x7f89ec42b390;  alias, 1 drivers
L_0x7f89ec42a290 .part L_0x7f89ec428ad0, 0, 1;
L_0x7f89ec42a3b0 .part L_0x7f89ec428ad0, 1, 1;
L_0x7f89ec42b150 .part L_0x7f89ec428ad0, 2, 1;
L_0x7f89ec42b270 .part L_0x7f89ec428ad0, 3, 1;
L_0x7f89ec42b390 .concat8 [ 1 1 1 1], L_0x7f89ec424080, L_0x7f89ec42a1a0, L_0x7f89ec42aa10, L_0x7f89ec42b060;
S_0x7f89ec40eeb0 .scope module, "r1" "Register_2B" 5 7, 6 2 0, S_0x7f89ec40ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "clock_enable";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q0";
    .port_info 6 /OUTPUT 1 "q1";
v0x7f89ec420740_0 .net "clear", 0 0, v0x7f89ec428500_0;  alias, 1 drivers
v0x7f89ec420810_0 .net "clock", 0 0, v0x7f89ec428460_0;  alias, 1 drivers
v0x7f89ec4208e0_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  alias, 1 drivers
v0x7f89ec420970_0 .net "d0", 0 0, L_0x7f89ec42a290;  1 drivers
v0x7f89ec420a00_0 .net "d1", 0 0, L_0x7f89ec42a3b0;  1 drivers
v0x7f89ec420ad0_0 .net "q0", 0 0, L_0x7f89ec424080;  1 drivers
v0x7f89ec420b60_0 .net "q1", 0 0, L_0x7f89ec42a1a0;  1 drivers
S_0x7f89ec40f160 .scope module, "f1" "FDCE" 6 6, 7 1 0, S_0x7f89ec40eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7f89ec4292b0 .functor AND 1, v0x7f89ec428460_0, v0x7f89ec4285a0_0, C4<1>, C4<1>;
L_0x7f89ec424360 .functor NAND 1, L_0x7f89ec42a290, L_0x7f89ec4292b0, C4<1>, C4<1>;
L_0x7f89ec4241d0 .functor NOT 1, L_0x7f89ec42a290, C4<0>, C4<0>, C4<0>;
L_0x7f89ec424240 .functor NAND 1, L_0x7f89ec4292b0, L_0x7f89ec4241d0, C4<1>, C4<1>;
L_0x7f89ec429760 .functor NAND 1, L_0x7f89ec424360, L_0x7f89ec429840, C4<1>, C4<1>;
L_0x7f89ec429840 .functor NAND 1, L_0x7f89ec429760, L_0x7f89ec424240, C4<1>, C4<1>;
L_0x7f89ec429970 .functor NOT 1, v0x7f89ec428500_0, C4<0>, C4<0>, C4<0>;
L_0x7f89ec424080 .functor AND 1, L_0x7f89ec429970, L_0x7f89ec429760, C4<1>, C4<1>;
v0x7f89ec40f3e0_0 .net "clear", 0 0, v0x7f89ec428500_0;  alias, 1 drivers
v0x7f89ec41f490_0 .net "clock", 0 0, v0x7f89ec428460_0;  alias, 1 drivers
v0x7f89ec41f530_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  alias, 1 drivers
v0x7f89ec41f5c0_0 .net "d", 0 0, L_0x7f89ec42a290;  alias, 1 drivers
v0x7f89ec41f660_0 .net "q", 0 0, L_0x7f89ec424080;  alias, 1 drivers
v0x7f89ec41f740_0 .net "w1", 0 0, L_0x7f89ec4292b0;  1 drivers
v0x7f89ec41f7e0_0 .net "w2", 0 0, L_0x7f89ec424360;  1 drivers
v0x7f89ec41f880_0 .net "w3", 0 0, L_0x7f89ec4241d0;  1 drivers
v0x7f89ec41f920_0 .net "w4", 0 0, L_0x7f89ec424240;  1 drivers
v0x7f89ec41fa30_0 .net "w5", 0 0, L_0x7f89ec429760;  1 drivers
v0x7f89ec41fac0_0 .net "w6", 0 0, L_0x7f89ec429840;  1 drivers
v0x7f89ec41fb60_0 .net "w7", 0 0, L_0x7f89ec429970;  1 drivers
S_0x7f89ec41fc80 .scope module, "f2" "FDCE" 6 7, 7 1 0, S_0x7f89ec40eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7f89ec429c20 .functor AND 1, v0x7f89ec428460_0, v0x7f89ec4285a0_0, C4<1>, C4<1>;
L_0x7f89ec429c90 .functor NAND 1, L_0x7f89ec42a3b0, L_0x7f89ec429c20, C4<1>, C4<1>;
L_0x7f89ec429d80 .functor NOT 1, L_0x7f89ec42a3b0, C4<0>, C4<0>, C4<0>;
L_0x7f89ec429df0 .functor NAND 1, L_0x7f89ec429c20, L_0x7f89ec429d80, C4<1>, C4<1>;
L_0x7f89ec429ec0 .functor NAND 1, L_0x7f89ec429c90, L_0x7f89ec429fc0, C4<1>, C4<1>;
L_0x7f89ec429fc0 .functor NAND 1, L_0x7f89ec429ec0, L_0x7f89ec429df0, C4<1>, C4<1>;
L_0x7f89ec42a0f0 .functor NOT 1, v0x7f89ec428500_0, C4<0>, C4<0>, C4<0>;
L_0x7f89ec42a1a0 .functor AND 1, L_0x7f89ec42a0f0, L_0x7f89ec429ec0, C4<1>, C4<1>;
v0x7f89ec41fec0_0 .net "clear", 0 0, v0x7f89ec428500_0;  alias, 1 drivers
v0x7f89ec41ff50_0 .net "clock", 0 0, v0x7f89ec428460_0;  alias, 1 drivers
v0x7f89ec420000_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  alias, 1 drivers
v0x7f89ec4200d0_0 .net "d", 0 0, L_0x7f89ec42a3b0;  alias, 1 drivers
v0x7f89ec420160_0 .net "q", 0 0, L_0x7f89ec42a1a0;  alias, 1 drivers
v0x7f89ec420230_0 .net "w1", 0 0, L_0x7f89ec429c20;  1 drivers
v0x7f89ec4202c0_0 .net "w2", 0 0, L_0x7f89ec429c90;  1 drivers
v0x7f89ec420350_0 .net "w3", 0 0, L_0x7f89ec429d80;  1 drivers
v0x7f89ec4203e0_0 .net "w4", 0 0, L_0x7f89ec429df0;  1 drivers
v0x7f89ec4204f0_0 .net "w5", 0 0, L_0x7f89ec429ec0;  1 drivers
v0x7f89ec420580_0 .net "w6", 0 0, L_0x7f89ec429fc0;  1 drivers
v0x7f89ec420620_0 .net "w7", 0 0, L_0x7f89ec42a0f0;  1 drivers
S_0x7f89ec420c50 .scope module, "r2" "Register_2B" 5 8, 6 2 0, S_0x7f89ec40ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "clock_enable";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q0";
    .port_info 6 /OUTPUT 1 "q1";
v0x7f89ec422520_0 .net "clear", 0 0, v0x7f89ec428500_0;  alias, 1 drivers
v0x7f89ec4225b0_0 .net "clock", 0 0, v0x7f89ec428460_0;  alias, 1 drivers
v0x7f89ec422640_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  alias, 1 drivers
v0x7f89ec4226d0_0 .net "d0", 0 0, L_0x7f89ec42b150;  1 drivers
v0x7f89ec422760_0 .net "d1", 0 0, L_0x7f89ec42b270;  1 drivers
v0x7f89ec422830_0 .net "q0", 0 0, L_0x7f89ec42aa10;  1 drivers
v0x7f89ec4228c0_0 .net "q1", 0 0, L_0x7f89ec42b060;  1 drivers
S_0x7f89ec420ed0 .scope module, "f1" "FDCE" 6 6, 7 1 0, S_0x7f89ec420c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7f89ec42a550 .functor AND 1, v0x7f89ec428460_0, v0x7f89ec4285a0_0, C4<1>, C4<1>;
L_0x7f89ec42a5c0 .functor NAND 1, L_0x7f89ec42b150, L_0x7f89ec42a550, C4<1>, C4<1>;
L_0x7f89ec42a630 .functor NOT 1, L_0x7f89ec42b150, C4<0>, C4<0>, C4<0>;
L_0x7f89ec42a6a0 .functor NAND 1, L_0x7f89ec42a550, L_0x7f89ec42a630, C4<1>, C4<1>;
L_0x7f89ec42a750 .functor NAND 1, L_0x7f89ec42a5c0, L_0x7f89ec42a830, C4<1>, C4<1>;
L_0x7f89ec42a830 .functor NAND 1, L_0x7f89ec42a750, L_0x7f89ec42a6a0, C4<1>, C4<1>;
L_0x7f89ec42a960 .functor NOT 1, v0x7f89ec428500_0, C4<0>, C4<0>, C4<0>;
L_0x7f89ec42aa10 .functor AND 1, L_0x7f89ec42a960, L_0x7f89ec42a750, C4<1>, C4<1>;
v0x7f89ec421140_0 .net "clear", 0 0, v0x7f89ec428500_0;  alias, 1 drivers
v0x7f89ec4211e0_0 .net "clock", 0 0, v0x7f89ec428460_0;  alias, 1 drivers
v0x7f89ec421280_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  alias, 1 drivers
v0x7f89ec421330_0 .net "d", 0 0, L_0x7f89ec42b150;  alias, 1 drivers
v0x7f89ec4213c0_0 .net "q", 0 0, L_0x7f89ec42aa10;  alias, 1 drivers
v0x7f89ec421490_0 .net "w1", 0 0, L_0x7f89ec42a550;  1 drivers
v0x7f89ec421530_0 .net "w2", 0 0, L_0x7f89ec42a5c0;  1 drivers
v0x7f89ec4215d0_0 .net "w3", 0 0, L_0x7f89ec42a630;  1 drivers
v0x7f89ec421670_0 .net "w4", 0 0, L_0x7f89ec42a6a0;  1 drivers
v0x7f89ec421780_0 .net "w5", 0 0, L_0x7f89ec42a750;  1 drivers
v0x7f89ec421810_0 .net "w6", 0 0, L_0x7f89ec42a830;  1 drivers
v0x7f89ec4218b0_0 .net "w7", 0 0, L_0x7f89ec42a960;  1 drivers
S_0x7f89ec4219d0 .scope module, "f2" "FDCE" 6 7, 7 1 0, S_0x7f89ec420c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7f89ec42ab00 .functor AND 1, v0x7f89ec428460_0, v0x7f89ec4285a0_0, C4<1>, C4<1>;
L_0x7f89ec42ab70 .functor NAND 1, L_0x7f89ec42b270, L_0x7f89ec42ab00, C4<1>, C4<1>;
L_0x7f89ec42ac60 .functor NOT 1, L_0x7f89ec42b270, C4<0>, C4<0>, C4<0>;
L_0x7f89ec42acd0 .functor NAND 1, L_0x7f89ec42ab00, L_0x7f89ec42ac60, C4<1>, C4<1>;
L_0x7f89ec42ada0 .functor NAND 1, L_0x7f89ec42ab70, L_0x7f89ec42ae80, C4<1>, C4<1>;
L_0x7f89ec42ae80 .functor NAND 1, L_0x7f89ec42ada0, L_0x7f89ec42acd0, C4<1>, C4<1>;
L_0x7f89ec42afb0 .functor NOT 1, v0x7f89ec428500_0, C4<0>, C4<0>, C4<0>;
L_0x7f89ec42b060 .functor AND 1, L_0x7f89ec42afb0, L_0x7f89ec42ada0, C4<1>, C4<1>;
v0x7f89ec421c10_0 .net "clear", 0 0, v0x7f89ec428500_0;  alias, 1 drivers
v0x7f89ec421d20_0 .net "clock", 0 0, v0x7f89ec428460_0;  alias, 1 drivers
v0x7f89ec421e30_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  alias, 1 drivers
v0x7f89ec421f40_0 .net "d", 0 0, L_0x7f89ec42b270;  alias, 1 drivers
v0x7f89ec421fd0_0 .net "q", 0 0, L_0x7f89ec42b060;  alias, 1 drivers
v0x7f89ec422060_0 .net "w1", 0 0, L_0x7f89ec42ab00;  1 drivers
v0x7f89ec4220f0_0 .net "w2", 0 0, L_0x7f89ec42ab70;  1 drivers
v0x7f89ec422180_0 .net "w3", 0 0, L_0x7f89ec42ac60;  1 drivers
v0x7f89ec422210_0 .net "w4", 0 0, L_0x7f89ec42acd0;  1 drivers
v0x7f89ec422320_0 .net "w5", 0 0, L_0x7f89ec42ada0;  1 drivers
v0x7f89ec4223b0_0 .net "w6", 0 0, L_0x7f89ec42ae80;  1 drivers
v0x7f89ec422440_0 .net "w7", 0 0, L_0x7f89ec42afb0;  1 drivers
S_0x7f89ec422d80 .scope module, "r2" "Register_4B" 4 19, 5 2 0, S_0x7f89ec40eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 4 "q";
v0x7f89ec426af0_0 .net "clear", 0 0, v0x7f89ec428500_0;  alias, 1 drivers
v0x7f89ec426b90_0 .net "clock", 0 0, v0x7f89ec428460_0;  alias, 1 drivers
v0x7f89ec426c30_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  alias, 1 drivers
v0x7f89ec426cc0_0 .net "d", 3 0, L_0x7f89ec4290a0;  alias, 1 drivers
v0x7f89ec426d50_0 .net "q", 3 0, L_0x7f89ec42d200;  alias, 1 drivers
L_0x7f89ec42c0e0 .part L_0x7f89ec4290a0, 0, 1;
L_0x7f89ec42c200 .part L_0x7f89ec4290a0, 1, 1;
L_0x7f89ec42cfc0 .part L_0x7f89ec4290a0, 2, 1;
L_0x7f89ec42d0e0 .part L_0x7f89ec4290a0, 3, 1;
L_0x7f89ec42d200 .concat8 [ 1 1 1 1], L_0x7f89ec42b9b0, L_0x7f89ec42bff0, L_0x7f89ec42c860, L_0x7f89ec42ced0;
S_0x7f89ec422fc0 .scope module, "r1" "Register_2B" 5 7, 6 2 0, S_0x7f89ec422d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "clock_enable";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q0";
    .port_info 6 /OUTPUT 1 "q1";
v0x7f89ec424980_0 .net "clear", 0 0, v0x7f89ec428500_0;  alias, 1 drivers
v0x7f89ec424a10_0 .net "clock", 0 0, v0x7f89ec428460_0;  alias, 1 drivers
v0x7f89ec424aa0_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  alias, 1 drivers
v0x7f89ec424b30_0 .net "d0", 0 0, L_0x7f89ec42c0e0;  1 drivers
v0x7f89ec424bc0_0 .net "d1", 0 0, L_0x7f89ec42c200;  1 drivers
v0x7f89ec424c90_0 .net "q0", 0 0, L_0x7f89ec42b9b0;  1 drivers
v0x7f89ec424d20_0 .net "q1", 0 0, L_0x7f89ec42bff0;  1 drivers
S_0x7f89ec423270 .scope module, "f1" "FDCE" 6 6, 7 1 0, S_0x7f89ec422fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7f89ec42b430 .functor AND 1, v0x7f89ec428460_0, v0x7f89ec4285a0_0, C4<1>, C4<1>;
L_0x7f89ec42b4a0 .functor NAND 1, L_0x7f89ec42c0e0, L_0x7f89ec42b430, C4<1>, C4<1>;
L_0x7f89ec42b590 .functor NOT 1, L_0x7f89ec42c0e0, C4<0>, C4<0>, C4<0>;
L_0x7f89ec42b600 .functor NAND 1, L_0x7f89ec42b430, L_0x7f89ec42b590, C4<1>, C4<1>;
L_0x7f89ec42b6d0 .functor NAND 1, L_0x7f89ec42b4a0, L_0x7f89ec42b7d0, C4<1>, C4<1>;
L_0x7f89ec42b7d0 .functor NAND 1, L_0x7f89ec42b6d0, L_0x7f89ec42b600, C4<1>, C4<1>;
L_0x7f89ec42b900 .functor NOT 1, v0x7f89ec428500_0, C4<0>, C4<0>, C4<0>;
L_0x7f89ec42b9b0 .functor AND 1, L_0x7f89ec42b900, L_0x7f89ec42b6d0, C4<1>, C4<1>;
v0x7f89ec4234e0_0 .net "clear", 0 0, v0x7f89ec428500_0;  alias, 1 drivers
v0x7f89ec423580_0 .net "clock", 0 0, v0x7f89ec428460_0;  alias, 1 drivers
v0x7f89ec423620_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  alias, 1 drivers
v0x7f89ec4236d0_0 .net "d", 0 0, L_0x7f89ec42c0e0;  alias, 1 drivers
v0x7f89ec423760_0 .net "q", 0 0, L_0x7f89ec42b9b0;  alias, 1 drivers
v0x7f89ec423830_0 .net "w1", 0 0, L_0x7f89ec42b430;  1 drivers
v0x7f89ec4238d0_0 .net "w2", 0 0, L_0x7f89ec42b4a0;  1 drivers
v0x7f89ec423970_0 .net "w3", 0 0, L_0x7f89ec42b590;  1 drivers
v0x7f89ec423a10_0 .net "w4", 0 0, L_0x7f89ec42b600;  1 drivers
v0x7f89ec423b20_0 .net "w5", 0 0, L_0x7f89ec42b6d0;  1 drivers
v0x7f89ec423bb0_0 .net "w6", 0 0, L_0x7f89ec42b7d0;  1 drivers
v0x7f89ec423c50_0 .net "w7", 0 0, L_0x7f89ec42b900;  1 drivers
S_0x7f89ec423d70 .scope module, "f2" "FDCE" 6 7, 7 1 0, S_0x7f89ec422fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7f89ec42baa0 .functor AND 1, v0x7f89ec428460_0, v0x7f89ec4285a0_0, C4<1>, C4<1>;
L_0x7f89ec42bb10 .functor NAND 1, L_0x7f89ec42c200, L_0x7f89ec42baa0, C4<1>, C4<1>;
L_0x7f89ec42bc00 .functor NOT 1, L_0x7f89ec42c200, C4<0>, C4<0>, C4<0>;
L_0x7f89ec42bc70 .functor NAND 1, L_0x7f89ec42baa0, L_0x7f89ec42bc00, C4<1>, C4<1>;
L_0x7f89ec42bd40 .functor NAND 1, L_0x7f89ec42bb10, L_0x7f89ec42bdf0, C4<1>, C4<1>;
L_0x7f89ec42bdf0 .functor NAND 1, L_0x7f89ec42bd40, L_0x7f89ec42bc70, C4<1>, C4<1>;
L_0x7f89ec42bf40 .functor NOT 1, v0x7f89ec428500_0, C4<0>, C4<0>, C4<0>;
L_0x7f89ec42bff0 .functor AND 1, L_0x7f89ec42bf40, L_0x7f89ec42bd40, C4<1>, C4<1>;
v0x7f89ec423fb0_0 .net "clear", 0 0, v0x7f89ec428500_0;  alias, 1 drivers
v0x7f89ec424140_0 .net "clock", 0 0, v0x7f89ec428460_0;  alias, 1 drivers
v0x7f89ec4242d0_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  alias, 1 drivers
v0x7f89ec424460_0 .net "d", 0 0, L_0x7f89ec42c200;  alias, 1 drivers
v0x7f89ec4244f0_0 .net "q", 0 0, L_0x7f89ec42bff0;  alias, 1 drivers
v0x7f89ec424580_0 .net "w1", 0 0, L_0x7f89ec42baa0;  1 drivers
v0x7f89ec424610_0 .net "w2", 0 0, L_0x7f89ec42bb10;  1 drivers
v0x7f89ec4246a0_0 .net "w3", 0 0, L_0x7f89ec42bc00;  1 drivers
v0x7f89ec424730_0 .net "w4", 0 0, L_0x7f89ec42bc70;  1 drivers
v0x7f89ec4247c0_0 .net "w5", 0 0, L_0x7f89ec42bd40;  1 drivers
v0x7f89ec424850_0 .net "w6", 0 0, L_0x7f89ec42bdf0;  1 drivers
v0x7f89ec4248e0_0 .net "w7", 0 0, L_0x7f89ec42bf40;  1 drivers
S_0x7f89ec424e30 .scope module, "r2" "Register_2B" 5 8, 6 2 0, S_0x7f89ec422d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "clock_enable";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q0";
    .port_info 6 /OUTPUT 1 "q1";
v0x7f89ec426640_0 .net "clear", 0 0, v0x7f89ec428500_0;  alias, 1 drivers
v0x7f89ec4266d0_0 .net "clock", 0 0, v0x7f89ec428460_0;  alias, 1 drivers
v0x7f89ec426760_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  alias, 1 drivers
v0x7f89ec4267f0_0 .net "d0", 0 0, L_0x7f89ec42cfc0;  1 drivers
v0x7f89ec426880_0 .net "d1", 0 0, L_0x7f89ec42d0e0;  1 drivers
v0x7f89ec426950_0 .net "q0", 0 0, L_0x7f89ec42c860;  1 drivers
v0x7f89ec4269e0_0 .net "q1", 0 0, L_0x7f89ec42ced0;  1 drivers
S_0x7f89ec4250b0 .scope module, "f1" "FDCE" 6 6, 7 1 0, S_0x7f89ec424e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7f89ec42c3a0 .functor AND 1, v0x7f89ec428460_0, v0x7f89ec4285a0_0, C4<1>, C4<1>;
L_0x7f89ec42c410 .functor NAND 1, L_0x7f89ec42cfc0, L_0x7f89ec42c3a0, C4<1>, C4<1>;
L_0x7f89ec42c480 .functor NOT 1, L_0x7f89ec42cfc0, C4<0>, C4<0>, C4<0>;
L_0x7f89ec42c4f0 .functor NAND 1, L_0x7f89ec42c3a0, L_0x7f89ec42c480, C4<1>, C4<1>;
L_0x7f89ec42c5a0 .functor NAND 1, L_0x7f89ec42c410, L_0x7f89ec42c680, C4<1>, C4<1>;
L_0x7f89ec42c680 .functor NAND 1, L_0x7f89ec42c5a0, L_0x7f89ec42c4f0, C4<1>, C4<1>;
L_0x7f89ec42c7b0 .functor NOT 1, v0x7f89ec428500_0, C4<0>, C4<0>, C4<0>;
L_0x7f89ec42c860 .functor AND 1, L_0x7f89ec42c7b0, L_0x7f89ec42c5a0, C4<1>, C4<1>;
v0x7f89ec425320_0 .net "clear", 0 0, v0x7f89ec428500_0;  alias, 1 drivers
v0x7f89ec4253c0_0 .net "clock", 0 0, v0x7f89ec428460_0;  alias, 1 drivers
v0x7f89ec425460_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  alias, 1 drivers
v0x7f89ec425510_0 .net "d", 0 0, L_0x7f89ec42cfc0;  alias, 1 drivers
v0x7f89ec4255a0_0 .net "q", 0 0, L_0x7f89ec42c860;  alias, 1 drivers
v0x7f89ec425670_0 .net "w1", 0 0, L_0x7f89ec42c3a0;  1 drivers
v0x7f89ec425710_0 .net "w2", 0 0, L_0x7f89ec42c410;  1 drivers
v0x7f89ec4257b0_0 .net "w3", 0 0, L_0x7f89ec42c480;  1 drivers
v0x7f89ec425850_0 .net "w4", 0 0, L_0x7f89ec42c4f0;  1 drivers
v0x7f89ec425960_0 .net "w5", 0 0, L_0x7f89ec42c5a0;  1 drivers
v0x7f89ec4259f0_0 .net "w6", 0 0, L_0x7f89ec42c680;  1 drivers
v0x7f89ec425a90_0 .net "w7", 0 0, L_0x7f89ec42c7b0;  1 drivers
S_0x7f89ec425bb0 .scope module, "f2" "FDCE" 6 7, 7 1 0, S_0x7f89ec424e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
L_0x7f89ec42c950 .functor AND 1, v0x7f89ec428460_0, v0x7f89ec4285a0_0, C4<1>, C4<1>;
L_0x7f89ec42c9c0 .functor NAND 1, L_0x7f89ec42d0e0, L_0x7f89ec42c950, C4<1>, C4<1>;
L_0x7f89ec42cab0 .functor NOT 1, L_0x7f89ec42d0e0, C4<0>, C4<0>, C4<0>;
L_0x7f89ec42cb20 .functor NAND 1, L_0x7f89ec42c950, L_0x7f89ec42cab0, C4<1>, C4<1>;
L_0x7f89ec42cbf0 .functor NAND 1, L_0x7f89ec42c9c0, L_0x7f89ec42ccf0, C4<1>, C4<1>;
L_0x7f89ec42ccf0 .functor NAND 1, L_0x7f89ec42cbf0, L_0x7f89ec42cb20, C4<1>, C4<1>;
L_0x7f89ec42ce20 .functor NOT 1, v0x7f89ec428500_0, C4<0>, C4<0>, C4<0>;
L_0x7f89ec42ced0 .functor AND 1, L_0x7f89ec42ce20, L_0x7f89ec42cbf0, C4<1>, C4<1>;
v0x7f89ec425df0_0 .net "clear", 0 0, v0x7f89ec428500_0;  alias, 1 drivers
v0x7f89ec425e80_0 .net "clock", 0 0, v0x7f89ec428460_0;  alias, 1 drivers
v0x7f89ec425f10_0 .net "clock_enable", 0 0, v0x7f89ec4285a0_0;  alias, 1 drivers
v0x7f89ec425fa0_0 .net "d", 0 0, L_0x7f89ec42d0e0;  alias, 1 drivers
v0x7f89ec426030_0 .net "q", 0 0, L_0x7f89ec42ced0;  alias, 1 drivers
v0x7f89ec426100_0 .net "w1", 0 0, L_0x7f89ec42c950;  1 drivers
v0x7f89ec4261a0_0 .net "w2", 0 0, L_0x7f89ec42c9c0;  1 drivers
v0x7f89ec426240_0 .net "w3", 0 0, L_0x7f89ec42cab0;  1 drivers
v0x7f89ec4262e0_0 .net "w4", 0 0, L_0x7f89ec42cb20;  1 drivers
v0x7f89ec4263f0_0 .net "w5", 0 0, L_0x7f89ec42cbf0;  1 drivers
v0x7f89ec426480_0 .net "w6", 0 0, L_0x7f89ec42ccf0;  1 drivers
v0x7f89ec426520_0 .net "w7", 0 0, L_0x7f89ec42ce20;  1 drivers
S_0x7f89ec4280a0 .scope task, "test" "test" 3 8, 3 8 0, S_0x7f89ec40e930;
 .timescale 0 0;
v0x7f89ec428270_0 .var "CE", 7 0;
v0x7f89ec428300_0 .var "CLR", 7 0;
v0x7f89ec4283a0_0 .var "D", 7 0;
TD_Register_8B_t.test ;
    %load/vec4 v0x7f89ec4283a0_0;
    %store/vec4 v0x7f89ec428650_0, 0, 8;
    %load/vec4 v0x7f89ec428270_0;
    %pad/u 1;
    %store/vec4 v0x7f89ec4285a0_0, 0, 1;
    %load/vec4 v0x7f89ec428300_0;
    %pad/u 1;
    %store/vec4 v0x7f89ec428500_0, 0, 1;
    %delay 100, 0;
    %end;
    .scope S_0x7f89ec40e930;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f89ec428460_0, 0, 1;
    %vpi_call/w 3 17 "$dumpfile", "result.vcd" {0 0 0};
    %vpi_call/w 3 18 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f89ec4283a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f89ec428270_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f89ec428300_0, 0, 8;
    %fork TD_Register_8B_t.test, S_0x7f89ec4280a0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f89ec4283a0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f89ec428270_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f89ec428300_0, 0, 8;
    %fork TD_Register_8B_t.test, S_0x7f89ec4280a0;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f89ec4283a0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f89ec428270_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f89ec428300_0, 0, 8;
    %fork TD_Register_8B_t.test, S_0x7f89ec4280a0;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f89ec4283a0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f89ec428270_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f89ec428300_0, 0, 8;
    %fork TD_Register_8B_t.test, S_0x7f89ec4280a0;
    %join;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f89ec40e930;
T_2 ;
    %delay 25, 0;
    %load/vec4 v0x7f89ec428460_0;
    %inv;
    %store/vec4 v0x7f89ec428460_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "Register_8B_t.v";
    "./Register_8B.v";
    "./Register_4B.v";
    "./Register_2B.v";
    "./FDCE.v";
