$date
	Tue Oct 20 18:49:01 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register8bit_test $end
$var wire 8 ! reg_out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 8 $ reg_in [7:0] $end
$var reg 1 % rst $end
$scope module REG $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 8 & reg_in [7:0] $end
$var wire 1 % rst $end
$var reg 8 ' reg_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b1110101 &
1%
b1110101 $
0#
1"
bx !
$end
#10
0"
#20
