"use strict";(self.webpackChunkdocs_riscv_org=self.webpackChunkdocs_riscv_org||[]).push([[8073],{7445:(e,i,n)=>{n.d(i,{A:()=>s});var r=n(1765);const s={title:"RISC-V Developer Portal",tagline:"RISC-V: The Open Standard ISA",favicon:"img/favicon.ico",staticDirectories:["antora/build/","static"],url:"https://developer.riscv.org",baseUrl:"/",organizationName:"riscv",projectName:"docs.riscv.org",deploymentBranch:"gh-pages",onBrokenLinks:"throw",onBrokenMarkdownLinks:"warn",customFields:{description:"Developer resources for the RISC-V ecosystem."},i18n:{defaultLocale:"en",locales:["en"]},presets:[["classic",{debug:!0,docs:{sidebarPath:"./sidebars.ts"},blog:{showReadingTime:!0,feedOptions:{type:["rss","atom"],xslt:!0},onInlineTags:"warn",onInlineAuthors:"warn",onUntruncatedBlogPosts:"warn"},theme:{customCss:"./src/css/custom.css"},googleTagManager:{containerId:"GTM-NXLCGZF4"}}]],themeConfig:{colorMode:{defaultMode:"light",disableSwitch:!0,respectPrefersColorScheme:!1},image:"img/docusaurus-social-card.jpg",navbar:{logo:{alt:"RISC-V Logo",src:"img/logo.svg",href:"https://riscv.org"},items:[{to:"/",label:"Home",position:"left"},{label:"Specifications",position:"left",to:"/docs/spec/reference"},{label:"Events",href:"https://riscv.org/community/calendar/",position:"left"}]},docs:{sidebar:{hideable:!0}},announcementBar:{id:"announcement-bar",backgroundColor:"#fdb515",isCloseable:!0,content:"Congratulations, you found the RISC-V Developer Portal! \ud83c\udf89 . This site is under active development and not meant for public consumption yet."},footer:{style:"dark",links:[{title:"Docs",items:[{label:"Specifications",href:"/docs/spec/reference"}]},{title:"Community",items:[{label:"Slack",href:"https://slack.riscv.org"},{label:"YouTube",href:"https://www.youtube.com/channel/UC5gLmcFuvdGbajs4VL-WU3g"}]},{title:"More",items:[{label:"GitHub",href:"https://github.com/riscv/"}]}],copyright:`Copyright \xa9 ${(new Date).getFullYear()} RISC-V International`},prism:{theme:r.Zj.github}}}},7770:(e,i,n)=>{n.r(i),n.d(i,{assets:()=>l,contentTitle:()=>a,default:()=>f,frontMatter:()=>o,metadata:()=>r,toc:()=>d});const r=JSON.parse('{"id":"spec/reference","title":"Reference","description":"The RISC-V Library contains a comprehensive list of all of the ratified RISC-V technical publications.","source":"@site/docs/spec/reference.mdx","sourceDirName":"spec","slug":"/spec/reference","permalink":"/docs/spec/reference","draft":false,"unlisted":false,"tags":[],"version":"current","sidebarPosition":1,"frontMatter":{"id":"reference","title":"Reference","sidebar_position":1,"hide_table_of_contents":true},"sidebar":"specSidebar","next":{"title":"RVA23","permalink":"/docs/spec/profiles/rva23"}}');var s=n(4848),t=n(8453),c=n(7445);const o={id:"reference",title:"Reference",sidebar_position:1,hide_table_of_contents:!0},a=void 0,l={},d=[{value:"Instruction Set (ISA) Specifications",id:"instruction-set-isa-specifications",level:2},{value:"Profiles",id:"profiles",level:2},{value:"Processor Infrastructure",id:"processor-infrastructure",level:2},{value:"Debug, Trace, &amp; RAS",id:"debug-trace--ras",level:2},{value:"Platform Software",id:"platform-software",level:2},{value:"Application Software",id:"application-software",level:2},{value:"Guides",id:"guides",level:2},{value:"Glossary",id:"glossary",level:2}];function h(e){const i={a:"a",admonition:"admonition",code:"code",h2:"h2",hr:"hr",li:"li",p:"p",ul:"ul",...(0,t.R)(),...e.components},{Card:n,CardBody:r,CardFooter:o,CardHeader:a,Column:l,Columns:d}=i;return n||p("Card",!0),r||p("CardBody",!0),o||p("CardFooter",!0),a||p("CardHeader",!0),l||p("Column",!0),d||p("Columns",!0),(0,s.jsxs)(s.Fragment,{children:[(0,s.jsx)(i.p,{children:"The RISC-V Library contains a comprehensive list of all of the ratified RISC-V technical publications."}),"\n",(0,s.jsx)(i.h2,{id:"instruction-set-isa-specifications",children:"Instruction Set (ISA) Specifications"}),"\n",(0,s.jsxs)(i.p,{children:["These are the current ratified versions of the ISA specifications. Previously published versions and the original ratification specifications for included extensions can be found on the ",(0,s.jsx)(i.a,{href:"https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154899/RISC-V+Technical+Specifications+Archive",children:"RISC-V Technical Specifications Archive page"}),"."]}),"\n",(0,s.jsxs)(d,{className:"padding--lg margin-bottom-xl",children:[(0,s.jsx)(l,{className:"text--center col--3",children:(0,s.jsxs)(n,{shadow:"tl",children:[(0,s.jsx)(a,{children:(0,s.jsx)("h3",{children:"Volume I"})}),(0,s.jsx)(r,{children:(0,s.jsx)(i.p,{children:"Unprivileged Architecture"})}),(0,s.jsx)(o,{children:(0,s.jsx)("a",{href:`${c.A.baseUrl}docs/reference/isa/unpriv/intro.html`,children:(0,s.jsx)("button",{className:"button button--secondary button--block",children:"Version: May 2024"})})})]})}),(0,s.jsx)(l,{className:"text--center col--3",children:(0,s.jsxs)(n,{shadow:"tl",children:[(0,s.jsx)(a,{children:(0,s.jsx)("h3",{children:"Volume II"})}),(0,s.jsx)(r,{children:(0,s.jsx)(i.p,{children:"Privileged Architecture"})}),(0,s.jsx)(o,{children:(0,s.jsx)("a",{href:`${c.A.baseUrl}docs/reference/isa/priv/priv-intro.html`,children:(0,s.jsx)("button",{className:"button button--secondary button--block",children:"Version: May 2024"})})})]})})]}),"\n",(0,s.jsx)(i.admonition,{type:"note",children:(0,s.jsxs)(i.p,{children:["Extensions that are ratified, but not yet included in the full specifications, can be found on the ",(0,s.jsx)(i.a,{href:"https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154732/Ratified+Extensions",children:"RISC-V Ratified Extensions"})," page."]})}),"\n",(0,s.jsx)(i.hr,{}),"\n",(0,s.jsx)(i.h2,{id:"profiles",children:"Profiles"}),"\n",(0,s.jsx)(i.p,{children:"These are the current, published versions of the Profiles specifications."}),"\n",(0,s.jsxs)(d,{className:"padding--lg margin-bottom-xl",children:[(0,s.jsx)(l,{className:"text--center col--3",children:(0,s.jsxs)(n,{shadow:"tl",children:[(0,s.jsx)(a,{children:(0,s.jsx)("h3",{children:"RVA23 Profile"})}),(0,s.jsx)(r,{children:(0,s.jsx)(i.p,{children:"Focused on Servers and application class processors."})}),(0,s.jsx)(o,{children:(0,s.jsx)("a",{href:`${c.A.baseUrl}docs/spec/profiles/rva23`,children:(0,s.jsx)("button",{className:"button button--secondary button--block",children:"Version: October 2024"})})})]})}),(0,s.jsx)(l,{className:"text--center col--3",children:(0,s.jsxs)(n,{shadow:"tl",children:[(0,s.jsx)(a,{children:(0,s.jsx)("h3",{children:"RVB23 Profile"})}),(0,s.jsx)(r,{children:(0,s.jsx)(i.p,{children:"Focused on Edge embedded Devices."})}),(0,s.jsx)(o,{children:(0,s.jsx)("a",{href:`${c.A.baseUrl}docs/spec/profiles/rvb23`,children:(0,s.jsx)("button",{className:"button button--secondary button--block",children:"Version: October 2024"})})})]})}),(0,s.jsx)(l,{className:"text--center col--3",children:(0,s.jsxs)(n,{shadow:"tl",children:[(0,s.jsx)(a,{children:(0,s.jsx)("h3",{children:"RISC-V Profiles"})}),(0,s.jsx)(r,{children:(0,s.jsx)(i.p,{children:"The older profiles. Archived for historical purposes"})}),(0,s.jsx)(o,{children:(0,s.jsx)("a",{href:`${c.A.baseUrl}docs/spec/profiles/riscv-profiles`,children:(0,s.jsx)("button",{className:"button button--secondary button--block",children:"Version: March 2023"})})})]})})]}),"\n",(0,s.jsx)(i.hr,{}),"\n",(0,s.jsx)(i.h2,{id:"processor-infrastructure",children:"Processor Infrastructure"}),"\n",(0,s.jsxs)(i.ul,{children:["\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/advanced-interrupt",children:"RISC-V Advanced Interrupt Architecture"})}),"\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/io-mapping",children:"RISC-V IO Mapping Table Specification"})}),"\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/iommu-architecture",children:"RISC-V IOMMU Architecture Specification  "})}),"\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/platform-interrupt",children:"RISC-V Platform-Level Interrupt Controller Specification"})}),"\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/server-soc",children:"RISC-V Server SOC Specification"})}),"\n"]}),"\n",(0,s.jsx)(i.h2,{id:"debug-trace--ras",children:"Debug, Trace, & RAS"}),"\n",(0,s.jsxs)(i.ul,{children:["\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/debug",children:"The RISC-V Debug Specification"})}),"\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/efficient-trace",children:"Efficient Trace for RISC-V"})}),"\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/n-trace",children:"RISC-V N-Trace (Nexus-based Trace)"})}),"\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/qos",children:"RISC-V Capacity and Bandwidth QoS Register Interface"})}),"\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/reri",children:"RISC-V RERI Architecture Specification"})}),"\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/trace-conectors",children:"RISC-V Trace Connectors"})}),"\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/trace-control-interface",children:"RISC-V Trace Control Interface"})}),"\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/unformatted-trace",children:"Unformatted Trace & Diagnostic Data Packet Encapsulation for RISC-V"})}),"\n"]}),"\n",(0,s.jsx)(i.h2,{id:"platform-software",children:"Platform Software"}),"\n",(0,s.jsxs)(i.ul,{children:["\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/functional-fixed",children:"RISC-V Functional Fixed Hardware Specification"})}),"\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/semihosting",children:"RISC-V Semihosting"})}),"\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/sbi",children:"RISC-V Supervisor Binary Interface Specification"})}),"\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/uefi",children:"RISC-V UEFI Protocol Specification"})}),"\n"]}),"\n",(0,s.jsx)(i.h2,{id:"application-software",children:"Application Software"}),"\n",(0,s.jsxs)(i.ul,{children:["\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"./non-isa/abi",children:"RISC-V ABIs Specification"})}),"\n"]}),"\n",(0,s.jsx)(i.h2,{id:"guides",children:"Guides"}),"\n",(0,s.jsxs)(i.ul,{children:["\n",(0,s.jsx)(i.li,{children:(0,s.jsx)(i.a,{href:"https://github.com/riscv/docs-dev-guide/releases/tag/v0.2.0-example",children:"Authoring and Editing RISC-V Specifications"})}),"\n"]}),"\n",(0,s.jsx)(i.h2,{id:"glossary",children:"Glossary"}),"\n",(0,s.jsxs)(i.ul,{children:["\n",(0,s.jsx)(i.li,{children:"Terms"}),"\n",(0,s.jsx)(i.li,{children:"Acronyms"}),"\n",(0,s.jsx)(i.li,{children:"Alphabetical listing of Extensions"}),"\n",(0,s.jsx)(i.li,{children:"CSRs"}),"\n"]}),"\n",(0,s.jsx)(i.hr,{}),"\n",(0,s.jsx)(i.admonition,{type:"note",children:(0,s.jsxs)(i.p,{children:["If you do not see a specification in this library, visit the ",(0,s.jsxs)(i.a,{href:"https://github.com/riscv-non-isa",children:["RISC-V GitHub ",(0,s.jsx)(i.code,{children:"riscv-non-isa"})]})," organization to see a complete list of all specifications that have been developed or are presently under development."]})})]})}function f(e={}){const{wrapper:i}={...(0,t.R)(),...e.components};return i?(0,s.jsx)(i,{...e,children:(0,s.jsx)(h,{...e})}):h(e)}function p(e,i){throw new Error("Expected "+(i?"component":"object")+" `"+e+"` to be defined: you likely forgot to import, pass, or provide it.")}},8453:(e,i,n)=>{n.d(i,{R:()=>c,x:()=>o});var r=n(6540);const s={},t=r.createContext(s);function c(e){const i=r.useContext(t);return r.useMemo(function(){return"function"==typeof e?e(i):{...i,...e}},[i,e])}function o(e){let i;return i=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:c(e.components),r.createElement(t.Provider,{value:i},e.children)}}}]);