Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Sep 25 10:08:53 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}

IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME      | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led[0]        | output            | M14     | 1.5       | LVCMOS15       | 8         | PULLUP         | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[1]        | output            | L14     | 1.5       | LVCMOS15       | 8         | PULLUP         | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[2]        | output            | P15     | 1.5       | LVCMOS15       | 4         | PULLUP         | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[3]        | output            | P16     | 1.5       | LVCMOS15       | 4         | PULLUP         | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk       | input             | V9      | 3.3       | LVCMOS33       |           | PULLUP         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n     | input             | C4      | 1.8       | LVCMOS18       |           | PULLUP         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf        | clkbufg_0         | ntclkbufg_0     | 29         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N0           | N0                  | 29         
+--------------------------------------------------+


CE Signal:
+-------------------------------------------------+
| Net_Name     | CE_Source_Inst     | Fanout     
+-------------------------------------------------+
| N23          | N23_42             | 4          
+-------------------------------------------------+


Other High Fanout Signal:
+-----------------------------------------------------+
| Net_Name         | Driver             | Fanout     
+-----------------------------------------------------+
| N0               | N0                 | 29         
| ntclkbufg_0      | clkbufg_0          | 29         
| N3               | N3_mux24           | 25         
| cnt[0]           | cnt[0]             | 5          
| cnt[1]           | cnt[1]             | 4          
| N23              | N23_42             | 4          
| cnt[24]          | cnt[24]            | 3          
| cnt[23]          | cnt[23]            | 3          
| cnt[22]          | cnt[22]            | 3          
| cnt[21]          | cnt[21]            | 3          
| cnt[20]          | cnt[20]            | 3          
| cnt[19]          | cnt[19]            | 3          
| cnt[18]          | cnt[18]            | 3          
| cnt[17]          | cnt[17]            | 3          
| cnt[16]          | cnt[16]            | 3          
| cnt[15]          | cnt[15]            | 3          
| cnt[14]          | cnt[14]            | 3          
| cnt[2]           | cnt[2]             | 3          
| cnt[12]          | cnt[12]            | 3          
| cnt[11]          | cnt[11]            | 3          
| cnt[3]           | cnt[3]             | 3          
| cnt[4]           | cnt[4]             | 3          
| cnt[5]           | cnt[5]             | 3          
| cnt[13]          | cnt[13]            | 3          
| cnt[6]           | cnt[6]             | 2          
| cnt[8]           | cnt[8]             | 2          
| cnt[9]           | cnt[9]             | 2          
| cnt[10]          | cnt[10]            | 2          
| nt_led[0]        | led[0]             | 2          
| nt_led[1]        | led[1]             | 2          
| nt_led[2]        | led[2]             | 2          
| _N78             | N23_7              | 2          
| cnt[7]           | cnt[7]             | 2          
| nt_led[3]        | led[3]             | 2          
| _N55             | N5_0_5             | 1          
| _N56             | N5_0_6             | 1          
| _N57             | N5_0_7             | 1          
| _N58             | N5_0_8             | 1          
| _N59             | N5_0_9             | 1          
| _N60             | N5_0_10            | 1          
| _N61             | N5_0_11            | 1          
| _N62             | N5_0_12            | 1          
| _N63             | N5_0_13            | 1          
| _N64             | N5_0_14            | 1          
| _N65             | N5_0_15            | 1          
| _N66             | N5_0_16            | 1          
| _N67             | N5_0_17            | 1          
| _N68             | N5_0_18            | 1          
| _N54             | N5_0_4             | 1          
| _N70             | N5_0_20            | 1          
| _N53             | N5_0_3             | 1          
| _N72             | N5_0_22            | 1          
| _N73             | N5_0_23            | 1          
| _N52             | N5_0_2             | 1          
| _N95             | N23_15             | 1          
| _N113            | N3_mux5_5          | 1          
| _N116            | N3_mux14_3         | 1          
| _N121            | N3_mux22_5         | 1          
| _N129            | N23_26             | 1          
| _N133            | N23_30             | 1          
| _N137            | N23_34             | 1          
| _N141            | N23_38             | 1          
| _N51             | N5_0_1             | 1          
| _N35             | N3_mux17           | 1          
| _N21             | N3_mux10           | 1          
| N25[24]          | N5_0_24            | 1          
| N25[23]          | N5_0_23            | 1          
| N25[22]          | N5_0_22            | 1          
| N25[21]          | N5_0_21            | 1          
| N25[20]          | N5_0_20            | 1          
| N25[19]          | N5_0_19            | 1          
| N25[18]          | N5_0_18            | 1          
| N25[17]          | N5_0_17            | 1          
| N25[16]          | N5_0_16            | 1          
| N25[15]          | N5_0_15            | 1          
| N25[14]          | N5_0_14            | 1          
| N25[13]          | N5_0_13            | 1          
| N25[12]          | N5_0_12            | 1          
| N25[11]          | N5_0_11            | 1          
| N25[10]          | N5_0_10            | 1          
| N25[9]           | N5_0_9             | 1          
| N25[8]           | N5_0_8             | 1          
| N25[7]           | N5_0_7             | 1          
| N25[6]           | N5_0_6             | 1          
| N25[5]           | N5_0_5             | 1          
| N25[4]           | N5_0_4             | 1          
| N25[3]           | N5_0_3             | 1          
| led[0]           | led_obuf[0]        | 1          
| led[1]           | led_obuf[1]        | 1          
| led[2]           | led_obuf[2]        | 1          
| led[3]           | led_obuf[3]        | 1          
| N25[2]           | N5_0_2             | 1          
| N25[1]           | N5_0_1             | 1          
| N25[0]           | N25[0]_0           | 1          
| _N69             | N5_0_19            | 1          
| nt_sys_clk       | sys_clk_ibuf       | 1          
| nt_sys_rst_n     | sys_rst_n_ibuf     | 1          
| _N71             | N5_0_21            | 1          
+-----------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 29       | 33840         | 1                  
| LUT                   | 38       | 22560         | 1                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 226           | 3                  
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 4             | 0                  
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.00 sec.


Inputs and Outputs :
+--------------------------------------------------------------------------+
| Type       | File Name                                                  
+--------------------------------------------------------------------------+
| Input      | D:/Desktop/10_flow_led/prj/synthesize/flow_led_syn.adf     
| Output     | D:/Desktop/10_flow_led/prj/device_map/flow_led_map.adf     
|            | D:/Desktop/10_flow_led/prj/device_map/flow_led_dmr.prt     
|            | D:/Desktop/10_flow_led/prj/device_map/flow_led.dmr         
|            | D:/Desktop/10_flow_led/prj/device_map/dmr.db               
+--------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 207 MB
Total CPU time to dev_map completion : 0h:0m:2s
Process Total CPU time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:4s
