

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Sun Sep 26 20:29:54 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+------+------+----------+-----------+----------+----------+---------+----------+--------+--------+-----------+------------+-----+
    |                  Modules                 | Issue|      | Latency  |  Latency  | Iteration|          |   Trip  |          |        |        |           |            |     |
    |                  & Loops                 | Type | Slack| (cycles) |    (ns)   |  Latency | Interval |  Count  | Pipelined|  BRAM  |   DSP  |     FF    |     LUT    | URAM|
    +------------------------------------------+------+------+----------+-----------+----------+----------+---------+----------+--------+--------+-----------+------------+-----+
    |+ dft                                     |     -|  0.04|  12583951|  1.258e+08|         -|  12583952|        -|        no|  4 (1%)|  5 (2%)|  9124 (8%)|  7716 (14%)|    -|
    | + grp_dft_Pipeline_loop_sample_fu_580    |     -|  3.10|      1026|  1.026e+04|         -|      1026|        -|        no|       -|       -|   13 (~0%)|    73 (~0%)|    -|
    |  o loop_sample                           |     -|  7.30|      1024|  1.024e+04|         1|         1|     1024|       yes|       -|       -|          -|           -|    -|
    | + grp_dft_Pipeline_loop_k_loop_n_fu_728  |     -|  0.04|  12582919|  1.258e+08|         -|  12582919|        -|        no|  4 (1%)|  5 (2%)|  874 (~0%)|   1777 (3%)|    -|
    |  o loop_k_loop_n                         |     -|  7.30|  12582917|  1.258e+08|        18|        12|  1048576|       yes|       -|       -|          -|           -|    -|
    +------------------------------------------+------+------+----------+-----------+----------+----------+---------+----------+--------+--------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE
+------------+------------+---------------+
| Interface  | Data Width | Address Width |
+------------+------------+---------------+
| s_axi_CTRL | 32         | 4             |
+------------+------------+---------------+

* AXIS
+-------------+---------------+-------+-------+-------+--------+-------+--------+
| Interface   | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-------------+---------------+-------+-------+-------+--------+-------+--------+
| imag_op     | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| imag_sample | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| real_op     | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| real_sample | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+-------------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+---------------------------------------+
| Argument    | Direction | Datatype                              |
+-------------+-----------+---------------------------------------+
| real_sample | in        | stream<hls::axis<float, 0, 0, 0>, 0>& |
| imag_sample | in        | stream<hls::axis<float, 0, 0, 0>, 0>& |
| real_op     | out       | stream<hls::axis<float, 0, 0, 0>, 0>& |
| imag_op     | out       | stream<hls::axis<float, 0, 0, 0>, 0>& |
+-------------+-----------+---------------------------------------+

* SW-to-HW Mapping
+-------------+-------------+-----------+
| Argument    | HW Name     | HW Type   |
+-------------+-------------+-----------+
| real_sample | real_sample | interface |
| imag_sample | imag_sample | interface |
| real_op     | real_op     | interface |
| imag_op     | imag_op     | interface |
+-------------+-------------+-----------+


================================================================
== M_AXI Burst Information
================================================================

