### ä¸ºä»€ä¹ˆéœ€è¦ç¼“å­˜

ç°å¦‚ä»Šå¤§éƒ¨åˆ†çš„cpu cacheéƒ½æ˜¯hierarchyçš„ç»“æ„ï¼Œä¸€èˆ¬cpuå†…éƒ¨ä¼šæœ‰ä¸‰çº§ç¼“å­˜ï¼šL1/L2/L3ï¼Œå½“cpuè®¿é—®ä¸€ä¸ªå†…å­˜åœ°å€æ—¶ï¼Œä¼šå…ˆä»L1ç¼“å­˜ä¸­æŸ¥æ‰¾ï¼Œå¦‚æœæ²¡æœ‰å‘½ä¸­åˆ™ä»L2æŸ¥æ‰¾ï¼Œå¦‚æœè¿˜æ˜¯æ²¡æœ‰å‘½ä¸­ç»§ç»­å»L3æŸ¥æ‰¾ï¼Œå¦‚æœéƒ½æ²¡æœ‰å‘½ä¸­åˆ™è®¿é—®å†…å­˜ï¼Œè®¿é—®çš„é€Ÿåº¦ä¾æ¬¡æ˜¯L1>L2>L3>Memoryã€‚

![cpu cache](http://www.techplorer.cn/upload/2021/08/cpu%20cache-f2e79283e5f943019e7d7086ad84f7e7.png)

é‚£ä¹ˆåˆ°åº•cpuè®¿é—®cacheå’Œmemoryçš„é€Ÿåº¦å·®å¼‚æœ‰å¤šå°‘ï¼Œè¿™é‡Œä»¥AIDA64 CPUä¸ºä¾‹(æ•°æ®å‚è€ƒè‡ªhttps://www.overclockers.com/intel-core-i9-9900k-cpu-review-more-cores-speed-and-higher-price/)ï¼š

![cpu cache benchmark](http://www.techplorer.cn/upload/2021/08/cpu%20cache%20benchmark-b4b72da624ea4ab0b1f34f167587dbf8.png)

ä»ä¸Šè¿°å›¾ä¸­å¯ä»¥çœ‹å‡ºï¼Œcpuè®¿é—®çš„é€Ÿåº¦å¤§çº¦æ˜¯ï¼š

L1=3 * L2=4 * L3=4 * Memeory

ä¹Ÿå°±æ˜¯è¯´ï¼Œcpuè®¿é—®L1çš„é€Ÿåº¦çº¦æ˜¯å†…å­˜çš„48å€ï¼Œè¿™æ˜¯ä»€ä¹ˆæ¦‚å¿µï¼Œå¥½æ¯”è¯´è®¿é—®ä¸€æ¬¡å†…å­˜éœ€è¦48sï¼Œé‚£ä¹ˆcpuå°±æœ‰47sçš„æ—¶é—´åœ¨æ‰“ç›¹ã€‚

æ€»çš„æ¥è¯´ï¼Œç›¸æ¯”äºcacheè€Œè¨€ï¼Œcpuè®¿é—®å†…å­˜å®åœ¨å¤ªæ…¢äº†ï¼Œæ‰€ä»¥cacheä¸»è¦æ˜¯è§£å†³cpuè®¿é—®å†…å­˜æ…¢çš„é—®é¢˜ã€‚



### Cache miss/hit

- cache line

ç»“åˆä¸€å¼ å›¾è®²è§£ä¸€ä¸‹å‡ ä¸ªåŸºç¡€æ¦‚å¿µï¼Œä¸‹æ–‡å›¾ç‰‡æ¥è‡ª(https://manybutfinite.com/post/intel-cpu-caches/)

![cache mapping](http://www.techplorer.cn/upload/2021/08/cache%20mapping-96f403daed464211b047267e6f4acdc5.png)

å‰æ–‡è¯´è¿‡cpuç›´æ¥è®¿é—®å†…å­˜ä¼šå¾ˆæ…¢ï¼ŒåŒæ—¶å› ä¸º[locality of reference](https://en.wikipedia.org/wiki/Locality_of_reference)çš„ç¼˜æ•…ï¼Œæ¯æ¬¡cpuä»å†…å­˜åŠ è½½ä¸€æ•´å—è¿ç»­çš„æ•°æ®å—åˆ°ç¼“å­˜ï¼Œè€Œä¸æ˜¯ä¸€ä¸ªå­—èŠ‚ä¸€ä¸ªå­—èŠ‚çš„åŠ è½½ï¼Œæˆ‘ä»¬ç§°è¿™æ ·çš„ä¸€ä¸ªä¸ªçš„æ•°æ®å—ä¸ºä¸€ä¸ªcache lineã€‚è¿˜æ˜¯ä»¥ä¸Šè¿°å›¾ç‰‡ä¸ºä¾‹ï¼Œå›¾ä¸­"Offset into cache line"ä¸€å…±å ç”¨6bitï¼Œè¡¨ç¤ºçš„å°±æ˜¯ä¸€ä¸ªcache lineçš„å¤§å°ï¼Œå³2^6=64bytesã€‚

ä¸ºä¾¿äºç†è§£ï¼Œå¯ä»¥æŠŠcacheç†è§£ä¸ºä¸€ä¸ªäºŒç»´çš„è¡¨æ ¼ï¼Œè¡¨æ ¼ä¸­çš„æ¯ä¸ªå•å…ƒæ ¼å¯¹åº”ä¸€ä¸ªå†…å­˜å—ï¼Œä¹Ÿå°±æ˜¯ä¸€ä¸ªcache lineï¼Œcpuæ ¹æ®å†…å­˜åœ°å€æŸ¥æ‰¾ç¼“å­˜æ—¶ï¼Œå…ˆé€šè¿‡"Set Index"æ‹¿åˆ°å†…å­˜å—æ‰€åœ¨çš„è¡Œï¼Œä¹‹åé€šè¿‡"24-bit tag"éå†æ‰€åœ¨çš„åˆ—ï¼Œå¦‚æœåŒ¹é…æˆåŠŸï¼Œåˆ™è¡¨ç¤ºcache hitï¼Œå¦‚æœæ²¡æœ‰åŒ¹é…æˆåŠŸï¼Œåˆ™è¡¨ç¤ºcache missã€‚å¯¹äºcache hitçš„æƒ…å†µï¼Œåˆ™å¯ä»¥æ ¹æ®offsetæ‰¾åˆ°ç¼“å­˜ä¸­å…·ä½“çš„åœ°å€ï¼›å¦‚æœæ˜¯cache missçš„æƒ…å½¢ï¼Œéœ€è¦ä»å†…å­˜åŠ è½½æ•°æ®åˆ°ç¼“å­˜ï¼Œå¦‚æœç¼“å­˜æ»¡åˆ™è§¦å‘ç¼“å­˜é©±é€æœºåˆ¶ã€‚





- ç¼“å­˜åŠ è½½(associativity)

æ•°æ®ä»å†…å­˜åŠ è½½åˆ°ç¼“å­˜çš„è¿‡ç¨‹ï¼Œè‹±æ–‡é‡Œæœ‰ä¸€ä¸ªä¸“ä¸šçš„æœ¯è¯­å«associativityï¼Œä¸»è¦æœ‰ä¸‰ç§å®ç°é€”å¾„ï¼š

ç¬¬ä¸€ç§æ˜¯direct mappingï¼Œé€‚ç”¨äºcpuå‡åŒ€è®¿é—®å†…å­˜çš„åœºæ™¯ï¼›

ç¬¬äºŒç§æ˜¯fully associativeï¼Œç¼ºç‚¹æ˜¯æ¯æ¬¡æŸ¥æ‰¾ç¼“å­˜æ˜¯éœ€è¦å¯¹æ‰€æœ‰cache lineåšä¸€æ¬¡æœç´¢ï¼Œæ¯”è¾ƒè´¹æ—¶ï¼›

ç¬¬ä¸‰ç§æ˜¯set associativeï¼Œä¹Ÿæ˜¯ç›®å‰ä¸»æµçš„ä¸€ç§è®¾è®¡ï¼›

è¿™é‡Œæœ‰ä¸€ç¯‡æ–‡ç« æ˜¯å®ä¾‹è®²è¿°ç¼“å­˜åŠ è½½è¿‡ç¨‹çš„(https://www.cs.swarthmore.edu/~kwebb/cs31/f18/memhierarchy/caching.html)

### ç¼“å­˜ä¸€è‡´æ€§

- ç¼“å­˜å†™(write policies)

cache hitçš„åœºæ™¯ä¸‹ï¼Œç¼“å­˜å†™ä¸€èˆ¬æœ‰ä¸¤ç§ç­–ç•¥ï¼šwrite-throughå’Œwrite-backã€‚

write-throughè¡¨ç¤ºå†™ç¼“å­˜å‘½ä¸­æ—¶ï¼Œå°†ç¼“å­˜æ›´æ–°åçš„æ•°æ®ç«‹å³åŒæ­¥å†™å…¥å†…å­˜ï¼Œç¼ºç‚¹ä¹Ÿæ˜¯æ˜¾è€Œæ˜“è§çš„ï¼Œå°±æ˜¯é€Ÿåº¦æ…¢ï¼›

write-backåˆ™ä¸ä¼šç«‹å³å°†ç¼“å­˜æ•°æ®åŒæ­¥è‡³å†…å­˜ï¼Œè€Œæ˜¯å°†æ›´æ–°åçš„ç¼“å­˜æ•°æ®å…ˆæ ‡è®°ä¸ºâ€œè„æ•°æ®â€ï¼Œå½“è§¦å‘ç¼“å­˜é©±é€æœºåˆ¶ï¼Œå†å°†è¢«é©±é€çš„â€œè„æ•°æ®â€åŒæ­¥å†™å…¥å†…å­˜ï¼Œæœ€åå†æ¸…ç†æ‰ç¼“å­˜â€œè„æ•°æ®â€ã€‚

cache missçš„åœºæ™¯ä¸‹ï¼ŒcpuåŒæ­¥æ•°æ®åˆ°å†…å­˜ä¹Ÿæœ‰ä¸¤ç§ç­–ç•¥ï¼šwrite allocateå’Œno-write allocateã€‚

write allocateè¡¨ç¤ºå†™å†…å­˜ä¹‹å‰ï¼Œå…ˆå°†å†…å­˜æ•°æ®åŠ è½½åˆ°ç¼“å­˜ï¼Œåé¢çš„æ“ä½œå°±å’Œwrite-throughä¸€æ ·ï¼Œè€Œwrite allocateåˆ™æ˜¯ç›´æ¥å†™å†…å­˜ã€‚

ä¸€èˆ¬cpuä¼šæ ¹æ®ä¸åŒçš„åœºæ™¯é€‰æ‹©ä¸åŒçš„è¯»å†™ç­–ç•¥ã€‚

- ç¼“å­˜é©±é€(evict)

å½“ä»å†…å­˜åŠ è½½æ•°æ®åˆ°ç¼“å­˜æ—¶ï¼Œå¦‚æœç¼“å­˜æ»¡ï¼Œåˆ™éœ€è¦ä»ç¼“å­˜ä¸­åˆ é™¤cache lineæ•°æ®ï¼Œè¿™é‡Œå°±æ¶‰åŠåˆ é™¤ç­–ç•¥çš„é—®é¢˜ï¼Œç›®å‰ç”¨çš„æ¯”è¾ƒå¤šå°±æ˜¯LRU(Least recently used)ç®—æ³•ã€‚

- cache coherence

ä¸Šæ–‡è®¨è®ºè¿‡ç¼“å­˜å†™çš„é—®é¢˜ï¼Œé‚£å¦‚æœåŒæ—¶æœ‰å¤šä¸ªæ ¸å¿ƒå†™ç¼“å­˜ä¼šå‘ç”Ÿä»€ä¹ˆé—®é¢˜å‘¢ï¼Ÿä¹Ÿå°±æ˜¯è¯´å½“å¤šä¸ªcpuæ ¸å¿ƒåŒæ—¶å¯¹åŒä¸€ä¸ªcache lineçš„æ•°æ®åšå†™æ“ä½œï¼Œé‚£è¿™é‡Œé—®é¢˜å°±ä¼šå˜å¤æ‚ä¸€äº›ï¼Œæ¶‰åŠåˆ°ç¼“å­˜æ•°æ®åŒæ­¥çš„é—®é¢˜ï¼Œè‹±æ–‡é‡Œç§°è¿™æ ·çš„é—®é¢˜ä¸ºcache coherencyã€‚è§£å†³è¿™ä¸ªé—®é¢˜å°±éœ€è¦ç”¨åˆ°å‡ ç§åè®®ï¼šsnoopingã€directoryã€mesiã€‚

ç›®å‰ç”¨çš„æ¯”è¾ƒå¤šçš„æ˜¯ MESIåè®®ï¼Œç®€å•ä»‹ç»ä¸€ä¸‹ï¼ŒMESIåè®®å®šä¹‰äº†å‡ ç§çŠ¶æ€ï¼š

M(Modified)ï¼šcache  lineä»…ä½äºå½“å‰cpuæ ¸å¿ƒçš„cacheï¼Œä¸”å¯¹åº”çš„å†…å­˜çš„cache lineæ•°æ®å·²ç»è¿‡æ—¶ï¼Œä¹Ÿå°±æ˜¯å†…å­˜æ•°æ®å¤„äºstaleçŠ¶æ€ï¼›

E(Exclusive)ï¼šcache lineä»…ä½äºå½“å‰cpuæ ¸å¿ƒçš„cacheï¼Œä¸”ä¸å†…å­˜çš„cache lineæ•°æ®ä¸€è‡´ï¼›

S(Shared)ï¼šcache lineä½äºå½“å‰cpuæ ¸å¿ƒçš„cacheï¼Œä¸”å…¶ä»–cpuæ ¸å¿ƒä¹Ÿæœ‰ç›¸åŒçš„æ•°æ®æ‹·è´ï¼Œä¸”æ•°æ®ä¸å†…å­˜çš„cache lineæ•°æ®ä¸€è‡´ï¼›

I(Invalid)ï¼šcache lineä¸åœ¨å½“å‰cpuæ ¸å¿ƒçš„cacheï¼›



ä¸‹é¢æ˜¯çŠ¶æ€æœºçš„è½¬æ¢å›¾ï¼š

![cache coherence](http://www.techplorer.cn/upload/2021/08/cache%20coherence-ea89ea5b36394687a364f6a7869b2358.png)

è¿™é‡Œæœ‰ä¸€ä¸ªäº¤äº’çš„åŠ¨ç”»ï¼Œå¯ä»¥å®é™…æ„Ÿå—ä¸€ä¸‹ï¼Œä¾‹å­å°±ä¸åœ¨æ­¤èµ˜è¿°ï¼šhttps://www.scss.tcd.ie/Jeremy.Jones/vivio/caches/MESIHelp.htm



### æµ‹è¯•ç”¨ä¾‹

æœ€åï¼Œè®©æˆ‘ä»¬åšå‡ ç»„æ•°æ®æµ‹è¯•ä¸€ä¸‹ï¼Œæˆ‘çš„ç”µè„‘é…ç½®æ˜¯ï¼š

- ğŸ”²L1æœ‰32KBï¼Œ2wayï¼›
- ğŸ”²L2æœ‰4096KB, 2wayï¼›
- ğŸ”²L3æ˜¯16384KBï¼Œ1wayï¼› 
- ğŸ”²cache lineæ˜¯64byesï¼›



- TEST CASE 1:ç»™å®šä¸€ä¸ªäºŒç»´æ•°ç»„ï¼Œåˆ†åˆ«æŒ‰è¡Œè®¿é—®ã€æŒ‰åˆ—è®¿é—®ã€éšæœºè®¿é—®ï¼Œæµ‹è¯•ä¸‰è€…çš„é€Ÿåº¦å·®å¼‚ï¼š

```
//rowMajor
int * arr = new int[N * N];
for (int i = 0;i < N; ++i) {
    for (int j = 0;j < N; ++j) {
        arr[i * N + j] += j;
    }
}

// columnMajor
int * arr = new int[N * N];
for (int i = 0;i < N; ++i) {
    for (int j = 0;j < N; ++j) {
        arr[j * N + i] += j;
    }
}

// random stride
int * arr = new int[N * N];
for (int i = 0;i < N; ++i) {
    for (int j = 0;j < N; ++j) {
        arr[j * N + rand() % N] += j;
    }
}
```

è¿™æ˜¯è·‘åœ¨æˆ‘ç”µè„‘ä¸Šçš„ä¸€ç»„benchmarkæ•°æ®ï¼Œé’ˆå¯¹ä¸Šè¿°ä¸‰ç§æƒ…å†µåˆ†åˆ«åšäº†3ç»„æµ‹è¯•ï¼Œå†…å­˜ä¸­äºŒç»´æ•°ç»„çš„é•¿åº¦åˆ†åˆ«æ˜¯1024 * 1024, 2048 * 2048, 4096 * 4096ï¼š

```
------------------------------------------------------------
Benchmark                  Time             CPU   Iterations
------------------------------------------------------------
rowMajor/1024           2.77 ms         2.77 ms          199
rowMajor/2048           10.7 ms         10.7 ms           65
rowMajor/4096           47.6 ms         47.5 ms           12
columnMajor/1024        4.74 ms         4.74 ms          157
columnMajor/2048        22.7 ms         22.7 ms           30
columnMajor/4096         345 ms          345 ms            2
randomStride/1024       15.9 ms         15.9 ms           46
randomStride/2048        178 ms          178 ms            4
randomStride/4096       1175 ms         1171 ms            1
```

ä»æµ‹è¯•æ•°æ®å¯ä»¥çœ‹å‡ºï¼ŒæŒ‰è¡Œè¯»å–æ¯”æŒ‰åˆ—è¯»å–è¦å¿«2-3å€ï¼Œéšæœºè¯»æ˜¯æœ€æ…¢çš„ï¼Œæœ€å·®çš„æƒ…å†µä¸‹è¦æ¯”æŒ‰è¡Œè¯»æ…¢20å€ã€‚





- TEST CASE 2:ç»™å®šä¸€ä¸ªæ•°ç»„ï¼Œæ¯æ¬¡æŒ‰ä¸€å®šçš„æ­¥é•¿è®¿é—®ç¬¬kthä¸ªåœ°å€

```
// array size : 512M
int N = 128 * 1024 * 1024;
int* arr = new int[N];

for (int i = 0;i < N; i += step) {
    arr[i] += 1;
}
```

è·‘å‡ºæ¥çš„ç»“æœæ˜¯ï¼š

```
---------------------------------------------------------
Benchmark               Time             CPU   Iterations
---------------------------------------------------------
accessKth/1        549098 us       549048 us            1
accessKth/2        309559 us       304412 us            2
accessKth/4        138416 us       137645 us            5
accessKth/8         71559 us        71555 us            8
accessKth/16        52139 us        52061 us           10
accessKth/32        45386 us        45382 us           12
accessKth/64        26680 us        26664 us           24
accessKth/128       14933 us        14902 us           42
accessKth/256        7555 us         7554 us           85
accessKth/512        4517 us         4517 us          128
accessKth/1024       2571 us         2571 us          216
accessKth/2048       1183 us         1180 us          593
accessKth/4096        630 us          629 us         1088
accessKth/8192        340 us          339 us         2126
```

æµ‹è¯•ç»“æœå‘ç°ï¼Œå½“cpuæŒ‰æ­¥é•¿[1, 2, 4, 8,16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192]å»è®¿é—®å†…å­˜æ•°æ®æ—¶ï¼Œæ¯æ¬¡é€Ÿåº¦ä¼šæå‡2å€å·¦å³ã€‚

å› ä¸ºæˆ‘çš„æœºå™¨ä¸Šcache lineæ˜¯64bytesï¼Œcpuæ¯æ¬¡ä»å†…å­˜åŠ è½½æ•°æ®éƒ½æ˜¯ä»¥cache lineä¸ºæœ€å°å•ä½çš„ï¼Œè€Œä¸€ä¸ªintå˜é‡å 4å­—èŠ‚ï¼Œæ‰€ä»¥[1,2,4,,8]è®¿é—®å†…å­˜çš„æ¬¡æ•°æ˜¯ç›¸åŒçš„ï¼Œå…¶å·®å¼‚åœ¨äºcpuè¿ç®—çš„æ¬¡æ•°ï¼Œæ¯æ¬¡å°‘ä¸€åŠï¼Œæ‰€ä»¥é€Ÿåº¦ä¸Šä¼šæœ‰2å€çš„æå‡ï¼›

å¯¹äº[8,16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192]æ¥è¯´ï¼Œé€Ÿåº¦çš„å·®å¼‚ä½“ç°åœ¨ä¸¤ä¸ªæ–¹é¢ï¼šä¸€æ–¹é¢æ˜¯cpuè®¿é—®å†…å­˜çš„æ¬¡æ•°æ¯æ¬¡å°‘ä¸€åŠï¼Œä¸¤å¤–ä¸€æ–¹é¢æ˜¯cpuè¿ç®—æ¬¡æ•°æ¯æ¬¡ä¹Ÿå°‘ä¸€åŠï¼Œæ‰€ä»¥æ­¥é•¿è¶Šé•¿ï¼Œé€Ÿåº¦ä¸Šæå‡2å€å¤šä¸€ç‚¹ã€‚



- TEST CASE 3:å¼€ä¸€ä¸ªçº¿ç¨‹è¯»å†™ä¸€ä¸ªå˜é‡4kä¸‡æ¬¡ï¼Œå¼€å››ä¸ªçº¿ç¨‹åˆ†åˆ«åˆ†åˆ«è¯»å†™åŒä¸€ä¸ªå˜é‡1kä¸‡æ¬¡ï¼Œå¼€4ä¸ªçº¿ç¨‹åˆ†åˆ«è¯»å†™ä¸åŒçš„å˜é‡1kä¸‡æ¬¡ï¼š

```
// Simple function for incrememnting an atomic int
void work(std::atomic<int>& a) {
  for (int i = 0; i < 10000000; i++) {
    a++;
  }
}

// ä¸€ä¸ªçº¿ç¨‹è¯»å†™ä¸€ä¸ªå˜é‡4kä¸‡æ¬¡
void single_thread() {
  std::atomic<int> a;
  a = 0;

  work(a);
  work(a);
  work(a);
  work(a);
}

// å››ä¸ªçº¿ç¨‹åˆ†åˆ«åˆ†åˆ«è¯»å†™åŒä¸€ä¸ªå˜é‡1kä¸‡æ¬¡
void same_var() {
  std::atomic<int> a;
  a = 0;

  // Create four threads and use a lambda to launch work
  std::thread t1([&]() { work(a); });
  std::thread t2([&]() { work(a); });
  std::thread t3([&]() { work(a); });
  std::thread t4([&]() { work(a); });

  // Join the threads
  t1.join();
  t2.join();
  t3.join();
  t4.join();
}

// 4ä¸ªçº¿ç¨‹åˆ†åˆ«è¯»å†™ä¸åŒçš„å˜é‡1kä¸‡æ¬¡
void diff_var() {
  std::atomic<int> a{0}; // 0x7ffce7db3b9c
  std::atomic<int> b{0}; // 0x7ffce7db3b98
  std::atomic<int> c{0}; // 0x7ffce7db3b94
  std::atomic<int> d{0}; // 0x7ffce7db3b90

  // Creat four threads and use lambda to launch work
  std::thread t1([&]() { work(a); });
  std::thread t2([&]() { work(b); });
  std::thread t3([&]() { work(c); });
  std::thread t4([&]() { work(d); });

  // Join the threads
  t1.join();
  t2.join();
  t3.join();
  t4.join();
}
```

è·‘å‡ºæ¥çš„æ•°æ®æ˜¯è¿™æ ·ï¼š

```
Run on (2 X 2595.12 MHz CPU s)
CPU Caches:
  L1 Data 32 KiB (x2)
  L1 Instruction 32 KiB (x2)
  L2 Unified 4096 KiB (x2)
  L3 Unified 16384 KiB (x1)
Load Average: 0.03, 0.15, 0.23
------------------------------------------------------------------
Benchmark                        Time             CPU   Iterations
------------------------------------------------------------------
singleThread                   269 ms          268 ms            3
directSharing/real_time        275 ms        0.149 ms            3
falseSharing/real_time         277 ms        0.166 ms            3
```

å•çº¿ç¨‹è¯»å†™åŒä¸€ä¸ªå˜é‡4kä¸‡æ¬¡çº¦æ˜¯269msï¼Œä¹‹åæˆ‘ä»¬å¼€4ä¸ªçº¿ç¨‹åŒæ—¶è¯»å†™åŒä¸€ä¸ªå˜é‡1kä¸‡æ¬¡ï¼Œå‘ç°ä¸¤è€…é€Ÿåº¦æ˜¯ä¸€æ ·çš„ï¼Œåœ¨å¤šæ ¸ç¯å¢ƒä¸‹ï¼Œå¯¹äºåŒä¸€ä¸ªå†…å­˜åœ°å€ï¼Œä¸åŒcpuæ ¸å¿ƒé‡Œæ˜¯ç›¸åŒcache lineæ‹·è´ï¼Œå½“æ¶‰åŠå¤šæ ¸å†™æ—¶ï¼Œæ¶‰åŠåˆ°ç¼“å­˜æ•°æ®ä¸€è‡´æ€§çš„é—®é¢˜ï¼Œä¹Ÿå°±æ˜¯ä¸Šè¿°è¯´çš„mesiåè®®è¦åšçš„äº‹ï¼Œé‚£ä¹ˆcpuå†…éƒ¨ä¼šæ¶ˆè€—ä¸€éƒ¨åˆ†çš„æ—¶é—´æ¥åŒæ­¥æ•°æ®ã€‚

å†ä¹‹åï¼Œæˆ‘ä»¬å¼€å¯4ä¸ªçº¿ç¨‹åˆ†åˆ«å¯¹4ä¸ªä¸åŒå˜é‡åœ°å€åš1kä¸‡æ¬¡çš„è¯»å†™æ“ä½œï¼ŒæƒŠå¥‡åœ°å‘ç°é€Ÿåº¦ä¹Ÿæ˜¯å·®ä¸å¤šï¼Œçº¦æ˜¯277msï¼Œè¿™å°±æ˜¯false sharingçš„é—®é¢˜ï¼Œè™½ç„¶4ä¸ªä¸åŒçš„å˜é‡åœ°å€ä¸ä¸€æ ·ï¼Œè™½ç„¶å®ƒä»¬ä¹‹é—´ç›¸å·®4ä¸ªå­—èŠ‚ï¼Œä½†åœ¨å†…å­˜é‡Œæ˜¯è¿ç»­æ’åˆ—çš„ï¼Œè€Œæˆ‘çš„ç”µè„‘çš„cache lineæ˜¯64å­—èŠ‚ï¼Œæ‰€ä»¥æ­£å¥½æ˜¯åŒä¸€ä¸ªcache line(æˆ‘åœ¨ä»£ç æ³¨é‡Šé‡Œæ·»åŠ é‡Œå¯¹åº”çš„å†…å­˜åœ°å€)ï¼Œæ‰€ä»¥ä¹Ÿä¼šå‡ºç°å¤§é‡cpuç¼“å­˜å†²çªçš„é—®é¢˜ã€‚

å¯¹äºfalse sharingçš„é—®é¢˜ï¼Œä»£ç ç¨å¾®æ”¹ä¸€ä¸‹ï¼Œæ€§èƒ½å°±ä¼šå¾—åˆ°æå‡ï¼š

```
// We can align the struct to 64 bytes
// Now each struct will be on a different cache line
struct alignas(64) AlignedType {
  AlignedType() { val = 0; }
  std::atomic<int> val;
};

// No more invalidations, so our code should be roughly the same as the
void diff_line() {
  AlignedType a{}; // 0x7ffce7db3b40
  AlignedType b{}; // 0x7ffce7db3b00
  AlignedType c{}; // 0x7ffce7db3ac0
  AlignedType d{}; // 0x7ffce7db3a80

  // Launch the four threads now using our aligned data
  std::thread t1([&]() { work(a.val); });
  std::thread t2([&]() { work(b.val); });
  std::thread t3([&]() { work(c.val); });
  std::thread t4([&]() { work(d.val); });

  // Join the threads
  t1.join();
  t2.join();
  t3.join();
  t4.join();
}
```

åšä¸€ä¸‹æ€§èƒ½æµ‹è¯•ï¼š

```
Running ./cache_example_04
Run on (2 X 2595.12 MHz CPU s)
CPU Caches:
  L1 Data 32 KiB (x2)
  L1 Instruction 32 KiB (x2)
  L2 Unified 4096 KiB (x2)
  L3 Unified 16384 KiB (x1)
Load Average: 0.44, 0.18, 0.16
------------------------------------------------------------------
Benchmark                        Time             CPU   Iterations
------------------------------------------------------------------
singleThread                   269 ms          269 ms            3
directSharing/real_time        276 ms        0.215 ms            3
falseSharing/real_time         268 ms        0.119 ms            3
noSharing/real_time            135 ms        0.152 ms            5
```

å‘ç°é€Ÿåº¦æ˜æ˜¾ä¸Šæ¥ï¼Œçº¦æ˜¯135msï¼Œæ˜¯å‰é¢å‡ ç»„æµ‹è¯•æ•°æ®çš„ä¸€å€ï¼Œè¿™æ˜¯å› ä¸ºä¿®æ”¹åçš„ä»£ç ï¼Œæ¯ä¸ªå˜é‡çš„å†…å­˜åœ°å€è™½ç„¶æ˜¯è¿ç»­æ’åˆ—ï¼Œä½†å› ä¸ºç›¸å·®64bytesï¼Œä¹Ÿå°±æ˜¯è¯´ä¸åŒçš„å˜é‡ä½äºä¸åŒçš„cache lineï¼Œè¿™æ ·ä¸åŒçš„çº¿ç¨‹éƒ½æ˜¯å„è‡ªè¯»å†™ä¸åŒçš„cache lineï¼Œå°±ä¸ä¼šæœ‰ä¸Šè¿°çš„ç¼“å­˜å†²çªçš„é—®é¢˜ï¼Œæ•´ä½“é€Ÿåº¦å°±æå‡äº†ä¸€å€ã€‚

### å†™åœ¨æœ€å

è™½ç„¶è¯´ç¼“å­˜è§£å†³é‡Œäº†cpuå’Œå†…å­˜ä¹‹é—´çš„speed gapé—®é¢˜ï¼Œä½†å› ä¸ºå®ƒçš„ç‰©ç†ç»“æ„è®¾è®¡çš„å¤æ‚æ€§ï¼Œçš„ç¡®ä¼šå¼•å…¥ä¸€äº›æ¯”è¾ƒå¤æ‚çš„é—®é¢˜ï¼Œæ¯”å¦‚ç¼“å­˜ä¸€è‡´æ€§çš„é—®é¢˜ï¼Œä½œä¸ºä¸€åç¨‹åºå‘˜ï¼Œäº†è§£ä¸€äº›åº•å±‚çš„cpu cacheçš„çŸ¥è¯†æ˜¯å¾ˆæœ‰å¿…è¦çš„ï¼Œå®ƒä¼šåœ¨ä½ è§£å†³æ€§èƒ½é—®é¢˜çš„æ—¶å€™æä¾›ä¸€äº›å…³é”®æ€§çš„å¸®åŠ©ã€‚

### å‚è€ƒèµ„æ–™

å…³äºcpu cacheçš„ä¸€äº›èµ„æ–™ï¼š

- ç»´åŸºç™¾ç§‘  https://en.wikipedia.org/wiki/CPU_cache
- [Scott Meyersçš„æ¼”è®²è§†é¢‘(Cpu Caches and Why You Care)](https://www.youtube.com/watch?v=WDIkqP4JbkE) 
- [What Every Programmer Should Know About Memory](https://people.freebsd.org/~lstewart/articles/cpumemory.pdf) 
- https://coolshell.cn/articles/20793.html
- https://manybutfinite.com/post/intel-cpu-caches/
- https://lwn.net/Articles/252125/



æ€§èƒ½çš„benchmarkæµ‹è¯•æ–¹æ³•ï¼Œè®²è¿°äº†ä¸€äº›å…³äºcpu cacheçš„ä¸€äº›æµ‹è¯•æ€è·¯ï¼š

- http://igoro.com/archive/gallery-of-processor-cache-effects/   



åˆ©ç”¨cacheåŸç†çŸ¥è¯†å†™å‡ºä¸€äº›é«˜æ•ˆç‡çš„c++ä»£ç ï¼š

- https://www.youtube.com/watch?v=Nz9SiF0QVKY
- [CppCon 2016: Timur Doumler â€œWant fast C++? Know your hardware!"](https://www.youtube.com/watch?v=BP6NxVxDQIs&t=3219s)    



MESI Cache Coherencyï¼š  

- https://en.wikipedia.org/wiki/MESI_protocol
- https://www.scss.tcd.ie/Jeremy.Jones/vivio/caches/MESIHelp.htm
