-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sobel_filter is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_WUSER_WIDTH-1 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_RUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_BUSER_WIDTH-1 downto 0);
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of sobel_filter is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sobel_filter,hls_ip_2017_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=4174340,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=3449,HLS_SYN_LUT=2550}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (25 downto 0) := "00000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (25 downto 0) := "00000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (25 downto 0) := "00000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (25 downto 0) := "00000001000000000000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (25 downto 0) := "00000010000000000000000000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (25 downto 0) := "00000100000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (25 downto 0) := "00001000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (25 downto 0) := "00010000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (25 downto 0) := "00100000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (25 downto 0) := "01000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (25 downto 0) := "10000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv32_780 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011110000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv11_780 : STD_LOGIC_VECTOR (10 downto 0) := "11110000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";
    constant ap_const_lv11_437 : STD_LOGIC_VECTOR (10 downto 0) := "10000110111";
    constant ap_const_lv11_77F : STD_LOGIC_VECTOR (10 downto 0) := "11101111111";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_37 : STD_LOGIC_VECTOR (7 downto 0) := "00110111";
    constant ap_const_lv8_9B : STD_LOGIC_VECTOR (7 downto 0) := "10011011";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal inter_pix : STD_LOGIC_VECTOR (31 downto 0);
    signal out_pix : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_2_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_flag00000000 : BOOLEAN;
    signal tmp_8_reg_1130 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal gmem2_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_flag00000000 : BOOLEAN;
    signal gmem2_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_RLAST : STD_LOGIC;
    signal gmem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_AWVALID : STD_LOGIC;
    signal gmem2_AWREADY : STD_LOGIC;
    signal gmem2_WVALID : STD_LOGIC;
    signal gmem2_WREADY : STD_LOGIC;
    signal gmem2_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_ARREADY : STD_LOGIC;
    signal gmem2_RVALID : STD_LOGIC;
    signal gmem2_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_RLAST : STD_LOGIC;
    signal gmem2_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem2_BVALID : STD_LOGIC;
    signal gmem2_BREADY : STD_LOGIC;
    signal gmem2_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem2_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_reg_358 : STD_LOGIC_VECTOR (10 downto 0);
    signal reg_369 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state10 : BOOLEAN;
    signal ap_block_state21_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state25_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_flag00011001 : BOOLEAN;
    signal inter_pix_read_reg_1023 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_389_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_reg_1029 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_429_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_reg_1037 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal cond_fu_435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_reg_1042 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_reg_1046 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_1_fu_468_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_1_reg_1055 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_0_addr_reg_1060 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_1_addr_reg_1065 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_2_fu_540_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_2_reg_1073 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal tmp_45_fu_558_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_reg_1078 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_reg_1086 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_572_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_reg_1091 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_1_reg_1096 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_fu_592_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_reg_1102 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_ioackin_gmem2_AWREADY : STD_LOGIC;
    signal tmp_19_0_t_fu_596_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_0_t_reg_1106 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_2_t_fu_601_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_2_t_reg_1113 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_cast_fu_620_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_assign_cast_reg_1125 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state20_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter3 : BOOLEAN;
    signal ap_sig_ioackin_gmem2_WREADY : STD_LOGIC;
    signal ap_block_pp0_stage0_flag00011001 : BOOLEAN;
    signal tmp_8_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_630_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal j_reg_1134 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_cond2_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_reg_1140 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_or_cond2_reg_1140 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_or_cond2_reg_1140 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_0_addr_2_reg_1146 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_1_addr_2_reg_1152 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_2_addr_1_reg_1158 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_3_addr_1_reg_1164 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_18_fu_672_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_reg_1190 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_692_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_reg_1215 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_0_load_2_reg_1220 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal lineBuffer_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_1_load_2_reg_1226 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_2_load_2_reg_1232 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_3_load_2_reg_1238 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_weight_0_2_fu_739_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_weight_0_2_reg_1244 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_21_fu_745_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_reg_1249 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp3_fu_758_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp3_reg_1254 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_23_fu_764_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_reg_1259 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_weight_2_2_fu_897_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_weight_2_2_reg_1264 : STD_LOGIC_VECTOR (10 downto 0);
    signal y_weight_2_2_fu_903_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal y_weight_2_2_reg_1269 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_27_fu_909_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_reg_1274 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_915_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_reg_1280 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_953_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_1286 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_fu_1000_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_reg_1293 : STD_LOGIC_VECTOR (7 downto 0);
    signal lastLine_2_fu_1017_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lastLine_2_reg_1301 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_block_pp0_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state20 : STD_LOGIC;
    signal ap_block_pp0_stage1_flag00011011 : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal lineBuffer_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_0_ce0 : STD_LOGIC;
    signal lineBuffer_0_we0 : STD_LOGIC;
    signal lineBuffer_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_0_ce1 : STD_LOGIC;
    signal lineBuffer_0_we1 : STD_LOGIC;
    signal lineBuffer_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_1_ce0 : STD_LOGIC;
    signal lineBuffer_1_we0 : STD_LOGIC;
    signal lineBuffer_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_1_ce1 : STD_LOGIC;
    signal lineBuffer_1_we1 : STD_LOGIC;
    signal lineBuffer_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_2_ce0 : STD_LOGIC;
    signal lineBuffer_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_2_ce1 : STD_LOGIC;
    signal lineBuffer_2_we1 : STD_LOGIC;
    signal lineBuffer_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_3_ce0 : STD_LOGIC;
    signal lineBuffer_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_3_ce1 : STD_LOGIC;
    signal lineBuffer_3_we1 : STD_LOGIC;
    signal lastLine_reg_313 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_reg_324 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal lastLine_1_reg_335 : STD_LOGIC_VECTOR (10 downto 0);
    signal i1_reg_347 : STD_LOGIC_VECTOR (10 downto 0);
    signal row_assign_phi_fu_362_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_cast_fu_456_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_cast8_fu_612_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_cast_fu_664_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_0_2_cast_fu_685_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_445_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_581_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ioackin_gmem_ARREADY : STD_LOGIC := '0';
    signal ap_sig_ioackin_gmem_ARREADY : STD_LOGIC;
    signal ap_reg_ioackin_gmem2_AWREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_gmem2_WREADY : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_flag00001001 : BOOLEAN;
    signal out_pix3_fu_379_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_26_fu_393_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_30_fu_405_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl5_cast_fu_401_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl6_cast_fu_413_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_31_fu_417_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_fu_441_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_fu_474_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_39_fu_486_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_shl9_cast_fu_482_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_shl2_cast_fu_494_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_41_fu_504_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_42_fu_516_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_shl7_cast_fu_512_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_shl8_cast_fu_524_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_3_fu_546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_528_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_46_fu_568_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_498_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_48_fu_577_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_659_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_17_fu_705_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_722_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_0_2_cast_fu_735_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_241_cast_fu_718_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_28_0_1_fu_777_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_fu_791_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_weight_0_2_cast_fu_788_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl1_cast_fu_798_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_22_fu_808_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_1_2_fu_817_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_26_1_2_cast_fu_825_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_weight_1_1_fu_802_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_28_0_1_cast_fu_784_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp3_cast_fu_835_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_weight_1_2_fu_838_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_weight_1_2_fu_829_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_24_2_cast_fu_848_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal y_weight_1_2_cast_fu_844_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_fu_863_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal y_weight_2_fu_857_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_cast_fu_870_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_25_fu_880_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_weight_2_fu_851_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_24_2_2_cast_fu_889_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal y_weight_2_1_fu_874_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_fu_893_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_924_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_941_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_946_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_929_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_fu_969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal edge_val_fu_959_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_or_cond2_fu_982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal edge_val_1_i_cast_fu_987_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_fu_974_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component sobel_filter_mux_fYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_filter_linebkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_filter_linedEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_filter_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        inter_pix : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_pix : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sobel_filter_gmem_m_axi IS
    generic (
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sobel_filter_gmem2_m_axi IS
    generic (
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    sobel_filter_AXILiteS_s_axi_U : component sobel_filter_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        inter_pix => inter_pix,
        out_pix => out_pix);

    sobel_filter_gmem_m_axi_U : component sobel_filter_gmem_m_axi
    generic map (
        USER_DW => 8,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_780,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RID => gmem_RID,
        I_RUSER => gmem_RUSER,
        I_RRESP => gmem_RRESP,
        I_RLAST => gmem_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => ap_const_lv32_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem_WREADY,
        I_WDATA => ap_const_lv8_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv1_0,
        I_BVALID => gmem_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => gmem_BRESP,
        I_BID => gmem_BID,
        I_BUSER => gmem_BUSER);

    sobel_filter_gmem2_m_axi_U : component sobel_filter_gmem2_m_axi
    generic map (
        USER_DW => 32,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM2_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem2_AWVALID,
        AWREADY => m_axi_gmem2_AWREADY,
        AWADDR => m_axi_gmem2_AWADDR,
        AWID => m_axi_gmem2_AWID,
        AWLEN => m_axi_gmem2_AWLEN,
        AWSIZE => m_axi_gmem2_AWSIZE,
        AWBURST => m_axi_gmem2_AWBURST,
        AWLOCK => m_axi_gmem2_AWLOCK,
        AWCACHE => m_axi_gmem2_AWCACHE,
        AWPROT => m_axi_gmem2_AWPROT,
        AWQOS => m_axi_gmem2_AWQOS,
        AWREGION => m_axi_gmem2_AWREGION,
        AWUSER => m_axi_gmem2_AWUSER,
        WVALID => m_axi_gmem2_WVALID,
        WREADY => m_axi_gmem2_WREADY,
        WDATA => m_axi_gmem2_WDATA,
        WSTRB => m_axi_gmem2_WSTRB,
        WLAST => m_axi_gmem2_WLAST,
        WID => m_axi_gmem2_WID,
        WUSER => m_axi_gmem2_WUSER,
        ARVALID => m_axi_gmem2_ARVALID,
        ARREADY => m_axi_gmem2_ARREADY,
        ARADDR => m_axi_gmem2_ARADDR,
        ARID => m_axi_gmem2_ARID,
        ARLEN => m_axi_gmem2_ARLEN,
        ARSIZE => m_axi_gmem2_ARSIZE,
        ARBURST => m_axi_gmem2_ARBURST,
        ARLOCK => m_axi_gmem2_ARLOCK,
        ARCACHE => m_axi_gmem2_ARCACHE,
        ARPROT => m_axi_gmem2_ARPROT,
        ARQOS => m_axi_gmem2_ARQOS,
        ARREGION => m_axi_gmem2_ARREGION,
        ARUSER => m_axi_gmem2_ARUSER,
        RVALID => m_axi_gmem2_RVALID,
        RREADY => m_axi_gmem2_RREADY,
        RDATA => m_axi_gmem2_RDATA,
        RLAST => m_axi_gmem2_RLAST,
        RID => m_axi_gmem2_RID,
        RUSER => m_axi_gmem2_RUSER,
        RRESP => m_axi_gmem2_RRESP,
        BVALID => m_axi_gmem2_BVALID,
        BREADY => m_axi_gmem2_BREADY,
        BRESP => m_axi_gmem2_BRESP,
        BID => m_axi_gmem2_BID,
        BUSER => m_axi_gmem2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => gmem2_ARREADY,
        I_ARADDR => ap_const_lv32_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => gmem2_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => gmem2_RDATA,
        I_RID => gmem2_RID,
        I_RUSER => gmem2_RUSER,
        I_RRESP => gmem2_RRESP,
        I_RLAST => gmem2_RLAST,
        I_AWVALID => gmem2_AWVALID,
        I_AWREADY => gmem2_AWREADY,
        I_AWADDR => tmp_47_reg_1091,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_780,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => gmem2_WVALID,
        I_WREADY => gmem2_WREADY,
        I_WDATA => gmem2_WDATA,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => gmem2_BVALID,
        I_BREADY => gmem2_BREADY,
        I_BRESP => gmem2_BRESP,
        I_BID => gmem2_BID,
        I_BUSER => gmem2_BUSER);

    lineBuffer_0_U : component sobel_filter_linebkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lineBuffer_0_address0,
        ce0 => lineBuffer_0_ce0,
        we0 => lineBuffer_0_we0,
        d0 => reg_369,
        q0 => lineBuffer_0_q0,
        address1 => lineBuffer_0_address1,
        ce1 => lineBuffer_0_ce1,
        we1 => lineBuffer_0_we1,
        d1 => reg_369,
        q1 => lineBuffer_0_q1);

    lineBuffer_1_U : component sobel_filter_linebkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lineBuffer_1_address0,
        ce0 => lineBuffer_1_ce0,
        we0 => lineBuffer_1_we0,
        d0 => reg_369,
        q0 => lineBuffer_1_q0,
        address1 => lineBuffer_1_address1,
        ce1 => lineBuffer_1_ce1,
        we1 => lineBuffer_1_we1,
        d1 => reg_369,
        q1 => lineBuffer_1_q1);

    lineBuffer_2_U : component sobel_filter_linedEe
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lineBuffer_2_address0,
        ce0 => lineBuffer_2_ce0,
        q0 => lineBuffer_2_q0,
        address1 => lineBuffer_2_address1,
        ce1 => lineBuffer_2_ce1,
        we1 => lineBuffer_2_we1,
        d1 => reg_369,
        q1 => lineBuffer_2_q1);

    lineBuffer_3_U : component sobel_filter_linedEe
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lineBuffer_3_address0,
        ce0 => lineBuffer_3_ce0,
        q0 => lineBuffer_3_q0,
        address1 => lineBuffer_3_address1,
        ce1 => lineBuffer_3_ce1,
        we1 => lineBuffer_3_we1,
        d1 => reg_369,
        q1 => lineBuffer_3_q1);

    sobel_filter_mux_fYi_U0 : component sobel_filter_mux_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => lineBuffer_0_q0,
        din2 => lineBuffer_1_q0,
        din3 => lineBuffer_2_q0,
        din4 => lineBuffer_3_q0,
        din5 => tmp_19_0_t_reg_1106,
        dout => tmp_18_fu_672_p6);

    sobel_filter_mux_fYi_U1 : component sobel_filter_mux_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => lineBuffer_0_q0,
        din2 => lineBuffer_1_q0,
        din3 => lineBuffer_2_q0,
        din4 => lineBuffer_3_q0,
        din5 => tmp_19_2_t_reg_1113,
        dout => tmp_24_fu_692_p6);

    sobel_filter_mux_fYi_U2 : component sobel_filter_mux_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => lineBuffer_0_q1,
        din2 => lineBuffer_1_q1,
        din3 => lineBuffer_2_q0,
        din4 => lineBuffer_3_q0,
        din5 => tmp_19_0_t_reg_1106,
        dout => tmp_17_fu_705_p6);

    sobel_filter_mux_fYi_U3 : component sobel_filter_mux_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => lineBuffer_0_q0,
        din2 => lineBuffer_1_q0,
        din3 => lineBuffer_2_q1,
        din4 => lineBuffer_3_q1,
        din5 => tmp_19_0_t_reg_1106,
        dout => tmp_19_fu_722_p6);

    sobel_filter_mux_fYi_U4 : component sobel_filter_mux_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => lineBuffer_0_q1,
        din2 => lineBuffer_1_q1,
        din3 => lineBuffer_2_q0,
        din4 => lineBuffer_3_q0,
        din5 => tmp_45_reg_1078,
        dout => tmp_21_fu_745_p6);

    sobel_filter_mux_fYi_U5 : component sobel_filter_mux_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => lineBuffer_0_q1,
        din2 => lineBuffer_1_q1,
        din3 => lineBuffer_2_q0,
        din4 => lineBuffer_3_q0,
        din5 => tmp_19_2_t_reg_1113,
        dout => tmp_23_fu_764_p6);

    sobel_filter_mux_fYi_U6 : component sobel_filter_mux_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => lineBuffer_0_load_2_reg_1220,
        din2 => lineBuffer_1_load_2_reg_1226,
        din3 => lineBuffer_2_load_2_reg_1232,
        din4 => lineBuffer_3_load_2_reg_1238,
        din5 => tmp_45_reg_1078,
        dout => tmp_22_fu_808_p6);

    sobel_filter_mux_fYi_U7 : component sobel_filter_mux_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => lineBuffer_0_load_2_reg_1220,
        din2 => lineBuffer_1_load_2_reg_1226,
        din3 => lineBuffer_2_load_2_reg_1232,
        din4 => lineBuffer_3_load_2_reg_1238,
        din5 => tmp_19_2_t_reg_1113,
        dout => tmp_25_fu_880_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state20))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_sig_ioackin_gmem2_AWREADY = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_flag00011011 = ap_const_boolean_0))) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state20)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state20 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_flag00011011 = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_flag00011011 = ap_const_boolean_0)))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_sig_ioackin_gmem2_AWREADY = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_gmem2_AWREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_gmem2_AWREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                    if ((ap_sig_ioackin_gmem2_AWREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_gmem2_AWREADY <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = gmem2_AWREADY)) then 
                        ap_reg_ioackin_gmem2_AWREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_gmem2_WREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_gmem2_WREADY <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                    if ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0)) then 
                        ap_reg_ioackin_gmem2_WREADY <= ap_const_logic_0;
                    elsif (((ap_const_logic_1 = gmem2_WREADY) and (ap_block_pp0_stage0_flag00001001 = ap_const_boolean_0))) then 
                        ap_reg_ioackin_gmem2_WREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_gmem_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_sig_ioackin_gmem_ARREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_sig_ioackin_gmem_ARREADY = ap_const_logic_1)))) then 
                    ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_0;
                elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_logic_1 = gmem_ARREADY)) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_logic_1 = gmem_ARREADY)))) then 
                    ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    i1_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_fu_423_p2 = ap_const_lv1_1))) then 
                i1_reg_347 <= ap_const_lv11_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (gmem2_BVALID = ap_const_logic_1))) then 
                i1_reg_347 <= i_2_reg_1073;
            end if; 
        end if;
    end process;

    i_reg_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                i_reg_324 <= i_1_reg_1055;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_reg_324 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    lastLine_1_reg_335_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_fu_423_p2 = ap_const_lv1_1))) then 
                lastLine_1_reg_335 <= ap_const_lv11_2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state31) and (gmem2_BVALID = ap_const_logic_1))) then 
                lastLine_1_reg_335 <= lastLine_2_reg_1301;
            end if; 
        end if;
    end process;

    lastLine_reg_313_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and not(((tmp_2_fu_462_p2 = ap_const_lv1_0) and (ap_const_logic_0 = gmem_RVALID))) and (tmp_2_fu_462_p2 = ap_const_lv1_1))) then 
                lastLine_reg_313 <= tmp_6_reg_1037;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                lastLine_reg_313 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    row_assign_reg_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = tmp_8_reg_1130) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
                row_assign_reg_358 <= j_reg_1134;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_sig_ioackin_gmem2_AWREADY = ap_const_logic_1))) then 
                row_assign_reg_358 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter1_or_cond2_reg_1140 <= or_cond2_reg_1140;
                ap_reg_pp0_iter2_or_cond2_reg_1140 <= ap_reg_pp0_iter1_or_cond2_reg_1140;
                    row_assign_cast_reg_1125(10 downto 0) <= row_assign_cast_fu_620_p1(10 downto 0);
                tmp3_reg_1254 <= tmp3_fu_758_p2;
                tmp_15_reg_1286 <= tmp_15_fu_953_p2;
                tmp_21_reg_1249 <= tmp_21_fu_745_p6;
                tmp_23_reg_1259 <= tmp_23_fu_764_p6;
                tmp_8_reg_1130 <= tmp_8_fu_624_p2;
                x_weight_0_2_reg_1244 <= x_weight_0_2_fu_739_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = tmp_fu_423_p2))) then
                cond_reg_1042 <= cond_fu_435_p2;
                gmem_addr_reg_1046 <= tmp_37_fu_445_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_0 = tmp_1_fu_534_p2))) then
                gmem_addr_1_reg_1096 <= tmp_49_fu_581_p2;
                tmp1_reg_1086 <= tmp1_fu_562_p2;
                tmp_45_reg_1078 <= tmp_45_fu_558_p1;
                tmp_47_reg_1091 <= tmp_47_fu_572_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and not(((tmp_2_fu_462_p2 = ap_const_lv1_0) and (ap_const_logic_0 = gmem_RVALID))))) then
                i_1_reg_1055 <= i_1_fu_468_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                i_2_reg_1073 <= i_2_fu_540_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                inter_pix_read_reg_1023 <= inter_pix;
                    tmp_13_reg_1029(29 downto 0) <= tmp_13_fu_389_p1(29 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then
                j_reg_1134 <= j_fu_630_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                lastLine_2_reg_1301 <= lastLine_2_fu_1017_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_8_fu_624_p2))) then
                lineBuffer_0_addr_2_reg_1146 <= row_assign_cast8_fu_612_p1(11 - 1 downto 0);
                lineBuffer_1_addr_2_reg_1152 <= row_assign_cast8_fu_612_p1(11 - 1 downto 0);
                lineBuffer_2_addr_1_reg_1158 <= row_assign_cast8_fu_612_p1(11 - 1 downto 0);
                lineBuffer_3_addr_1_reg_1164 <= row_assign_cast8_fu_612_p1(11 - 1 downto 0);
                or_cond2_reg_1140 <= or_cond2_fu_654_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (tmp_2_fu_462_p2 = ap_const_lv1_0) and not(((tmp_2_fu_462_p2 = ap_const_lv1_0) and (ap_const_logic_0 = gmem_RVALID))))) then
                lineBuffer_0_addr_reg_1060 <= i_cast_fu_456_p1(11 - 1 downto 0);
                lineBuffer_1_addr_reg_1065 <= i_cast_fu_456_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then
                lineBuffer_0_load_2_reg_1220 <= lineBuffer_0_q0;
                lineBuffer_1_load_2_reg_1226 <= lineBuffer_1_q0;
                lineBuffer_2_load_2_reg_1232 <= lineBuffer_2_q1;
                lineBuffer_3_load_2_reg_1238 <= lineBuffer_3_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state10) and (tmp_2_fu_462_p2 = ap_const_lv1_0) and not(((tmp_2_fu_462_p2 = ap_const_lv1_0) and (ap_const_logic_0 = gmem_RVALID)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = tmp_8_reg_1130) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0)))) then
                reg_369 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_8_reg_1130) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0))) then
                tmp_18_reg_1190 <= tmp_18_fu_672_p6;
                tmp_24_reg_1215 <= tmp_24_fu_692_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_sig_ioackin_gmem2_AWREADY = ap_const_logic_1))) then
                tmp_19_0_t_reg_1106 <= tmp_19_0_t_fu_596_p2;
                tmp_19_2_t_reg_1113 <= tmp_19_2_t_fu_601_p2;
                tmp_44_reg_1102 <= tmp_44_fu_592_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0))) then
                tmp_27_reg_1274 <= tmp_27_fu_909_p2;
                tmp_51_reg_1280 <= tmp_51_fu_915_p1;
                val_reg_1293 <= val_fu_1000_p3;
                x_weight_2_2_reg_1264 <= x_weight_2_2_fu_897_p2;
                y_weight_2_2_reg_1269 <= y_weight_2_2_fu_903_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                tmp_6_reg_1037 <= tmp_6_fu_429_p2;
            end if;
        end if;
    end process;
    tmp_13_reg_1029(31 downto 30) <= "00";
    row_assign_cast_reg_1125(11) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state10, tmp_2_fu_462_p2, ap_CS_fsm_state13, ap_enable_reg_pp0_iter0, ap_CS_fsm_state19, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_CS_fsm_state31, gmem_RVALID, gmem2_BVALID, ap_CS_fsm_state2, tmp_fu_423_p2, ap_CS_fsm_state12, tmp_1_fu_534_p2, ap_sig_ioackin_gmem2_AWREADY, tmp_8_fu_624_p2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_flag00011011, ap_block_pp0_stage1_flag00011011, ap_enable_reg_pp0_iter2, ap_sig_ioackin_gmem_ARREADY)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_fu_423_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_sig_ioackin_gmem_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and not(((tmp_2_fu_462_p2 = ap_const_lv1_0) and (ap_const_logic_0 = gmem_RVALID))) and (tmp_2_fu_462_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (tmp_2_fu_462_p2 = ap_const_lv1_0) and not(((tmp_2_fu_462_p2 = ap_const_lv1_0) and (ap_const_logic_0 = gmem_RVALID))))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (tmp_1_fu_534_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_sig_ioackin_gmem_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_sig_ioackin_gmem2_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and not(((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (tmp_8_fu_624_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (tmp_8_fu_624_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_block_pp0_stage1_flag00011011 = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state31) and (gmem2_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(20);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state27 <= ap_CS_fsm(21);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state31 <= ap_CS_fsm(25);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00001001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_flag00011001_assign_proc : process(ap_enable_reg_pp0_iter3, ap_sig_ioackin_gmem2_WREADY)
    begin
                ap_block_pp0_stage0_flag00011001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_sig_ioackin_gmem2_WREADY));
    end process;


    ap_block_pp0_stage0_flag00011011_assign_proc : process(ap_enable_reg_pp0_iter3, ap_sig_ioackin_gmem2_WREADY)
    begin
                ap_block_pp0_stage0_flag00011011 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_sig_ioackin_gmem2_WREADY));
    end process;

        ap_block_pp0_stage1_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_flag00011001_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_8_reg_1130, gmem_RVALID)
    begin
                ap_block_pp0_stage1_flag00011001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = tmp_8_reg_1130) and (ap_const_logic_0 = gmem_RVALID));
    end process;


    ap_block_pp0_stage1_flag00011011_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_8_reg_1130, gmem_RVALID)
    begin
                ap_block_pp0_stage1_flag00011011 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = tmp_8_reg_1130) and (ap_const_logic_0 = gmem_RVALID));
    end process;


    ap_block_state10_assign_proc : process(tmp_2_fu_462_p2, gmem_RVALID)
    begin
                ap_block_state10 <= ((tmp_2_fu_462_p2 = ap_const_lv1_0) and (ap_const_logic_0 = gmem_RVALID));
    end process;

        ap_block_state20_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state21_pp0_stage1_iter0_assign_proc : process(tmp_8_reg_1130, gmem_RVALID)
    begin
                ap_block_state21_pp0_stage1_iter0 <= ((ap_const_lv1_0 = tmp_8_reg_1130) and (ap_const_logic_0 = gmem_RVALID));
    end process;

        ap_block_state22_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state20_assign_proc : process(tmp_8_fu_624_p2)
    begin
        if ((tmp_8_fu_624_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state20 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state20 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state12, tmp_1_fu_534_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (tmp_1_fu_534_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12, tmp_1_fu_534_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (tmp_1_fu_534_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_ioackin_gmem2_AWREADY_assign_proc : process(gmem2_AWREADY, ap_reg_ioackin_gmem2_AWREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_gmem2_AWREADY)) then 
            ap_sig_ioackin_gmem2_AWREADY <= gmem2_AWREADY;
        else 
            ap_sig_ioackin_gmem2_AWREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_gmem2_WREADY_assign_proc : process(gmem2_WREADY, ap_reg_ioackin_gmem2_WREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_gmem2_WREADY)) then 
            ap_sig_ioackin_gmem2_WREADY <= gmem2_WREADY;
        else 
            ap_sig_ioackin_gmem2_WREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_gmem_ARREADY_assign_proc : process(gmem_ARREADY, ap_reg_ioackin_gmem_ARREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_gmem_ARREADY)) then 
            ap_sig_ioackin_gmem_ARREADY <= gmem_ARREADY;
        else 
            ap_sig_ioackin_gmem_ARREADY <= ap_const_logic_1;
        end if; 
    end process;

    cond_fu_435_p2 <= "1" when (lastLine_reg_313 = ap_const_lv2_0) else "0";
    edge_val_1_i_cast_fu_987_p3 <= 
        ap_const_lv8_FF when (not_or_cond2_fu_982_p2(0) = '1') else 
        ap_const_lv8_0;
    edge_val_fu_959_p2 <= (tmp_15_reg_1286 xor ap_const_lv8_FF);

    gmem2_AWVALID_assign_proc : process(ap_CS_fsm_state19, ap_reg_ioackin_gmem2_AWREADY)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_logic_0 = ap_reg_ioackin_gmem2_AWREADY))) then 
            gmem2_AWVALID <= ap_const_logic_1;
        else 
            gmem2_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_BREADY_assign_proc : process(ap_CS_fsm_state31, gmem2_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) and (gmem2_BVALID = ap_const_logic_1))) then 
            gmem2_BREADY <= ap_const_logic_1;
        else 
            gmem2_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    gmem2_WDATA <= (((val_reg_1293 & val_reg_1293) & val_reg_1293) & val_reg_1293);

    gmem2_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_reg_ioackin_gmem2_WREADY, ap_block_pp0_stage0_flag00001001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_block_pp0_stage0_flag00001001 = ap_const_boolean_0) and (ap_const_logic_0 = ap_reg_ioackin_gmem2_WREADY))) then 
            gmem2_WVALID <= ap_const_logic_1;
        else 
            gmem2_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_blk_n_AW_assign_proc : process(m_axi_gmem2_AWREADY, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            gmem2_blk_n_AW <= m_axi_gmem2_AWREADY;
        else 
            gmem2_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_B_assign_proc : process(m_axi_gmem2_BVALID, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            gmem2_blk_n_B <= m_axi_gmem2_BVALID;
        else 
            gmem2_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_W_assign_proc : process(m_axi_gmem2_WREADY, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            gmem2_blk_n_W <= m_axi_gmem2_WREADY;
        else 
            gmem2_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    gmem_ARADDR_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state13, gmem_addr_reg_1046, gmem_addr_1_reg_1096, ap_reg_ioackin_gmem_ARREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_gmem_ARREADY)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                gmem_ARADDR <= gmem_addr_1_reg_1096;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                gmem_ARADDR <= gmem_addr_reg_1046;
            else 
                gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state13, ap_reg_ioackin_gmem_ARREADY)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_logic_0 = ap_reg_ioackin_gmem_ARREADY)) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_logic_0 = ap_reg_ioackin_gmem_ARREADY)))) then 
            gmem_ARVALID <= ap_const_logic_1;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(ap_CS_fsm_state10, tmp_2_fu_462_p2, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_8_reg_1130, gmem_RVALID, ap_block_pp0_stage1_flag00011001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state10) and (tmp_2_fu_462_p2 = ap_const_lv1_0) and not(((tmp_2_fu_462_p2 = ap_const_lv1_0) and (ap_const_logic_0 = gmem_RVALID)))) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = tmp_8_reg_1130) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0)))) then 
            gmem_RREADY <= ap_const_logic_1;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(m_axi_gmem_RVALID, ap_CS_fsm_state10, tmp_2_fu_462_p2, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_flag00000000, tmp_8_reg_1130)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state10) and (tmp_2_fu_462_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00000000 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_8_reg_1130)))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    i_1_fu_468_p2 <= std_logic_vector(unsigned(i_reg_324) + unsigned(ap_const_lv11_1));
    i_2_fu_540_p2 <= std_logic_vector(unsigned(i1_reg_347) + unsigned(ap_const_lv11_1));
    i_cast_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_324),32));
    j_fu_630_p2 <= std_logic_vector(unsigned(row_assign_phi_fu_362_p4) + unsigned(ap_const_lv11_1));
    lastLine_2_fu_1017_p2 <= std_logic_vector(unsigned(lastLine_1_reg_335) + unsigned(ap_const_lv11_1));

    lineBuffer_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_flag00000000, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00000000, lineBuffer_0_addr_reg_1060, ap_CS_fsm_state11, row_assign_cast8_fu_612_p1, tmp_23_0_2_cast_fu_685_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00000000 = ap_const_boolean_0))) then 
            lineBuffer_0_address0 <= tmp_23_0_2_cast_fu_685_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            lineBuffer_0_address0 <= row_assign_cast8_fu_612_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            lineBuffer_0_address0 <= lineBuffer_0_addr_reg_1060;
        else 
            lineBuffer_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    lineBuffer_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_flag00000000, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00000000, lineBuffer_0_addr_2_reg_1146, ap_enable_reg_pp0_iter1, tmp_23_cast_fu_664_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            lineBuffer_0_address1 <= lineBuffer_0_addr_2_reg_1146;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00000000 = ap_const_boolean_0))) then 
            lineBuffer_0_address1 <= tmp_23_cast_fu_664_p1(11 - 1 downto 0);
        else 
            lineBuffer_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    lineBuffer_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_flag00011001, ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state11)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0)) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            lineBuffer_0_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_flag00011001, ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            lineBuffer_0_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_0_we0_assign_proc : process(cond_reg_1042, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (cond_reg_1042 = ap_const_lv1_1))) then 
            lineBuffer_0_we0 <= ap_const_logic_1;
        else 
            lineBuffer_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_0_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_44_reg_1102, ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (tmp_44_reg_1102 = ap_const_lv2_0))) then 
            lineBuffer_0_we1 <= ap_const_logic_1;
        else 
            lineBuffer_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_flag00000000, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00000000, lineBuffer_1_addr_reg_1065, ap_CS_fsm_state11, row_assign_cast8_fu_612_p1, tmp_23_0_2_cast_fu_685_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00000000 = ap_const_boolean_0))) then 
            lineBuffer_1_address0 <= tmp_23_0_2_cast_fu_685_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            lineBuffer_1_address0 <= row_assign_cast8_fu_612_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            lineBuffer_1_address0 <= lineBuffer_1_addr_reg_1065;
        else 
            lineBuffer_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    lineBuffer_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_flag00000000, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00000000, lineBuffer_1_addr_2_reg_1152, ap_enable_reg_pp0_iter1, tmp_23_cast_fu_664_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            lineBuffer_1_address1 <= lineBuffer_1_addr_2_reg_1152;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00000000 = ap_const_boolean_0))) then 
            lineBuffer_1_address1 <= tmp_23_cast_fu_664_p1(11 - 1 downto 0);
        else 
            lineBuffer_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    lineBuffer_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_flag00011001, ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state11)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0)) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            lineBuffer_1_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_flag00011001, ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            lineBuffer_1_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_we0_assign_proc : process(cond_reg_1042, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_lv1_0 = cond_reg_1042))) then 
            lineBuffer_1_we0 <= ap_const_logic_1;
        else 
            lineBuffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_44_reg_1102, ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (tmp_44_reg_1102 = ap_const_lv2_1))) then 
            lineBuffer_1_we1 <= ap_const_logic_1;
        else 
            lineBuffer_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_flag00000000, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00000000, row_assign_cast8_fu_612_p1, tmp_23_cast_fu_664_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_flag00000000 = ap_const_boolean_0))) then 
                lineBuffer_2_address0 <= tmp_23_cast_fu_664_p1(11 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
                lineBuffer_2_address0 <= row_assign_cast8_fu_612_p1(11 - 1 downto 0);
            else 
                lineBuffer_2_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            lineBuffer_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    lineBuffer_2_address1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_flag00000000, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00000000, lineBuffer_2_addr_1_reg_1158, ap_enable_reg_pp0_iter1, tmp_23_0_2_cast_fu_685_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            lineBuffer_2_address1 <= lineBuffer_2_addr_1_reg_1158;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00000000 = ap_const_boolean_0))) then 
            lineBuffer_2_address1 <= tmp_23_0_2_cast_fu_685_p1(11 - 1 downto 0);
        else 
            lineBuffer_2_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    lineBuffer_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_flag00011001, ap_block_pp0_stage0_flag00011001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0)))) then 
            lineBuffer_2_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_flag00011001, ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            lineBuffer_2_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_44_reg_1102, ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (tmp_44_reg_1102 = ap_const_lv2_2))) then 
            lineBuffer_2_we1 <= ap_const_logic_1;
        else 
            lineBuffer_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_flag00000000, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00000000, row_assign_cast8_fu_612_p1, tmp_23_cast_fu_664_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_flag00000000 = ap_const_boolean_0))) then 
                lineBuffer_3_address0 <= tmp_23_cast_fu_664_p1(11 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
                lineBuffer_3_address0 <= row_assign_cast8_fu_612_p1(11 - 1 downto 0);
            else 
                lineBuffer_3_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            lineBuffer_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    lineBuffer_3_address1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_flag00000000, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00000000, lineBuffer_3_addr_1_reg_1164, ap_enable_reg_pp0_iter1, tmp_23_0_2_cast_fu_685_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            lineBuffer_3_address1 <= lineBuffer_3_addr_1_reg_1164;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00000000 = ap_const_boolean_0))) then 
            lineBuffer_3_address1 <= tmp_23_0_2_cast_fu_685_p1(11 - 1 downto 0);
        else 
            lineBuffer_3_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    lineBuffer_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_flag00011001, ap_block_pp0_stage0_flag00011001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0)))) then 
            lineBuffer_3_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_flag00011001, ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage1_flag00011001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            lineBuffer_3_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_44_reg_1102, ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (tmp_44_reg_1102 = ap_const_lv2_3))) then 
            lineBuffer_3_we1 <= ap_const_logic_1;
        else 
            lineBuffer_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_or_cond2_fu_982_p2 <= (ap_reg_pp0_iter2_or_cond2_reg_1140 xor ap_const_lv1_1);
    or_cond2_fu_654_p2 <= (tmp2_fu_648_p2 or tmp1_reg_1086);
    out_pix3_fu_379_p4 <= out_pix(31 downto 2);
    p_i_fu_974_p3 <= 
        ap_const_lv8_0 when (tmp_20_fu_969_p2(0) = '1') else 
        edge_val_fu_959_p2;
    p_shl1_cast_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_791_p3),11));
    p_shl1_fu_791_p3 <= (tmp_21_reg_1249 & ap_const_lv1_0);
    p_shl2_cast_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_486_p3),23));
    p_shl5_cast_fu_401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_393_p3),14));
    p_shl6_cast_fu_413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_405_p3),14));
    p_shl7_cast_fu_512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_504_p3),23));
    p_shl8_cast_fu_524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_fu_516_p3),23));
    p_shl9_cast_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_474_p3),23));
    p_shl_cast_fu_870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_863_p3),11));
    p_shl_fu_863_p3 <= (tmp_24_reg_1215 & ap_const_lv1_0);
    row_assign_cast8_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_assign_phi_fu_362_p4),32));
    row_assign_cast_fu_620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_assign_phi_fu_362_p4),12));

    row_assign_phi_fu_362_p4_assign_proc : process(tmp_8_reg_1130, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00000000, row_assign_reg_358, j_reg_1134, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_lv1_0 = tmp_8_reg_1130) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            row_assign_phi_fu_362_p4 <= j_reg_1134;
        else 
            row_assign_phi_fu_362_p4 <= row_assign_reg_358;
        end if; 
    end process;

    tmp1_fu_562_p2 <= (tmp_3_fu_546_p2 or tmp_4_fu_552_p2);
    tmp2_fu_648_p2 <= (tmp_s_fu_636_p2 or tmp_7_fu_642_p2);
    tmp3_cast_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp3_reg_1254),10));
    tmp3_fu_758_p2 <= std_logic_vector(unsigned(tmp_24_0_2_cast_fu_735_p1) + unsigned(tmp_241_cast_fu_718_p1));
    tmp_12_fu_936_p2 <= "1" when (signed(y_weight_2_2_reg_1269) > signed(ap_const_lv11_0)) else "0";
    tmp_13_fu_389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_pix3_fu_379_p4),32));
    tmp_14_fu_659_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(row_assign_cast_reg_1125));
    tmp_15_fu_953_p2 <= std_logic_vector(unsigned(tmp_33_fu_946_p3) + unsigned(tmp_29_fu_929_p3));
    tmp_16_fu_964_p2 <= "1" when (unsigned(tmp_15_reg_1286) < unsigned(ap_const_lv8_37)) else "0";
    tmp_19_0_t_fu_596_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_45_reg_1078));
    tmp_19_2_t_fu_601_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_45_reg_1078));
    tmp_1_fu_534_p2 <= "1" when (i1_reg_347 = ap_const_lv11_438) else "0";
    tmp_20_fu_969_p2 <= "1" when (unsigned(tmp_15_reg_1286) > unsigned(ap_const_lv8_9B)) else "0";
    tmp_23_0_2_cast_fu_685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_1134),32));
        tmp_23_cast_fu_664_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_fu_659_p2),32));

    tmp_241_cast_fu_718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_705_p6),9));
    tmp_24_0_2_cast_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_722_p6),9));
    tmp_24_2_2_cast_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_880_p6),11));
    tmp_24_2_cast_fu_848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_reg_1259),11));
    tmp_26_1_2_cast_fu_825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_1_2_fu_817_p3),11));
    tmp_26_1_2_fu_817_p3 <= (tmp_22_fu_808_p6 & ap_const_lv1_0);
    tmp_26_fu_393_p3 <= (lastLine_reg_313 & ap_const_lv11_0);
    tmp_27_fu_909_p2 <= std_logic_vector(unsigned(tmp_50_fu_893_p1) + unsigned(tmp_25_fu_880_p6));
    tmp_28_0_1_cast_fu_784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_0_1_fu_777_p3),10));
    tmp_28_0_1_fu_777_p3 <= (tmp_18_reg_1190 & ap_const_lv1_0);
    tmp_28_fu_924_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(tmp_27_reg_1274));
    tmp_29_fu_929_p3 <= 
        tmp_27_reg_1274 when (tmp_9_fu_919_p2(0) = '1') else 
        tmp_28_fu_924_p2;
    tmp_2_fu_462_p2 <= "1" when (i_reg_324 = ap_const_lv11_780) else "0";
    tmp_30_fu_405_p3 <= (lastLine_reg_313 & ap_const_lv7_0);
    tmp_31_fu_417_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_401_p1) - unsigned(p_shl6_cast_fu_413_p1));
    tmp_32_fu_941_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(tmp_51_reg_1280));
    tmp_33_fu_946_p3 <= 
        tmp_51_reg_1280 when (tmp_12_fu_936_p2(0) = '1') else 
        tmp_32_fu_941_p2;
    tmp_35_fu_995_p2 <= (ap_reg_pp0_iter2_or_cond2_reg_1140 or tmp_16_fu_964_p2);
        tmp_36_fu_441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_31_fu_417_p2),32));

    tmp_37_fu_445_p2 <= std_logic_vector(signed(tmp_36_fu_441_p1) + signed(inter_pix_read_reg_1023));
    tmp_38_fu_474_p3 <= (lastLine_1_reg_335 & ap_const_lv11_0);
    tmp_39_fu_486_p3 <= (lastLine_1_reg_335 & ap_const_lv7_0);
    tmp_3_fu_546_p2 <= "1" when (i1_reg_347 = ap_const_lv11_0) else "0";
    tmp_40_fu_498_p2 <= std_logic_vector(unsigned(p_shl9_cast_fu_482_p1) - unsigned(p_shl2_cast_fu_494_p1));
    tmp_41_fu_504_p3 <= (i1_reg_347 & ap_const_lv11_0);
    tmp_42_fu_516_p3 <= (i1_reg_347 & ap_const_lv7_0);
    tmp_43_fu_528_p2 <= std_logic_vector(unsigned(p_shl7_cast_fu_512_p1) - unsigned(p_shl8_cast_fu_524_p1));
    tmp_44_fu_592_p1 <= lastLine_1_reg_335(2 - 1 downto 0);
    tmp_45_fu_558_p1 <= i1_reg_347(2 - 1 downto 0);
        tmp_46_fu_568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_43_fu_528_p2),32));

    tmp_47_fu_572_p2 <= std_logic_vector(signed(tmp_46_fu_568_p1) + signed(tmp_13_reg_1029));
        tmp_48_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_40_fu_498_p2),32));

    tmp_49_fu_581_p2 <= std_logic_vector(unsigned(inter_pix_read_reg_1023) + unsigned(tmp_48_fu_577_p1));
    tmp_4_fu_552_p2 <= "1" when (i1_reg_347 = ap_const_lv11_437) else "0";
    tmp_50_fu_893_p1 <= x_weight_2_fu_851_p2(8 - 1 downto 0);
    tmp_51_fu_915_p1 <= y_weight_2_2_fu_903_p2(8 - 1 downto 0);
    tmp_6_fu_429_p2 <= std_logic_vector(unsigned(lastLine_reg_313) + unsigned(ap_const_lv2_1));
    tmp_7_fu_642_p2 <= "1" when (row_assign_phi_fu_362_p4 = ap_const_lv11_77F) else "0";
    tmp_8_fu_624_p2 <= "1" when (row_assign_phi_fu_362_p4 = ap_const_lv11_780) else "0";
    tmp_9_fu_919_p2 <= "1" when (signed(x_weight_2_2_reg_1264) > signed(ap_const_lv11_0)) else "0";
    tmp_fu_423_p2 <= "1" when (lastLine_reg_313 = ap_const_lv2_2) else "0";
    tmp_s_fu_636_p2 <= "1" when (row_assign_phi_fu_362_p4 = ap_const_lv11_0) else "0";
    val_fu_1000_p3 <= 
        edge_val_1_i_cast_fu_987_p3 when (tmp_35_fu_995_p2(0) = '1') else 
        p_i_fu_974_p3;
        x_weight_0_2_cast_fu_788_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_weight_0_2_reg_1244),11));

    x_weight_0_2_fu_739_p2 <= std_logic_vector(unsigned(tmp_24_0_2_cast_fu_735_p1) - unsigned(tmp_241_cast_fu_718_p1));
    x_weight_1_1_fu_802_p2 <= std_logic_vector(signed(x_weight_0_2_cast_fu_788_p1) - signed(p_shl1_cast_fu_798_p1));
    x_weight_1_2_fu_829_p2 <= std_logic_vector(unsigned(tmp_26_1_2_cast_fu_825_p1) + unsigned(x_weight_1_1_fu_802_p2));
    x_weight_2_2_fu_897_p2 <= std_logic_vector(unsigned(tmp_24_2_2_cast_fu_889_p1) + unsigned(x_weight_2_fu_851_p2));
    x_weight_2_fu_851_p2 <= std_logic_vector(unsigned(x_weight_1_2_fu_829_p2) - unsigned(tmp_24_2_cast_fu_848_p1));
    y_weight_1_2_cast_fu_844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_weight_1_2_fu_838_p2),11));
    y_weight_1_2_fu_838_p2 <= std_logic_vector(unsigned(tmp_28_0_1_cast_fu_784_p1) + unsigned(tmp3_cast_fu_835_p1));
    y_weight_2_1_fu_874_p2 <= std_logic_vector(unsigned(y_weight_2_fu_857_p2) - unsigned(p_shl_cast_fu_870_p1));
    y_weight_2_2_fu_903_p2 <= std_logic_vector(unsigned(y_weight_2_1_fu_874_p2) - unsigned(tmp_24_2_2_cast_fu_889_p1));
    y_weight_2_fu_857_p2 <= std_logic_vector(unsigned(y_weight_1_2_cast_fu_844_p1) - unsigned(tmp_24_2_cast_fu_848_p1));
end behav;
