{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764773727168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764773727172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 11:55:27 2025 " "Processing started: Wed Dec 03 11:55:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764773727172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773727172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAEncrypt -c FPGAEncrypt " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAEncrypt -c FPGAEncrypt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773727172 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773727757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764773727799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764773727799 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "q_sys.qsys " "Elaborating Platform Designer system entity \"q_sys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773734171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:36 Progress: Loading uprocessador_cyclone/q_sys.qsys " "2025.12.03.12:55:36 Progress: Loading uprocessador_cyclone/q_sys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773736778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:37 Progress: Reading input file " "2025.12.03.12:55:37 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773737206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:37 Progress: Adding clock_bridge_0 \[altera_clock_bridge 17.1\] " "2025.12.03.12:55:37 Progress: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773737267 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clock_bridge_0: Used altera_clock_bridge 18.1 (instead of 17.1) " "Clock_bridge_0: Used altera_clock_bridge 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773737739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:37 Progress: Parameterizing module clock_bridge_0 " "2025.12.03.12:55:37 Progress: Parameterizing module clock_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773737739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:37 Progress: Adding cpu \[altera_nios2_gen2 17.1\] " "2025.12.03.12:55:37 Progress: Adding cpu \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773737741 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: Used altera_nios2_gen2 18.1 (instead of 17.1) " "Cpu: Used altera_nios2_gen2 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773737841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:37 Progress: Parameterizing module cpu " "2025.12.03.12:55:37 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773737841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:37 Progress: Adding descriptor_memory \[altera_avalon_onchip_memory2 17.1\] " "2025.12.03.12:55:37 Progress: Adding descriptor_memory \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773737854 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Descriptor_memory: Used altera_avalon_onchip_memory2 18.1 (instead of 17.1) " "Descriptor_memory: Used altera_avalon_onchip_memory2 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773737874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:37 Progress: Parameterizing module descriptor_memory " "2025.12.03.12:55:37 Progress: Parameterizing module descriptor_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773737875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:37 Progress: Adding enet_clk_125m \[clock_source 17.1\] " "2025.12.03.12:55:37 Progress: Adding enet_clk_125m \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773737875 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Enet_clk_125m: Used clock_source 18.1 (instead of 17.1) " "Enet_clk_125m: Used clock_source 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773737958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:37 Progress: Parameterizing module enet_clk_125m " "2025.12.03.12:55:37 Progress: Parameterizing module enet_clk_125m" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773737960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:37 Progress: Adding enet_pll \[altpll 17.1\] " "2025.12.03.12:55:37 Progress: Adding enet_pll \[altpll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773737960 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Enet_pll: Used altpll 18.1 (instead of 17.1) " "Enet_pll: Used altpll 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Parameterizing module enet_pll " "2025.12.03.12:55:38 Progress: Parameterizing module enet_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Adding eth_tse \[altera_eth_tse 17.1\] " "2025.12.03.12:55:38 Progress: Adding eth_tse \[altera_eth_tse 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738189 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Eth_tse: Used altera_eth_tse 18.1 (instead of 17.1) " "Eth_tse: Used altera_eth_tse 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Parameterizing module eth_tse " "2025.12.03.12:55:38 Progress: Parameterizing module eth_tse" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Upgrading altera_eth_tse version 17.1 " "2025.12.03.12:55:38 Progress: eth_tse: Upgrading altera_eth_tse version 17.1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_ena with value 32 " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_ena with value 32" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter phyip_pma_bonding_mode with value x1 " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter phyip_pma_bonding_mode with value x1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter XCVR_SET_CAPABILITY_REG_ENABLE with value 0 " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter XCVR_SET_CAPABILITY_REG_ENABLE with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_ptp_1step with value false " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_ptp_1step with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter phy_identifier with value 0 " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter phy_identifier with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter ifGMII with value RGMII " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter ifGMII with value RGMII" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter use_mac_clken with value false " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter use_mac_clken with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter max_channels with value 1 " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter max_channels with value 1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter mdio_clk_div with value 40 " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter mdio_clk_div with value 40" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter phyip_pll_type with value CMU " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter phyip_pll_type with value CMU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter starting_channel_number with value 0 " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter starting_channel_number with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_mac_flow_ctrl with value false " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_mac_flow_ctrl with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_mac_vlan with value false " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_mac_vlan with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter ext_stat_cnt_ena with value false " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter ext_stat_cnt_ena with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_ecc with value false " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_ecc with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_magic_detect with value true " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_magic_detect with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter XCVR_SET_CSR_SOFT_LOGIC_ENABLE with value 0 " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter XCVR_SET_CSR_SOFT_LOGIC_ENABLE with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter use_misc_ports with value true " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter use_misc_ports with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter deviceFamilyName with value Cyclone 10 LP " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter deviceFamilyName with value Cyclone 10 LP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_alt_reconfig with value false " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_alt_reconfig with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_timestamping with value false " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_timestamping with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter ing_addr with value 10 " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter ing_addr with value 10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_hd_logic with value false " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_hd_logic with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter phyip_en_synce_support with value false " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter phyip_en_synce_support with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter ena_hash with value false " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter ena_hash with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter phyip_pll_base_data_rate with value 1250 Mbps " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter phyip_pll_base_data_rate with value 1250 Mbps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter nf_phyip_rcfg_enable with value true " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter nf_phyip_rcfg_enable with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter XCVR_RCFG_JTAG_ENABLE with value 0 " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter XCVR_RCFG_JTAG_ENABLE with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter export_pwrdn with value false " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter export_pwrdn with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_sgmii with value true " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_sgmii with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter useMDIO with value true " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter useMDIO with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter eg_addr with value 9 " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter eg_addr with value 9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter tstamp_fp_width with value 4 " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter tstamp_fp_width with value 4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_gmii_loopback with value false " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_gmii_loopback with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter XCVR_SET_PRBS_SOFT_LOGIC_ENABLE with value 0 " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter XCVR_SET_PRBS_SOFT_LOGIC_ENABLE with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_use_internal_fifo with value true " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_use_internal_fifo with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter transceiver_type with value NONE " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter transceiver_type with value NONE" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter stat_cnt_ena with value true " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter stat_cnt_ena with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter core_variation with value MAC_ONLY " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter core_variation with value MAC_ONLY" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_shift16 with value true " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_shift16 with value true" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_sup_addr with value false " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter enable_sup_addr with value false" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter XCVR_SET_USER_IDENTIFIER with value 0 " "2025.12.03.12:55:38 Progress: eth_tse: Setting parameter XCVR_SET_USER_IDENTIFIER with value 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Adding ext_epcq_flash \[altera_epcq_controller2 17.1\] " "2025.12.03.12:55:38 Progress: Adding ext_epcq_flash \[altera_epcq_controller2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738243 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Ext_epcq_flash: Used altera_epcq_controller2 18.1 (instead of 17.1) " "Ext_epcq_flash: Used altera_epcq_controller2 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Parameterizing module ext_epcq_flash " "2025.12.03.12:55:38 Progress: Parameterizing module ext_epcq_flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Adding hbus_clk \[clock_source 17.1\] " "2025.12.03.12:55:38 Progress: Adding hbus_clk \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738263 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hbus_clk: Used clock_source 18.1 (instead of 17.1) " "Hbus_clk: Used clock_source 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Parameterizing module hbus_clk " "2025.12.03.12:55:38 Progress: Parameterizing module hbus_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\] " "2025.12.03.12:55:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738265 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart: Used altera_avalon_jtag_uart 18.1 (instead of 17.1) " "Jtag_uart: Used altera_avalon_jtag_uart 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Parameterizing module jtag_uart " "2025.12.03.12:55:38 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Adding led_pio \[altera_avalon_pio 17.1\] " "2025.12.03.12:55:38 Progress: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738279 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Led_pio: Used altera_avalon_pio 18.1 (instead of 17.1) " "Led_pio: Used altera_avalon_pio 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Parameterizing module led_pio " "2025.12.03.12:55:38 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\] " "2025.12.03.12:55:38 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738292 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 17.1) " "Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Parameterizing module mm_bridge_0 " "2025.12.03.12:55:38 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Adding msgdma_rx \[altera_msgdma 17.1\] " "2025.12.03.12:55:38 Progress: Adding msgdma_rx \[altera_msgdma 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738320 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Msgdma_rx: Used altera_msgdma 18.1 (instead of 17.1) " "Msgdma_rx: Used altera_msgdma 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Parameterizing module msgdma_rx " "2025.12.03.12:55:38 Progress: Parameterizing module msgdma_rx" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Adding msgdma_tx \[altera_msgdma 17.1\] " "2025.12.03.12:55:38 Progress: Adding msgdma_tx \[altera_msgdma 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738361 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Msgdma_tx: Used altera_msgdma 18.1 (instead of 17.1) " "Msgdma_tx: Used altera_msgdma 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Parameterizing module msgdma_tx " "2025.12.03.12:55:38 Progress: Parameterizing module msgdma_tx" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\] " "2025.12.03.12:55:38 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738363 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_ram: Used altera_avalon_onchip_memory2 18.1 (instead of 17.1) " "Onchip_ram: Used altera_avalon_onchip_memory2 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Parameterizing module onchip_ram " "2025.12.03.12:55:38 Progress: Parameterizing module onchip_ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:38 Progress: Adding opencores_i2c_0 \[opencores_i2c 9.1\] " "2025.12.03.12:55:38 Progress: Adding opencores_i2c_0 \[opencores_i2c 9.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773738365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Parameterizing module opencores_i2c_0 " "2025.12.03.12:55:39 Progress: Parameterizing module opencores_i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Adding remote_update \[altera_remote_update 17.1\] " "2025.12.03.12:55:39 Progress: Adding remote_update \[altera_remote_update 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739576 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Remote_update: Used altera_remote_update 18.1 (instead of 17.1) " "Remote_update: Used altera_remote_update 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Parameterizing module remote_update " "2025.12.03.12:55:39 Progress: Parameterizing module remote_update" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Adding sll_hyperbus_controller_top_0 \[sll_hyperbus_controller_top 3.1.0\] " "2025.12.03.12:55:39 Progress: Adding sll_hyperbus_controller_top_0 \[sll_hyperbus_controller_top 3.1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Parameterizing module sll_hyperbus_controller_top_0 " "2025.12.03.12:55:39 Progress: Parameterizing module sll_hyperbus_controller_top_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Adding sys_clk_timer \[altera_avalon_timer 17.1\] " "2025.12.03.12:55:39 Progress: Adding sys_clk_timer \[altera_avalon_timer 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739749 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_clk_timer: Used altera_avalon_timer 18.1 (instead of 17.1) " "Sys_clk_timer: Used altera_avalon_timer 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Parameterizing module sys_clk_timer " "2025.12.03.12:55:39 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.1\] " "2025.12.03.12:55:39 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739775 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sysid: Used altera_avalon_sysid_qsys 18.1 (instead of 17.1) " "Sysid: Used altera_avalon_sysid_qsys 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Parameterizing module sysid " "2025.12.03.12:55:39 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Adding user_dipsw \[altera_avalon_pio 17.1\] " "2025.12.03.12:55:39 Progress: Adding user_dipsw \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739786 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "User_dipsw: Used altera_avalon_pio 18.1 (instead of 17.1) " "User_dipsw: Used altera_avalon_pio 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Parameterizing module user_dipsw " "2025.12.03.12:55:39 Progress: Parameterizing module user_dipsw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Adding user_pb \[altera_avalon_pio 17.1\] " "2025.12.03.12:55:39 Progress: Adding user_pb \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739787 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "User_pb: Used altera_avalon_pio 18.1 (instead of 17.1) " "User_pb: Used altera_avalon_pio 18.1 (instead of 17.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Parameterizing module user_pb " "2025.12.03.12:55:39 Progress: Parameterizing module user_pb" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Adding userhw_0 \[userhw 1.0\] " "2025.12.03.12:55:39 Progress: Adding userhw_0 \[userhw 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Parameterizing module userhw_0 " "2025.12.03.12:55:39 Progress: Parameterizing module userhw_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Building connections " "2025.12.03.12:55:39 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Parameterizing connections " "2025.12.03.12:55:39 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:39 Progress: Validating " "2025.12.03.12:55:39 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773739911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.12.03.12:55:43 Progress: Done reading input file " "2025.12.03.12:55:43 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773743211 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.q_sys: Module dependency loop involving: \"cpu\" (altera_nios2_gen2 18.1), \"sll_hyperbus_controller_top_0\" (sll_hyperbus_controller_top 3.1.0) " "Q_sys.q_sys: Module dependency loop involving: \"cpu\" (altera_nios2_gen2 18.1), \"sll_hyperbus_controller_top_0\" (sll_hyperbus_controller_top 3.1.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Q_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.msgdma_rx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary. " "Q_sys.msgdma_rx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.msgdma_rx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block) " "Q_sys.msgdma_rx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.msgdma_tx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary. " "Q_sys.msgdma_tx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.msgdma_tx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block) " "Q_sys.msgdma_tx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.sll_hyperbus_controller_top_0: The input clock frequency (in_clk) must be manually configured by the user when using proprietary board. " "Q_sys.sll_hyperbus_controller_top_0: The input clock frequency (in_clk) must be manually configured by the user when using proprietary board." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745832 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.sll_hyperbus_controller_top_0: S/Labs HBMC: Please ignore the 'Module dependency loop' warning in the above line. That message will always be generated by Qsys when using the PLL integrated in S/Labs HBMC.  " "Q_sys.sll_hyperbus_controller_top_0: S/Labs HBMC: Please ignore the 'Module dependency loop' warning in the above line. That message will always be generated by Qsys when using the PLL integrated in S/Labs HBMC. " {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Q_sys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.sysid: Time stamp will be automatically updated when this component is generated. " "Q_sys.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.user_dipsw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Q_sys.user_dipsw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.user_pb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Q_sys.user_pb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys.eth_tse.receive/msgdma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "Q_sys.eth_tse.receive/msgdma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745833 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.eth_tse: eth_tse.mac_misc_connection must be exported, or connected to a matching conduit. " "Q_sys.eth_tse: eth_tse.mac_misc_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745833 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.ext_epcq_flash: Interrupt sender ext_epcq_flash.interrupt_sender is not connected to an interrupt receiver " "Q_sys.ext_epcq_flash: Interrupt sender ext_epcq_flash.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745833 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.opencores_i2c_0: Interrupt sender opencores_i2c_0.interrupt_sender is not connected to an interrupt receiver " "Q_sys.opencores_i2c_0: Interrupt sender opencores_i2c_0.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745833 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Q_sys.enet_pll: enet_pll.pll_slave must be connected to an Avalon-MM master " "Q_sys.enet_pll: enet_pll.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773745833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys: Generating q_sys \"q_sys\" for QUARTUS_SYNTH " "Q_sys: Generating q_sys \"q_sys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773746370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773749183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0 " "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773749199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773749201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_002.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_002.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773749203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773749206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773749206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773749208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink0 " "Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773749210 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pipeline stage not inserted between cmd_mux_004.src and sll_hyperbus_controller_top_0_iavs0_burst_adapter.sink0 because they are unconnected in the interconnect. Please remove stale pipeline stage requirements. " "Pipeline stage not inserted between cmd_mux_004.src and sll_hyperbus_controller_top_0_iavs0_burst_adapter.sink0 because they are unconnected in the interconnect. Please remove stale pipeline stage requirements." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773749216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773751359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"q_sys\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"q_sys\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773755814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Descriptor_memory: Starting RTL generation for module 'q_sys_descriptor_memory' " "Descriptor_memory: Starting RTL generation for module 'q_sys_descriptor_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773755821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Descriptor_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_descriptor_memory --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0003_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0003_descriptor_memory_gen//q_sys_descriptor_memory_component_configuration.pl  --do_build_sim=0  \] " "Descriptor_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_descriptor_memory --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0003_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0003_descriptor_memory_gen//q_sys_descriptor_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773755822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Descriptor_memory: Done RTL generation for module 'q_sys_descriptor_memory' " "Descriptor_memory: Done RTL generation for module 'q_sys_descriptor_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773755980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Descriptor_memory: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"descriptor_memory\" " "Descriptor_memory: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"descriptor_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773756009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Enet_pll: \"q_sys\" instantiated altpll \"enet_pll\" " "Enet_pll: \"q_sys\" instantiated altpll \"enet_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773756749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Eth_tse: \"q_sys\" instantiated altera_eth_tse \"eth_tse\" " "Eth_tse: \"q_sys\" instantiated altera_eth_tse \"eth_tse\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773757200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash: \"q_sys\" instantiated altera_epcq_controller2 \"ext_epcq_flash\" " "Ext_epcq_flash: \"q_sys\" instantiated altera_epcq_controller2 \"ext_epcq_flash\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773758617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'q_sys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'q_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773758625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=q_sys_jtag_uart --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0006_jtag_uart_gen//q_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=q_sys_jtag_uart --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0006_jtag_uart_gen//q_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773758625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'q_sys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'q_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773758829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"q_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"q_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773758860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'q_sys_led_pio' " "Led_pio: Starting RTL generation for module 'q_sys_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773758867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_led_pio --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0007_led_pio_gen//q_sys_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_led_pio --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0007_led_pio_gen//q_sys_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773758867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'q_sys_led_pio' " "Led_pio: Done RTL generation for module 'q_sys_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773759001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"q_sys\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"q_sys\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773759004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0: \"q_sys\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\" " "Mm_bridge_0: \"q_sys\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773759005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Msgdma_rx: \"q_sys\" instantiated altera_msgdma \"msgdma_rx\" " "Msgdma_rx: \"q_sys\" instantiated altera_msgdma \"msgdma_rx\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773759476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Msgdma_tx: \"q_sys\" instantiated altera_msgdma \"msgdma_tx\" " "Msgdma_tx: \"q_sys\" instantiated altera_msgdma \"msgdma_tx\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773759938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Starting RTL generation for module 'q_sys_onchip_ram' " "Onchip_ram: Starting RTL generation for module 'q_sys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773759945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_ram --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0009_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0009_onchip_ram_gen//q_sys_onchip_ram_component_configuration.pl  --do_build_sim=0  \] " "Onchip_ram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_ram --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0009_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0009_onchip_ram_gen//q_sys_onchip_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773759945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Done RTL generation for module 'q_sys_onchip_ram' " "Onchip_ram: Done RTL generation for module 'q_sys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773760107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\" " "Onchip_ram: \"q_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773760129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Opencores_i2c_0: \"q_sys\" instantiated opencores_i2c \"opencores_i2c_0\" " "Opencores_i2c_0: \"q_sys\" instantiated opencores_i2c \"opencores_i2c_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773761172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Remote_update: \"q_sys\" instantiated altera_remote_update \"remote_update\" " "Remote_update: \"q_sys\" instantiated altera_remote_update \"remote_update\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773761630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sll_hyperbus_controller_top_0: create_temp_file C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0011_sll_hyperbus_controller_top_0_gen/temp.txt " "Sll_hyperbus_controller_top_0: create_temp_file C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0011_sll_hyperbus_controller_top_0_gen/temp.txt" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773761632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sll_hyperbus_controller_top_0: \"q_sys\" instantiated sll_hyperbus_controller_top \"sll_hyperbus_controller_top_0\" " "Sll_hyperbus_controller_top_0: \"q_sys\" instantiated sll_hyperbus_controller_top \"sll_hyperbus_controller_top_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773761673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'q_sys_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'q_sys_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773761677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=q_sys_sys_clk_timer --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0012_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0012_sys_clk_timer_gen//q_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=q_sys_sys_clk_timer --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0012_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0012_sys_clk_timer_gen//q_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773761677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'q_sys_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'q_sys_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773761827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"q_sys\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"q_sys\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773761831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"q_sys\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"q_sys\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773761834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "User_dipsw: Starting RTL generation for module 'q_sys_user_dipsw' " "User_dipsw: Starting RTL generation for module 'q_sys_user_dipsw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773761840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "User_dipsw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_user_dipsw --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0014_user_dipsw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0014_user_dipsw_gen//q_sys_user_dipsw_component_configuration.pl  --do_build_sim=0  \] " "User_dipsw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_user_dipsw --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0014_user_dipsw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0014_user_dipsw_gen//q_sys_user_dipsw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773761841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "User_dipsw: Done RTL generation for module 'q_sys_user_dipsw' " "User_dipsw: Done RTL generation for module 'q_sys_user_dipsw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773761962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "User_dipsw: \"q_sys\" instantiated altera_avalon_pio \"user_dipsw\" " "User_dipsw: \"q_sys\" instantiated altera_avalon_pio \"user_dipsw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773761968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Userhw_0: \"q_sys\" instantiated userhw \"userhw_0\" " "Userhw_0: \"q_sys\" instantiated userhw \"userhw_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773761968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773765412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773765658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773765899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773766137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773766375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773766611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773766849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773768819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773774325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773774563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773774802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773775039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773775275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773775509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773775746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773775983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773776227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773776461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773776698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773776939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773777179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773777427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"q_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773781037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"q_sys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"q_sys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773781041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"q_sys\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"q_sys\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773781498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"q_sys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"q_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773781501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'q_sys_cpu_cpu' " "Cpu: Starting RTL generation for module 'q_sys_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773781510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=q_sys_cpu_cpu --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0018_cpu_gen//q_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=q_sys_cpu_cpu --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0425_165524920582569169.dir/0018_cpu_gen//q_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773781510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:21 (*) Starting Nios II generation " "Cpu: # 2025.12.03 11:56:21 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:21 (*)   Checking for plaintext license. " "Cpu: # 2025.12.03 11:56:21 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:22 (*)   Plaintext license not found. " "Cpu: # 2025.12.03 11:56:22 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:22 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2025.12.03 11:56:22 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:22 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2025.12.03 11:56:22 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:22 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.12.03 11:56:22 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:22 (*)   Creating all objects for CPU " "Cpu: # 2025.12.03 11:56:22 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:22 (*)     Testbench " "Cpu: # 2025.12.03 11:56:22 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:22 (*)     Instruction decoding " "Cpu: # 2025.12.03 11:56:22 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:22 (*)       Instruction fields " "Cpu: # 2025.12.03 11:56:22 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:22 (*)       Instruction decodes " "Cpu: # 2025.12.03 11:56:22 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:22 (*)       Signals for RTL simulation waveforms " "Cpu: # 2025.12.03 11:56:22 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:23 (*)       Instruction controls " "Cpu: # 2025.12.03 11:56:23 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:23 (*)     Pipeline frontend " "Cpu: # 2025.12.03 11:56:23 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:23 (*)     Pipeline backend " "Cpu: # 2025.12.03 11:56:23 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:24 (*)   Generating RTL from CPU objects " "Cpu: # 2025.12.03 11:56:24 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:24 (*)   Creating encrypted RTL " "Cpu: # 2025.12.03 11:56:24 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.12.03 11:56:25 (*) Done Nios II generation " "Cpu: # 2025.12.03 11:56:25 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'q_sys_cpu_cpu' " "Cpu: Done RTL generation for module 'q_sys_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_tse_mac: \"eth_tse\" instantiated altera_eth_tse_mac \"i_tse_mac\" " "I_tse_mac: \"eth_tse\" instantiated altera_eth_tse_mac \"i_tse_mac\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773785604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_inst_epcq_ctrl: \"ext_epcq_flash\" instantiated altera_asmi_parallel2 \"asmi2_inst_epcq_ctrl\" " "Asmi2_inst_epcq_ctrl: \"ext_epcq_flash\" instantiated altera_asmi_parallel2 \"asmi2_inst_epcq_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_adaption_0: \"ext_epcq_flash\" instantiated altera_qspi_address_adaption \"addr_adaption_0\" " "Addr_adaption_0: \"ext_epcq_flash\" instantiated altera_qspi_address_adaption \"addr_adaption_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dispatcher_internal: \"msgdma_rx\" instantiated modular_sgdma_dispatcher \"dispatcher_internal\" " "Dispatcher_internal: \"msgdma_rx\" instantiated modular_sgdma_dispatcher \"dispatcher_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Prefetcher_internal: \"msgdma_rx\" instantiated altera_msgdma_prefetcher \"prefetcher_internal\" " "Prefetcher_internal: \"msgdma_rx\" instantiated altera_msgdma_prefetcher \"prefetcher_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Write_mstr_internal: \"msgdma_rx\" instantiated dma_write_master \"write_mstr_internal\" " "Write_mstr_internal: \"msgdma_rx\" instantiated dma_write_master \"write_mstr_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Read_mstr_internal: \"msgdma_tx\" instantiated dma_read_master \"read_mstr_internal\" " "Read_mstr_internal: \"msgdma_tx\" instantiated dma_read_master \"read_mstr_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Remote_update_core: Generating top-level entity altera_remote_update_core. " "Remote_update_core: Generating top-level entity altera_remote_update_core." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Remote_update_core: \"remote_update\" instantiated altera_remote_update_core \"remote_update_core\" " "Remote_update_core: \"remote_update\" instantiated altera_remote_update_core \"remote_update_core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Remote_update_controller: \"remote_update\" instantiated altera_avalon_remote_update_controller \"remote_update_controller\" " "Remote_update_controller: \"remote_update\" instantiated altera_avalon_remote_update_controller \"remote_update_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash_avl_csr_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ext_epcq_flash_avl_csr_translator\" " "Ext_epcq_flash_avl_csr_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ext_epcq_flash_avl_csr_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash_avl_csr_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ext_epcq_flash_avl_csr_agent\" " "Ext_epcq_flash_avl_csr_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ext_epcq_flash_avl_csr_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash_avl_csr_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ext_epcq_flash_avl_csr_agent_rsp_fifo\" " "Ext_epcq_flash_avl_csr_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ext_epcq_flash_avl_csr_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_epcq_flash_avl_csr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ext_epcq_flash_avl_csr_burst_adapter\" " "Ext_epcq_flash_avl_csr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ext_epcq_flash_avl_csr_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v " "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773786565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_004: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\" " "Cmd_demux_004: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_004: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_004\" " "Rsp_mux_004: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\" " "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Csr_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_csr_controller \"csr_controller\" " "Csr_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_csr_controller \"csr_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avst_fifo: \"Generating: avst_fifo\" " "Avst_fifo: \"Generating: avst_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Xip_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_xip_controller \"xip_controller\" " "Xip_controller: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_xip_controller \"xip_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_demultiplexer_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_demultiplexer \"merlin_demultiplexer_0\" " "Merlin_demultiplexer_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_demultiplexer \"merlin_demultiplexer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Multiplexer: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_multiplexer \"multiplexer\" " "Multiplexer: \"asmi2_inst_epcq_ctrl\" instantiated altera_merlin_multiplexer \"multiplexer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_cmd_generator_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_cmd_generator \"asmi2_cmd_generator_0\" " "Asmi2_cmd_generator_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_cmd_generator \"asmi2_cmd_generator_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Asmi2_qspi_interface_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_qspi_interface \"asmi2_qspi_interface_0\" " "Asmi2_qspi_interface_0: \"asmi2_inst_epcq_ctrl\" instantiated altera_asmi2_qspi_interface \"asmi2_qspi_interface_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avst_fifo: \"xip_controller\" instantiated altera_asmi2_xip_controller \"avst_fifo\" " "Avst_fifo: \"xip_controller\" instantiated altera_asmi2_xip_controller \"avst_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Q_sys: Done \"q_sys\" with 82 modules, 255 files " "Q_sys: Done \"q_sys\" with 82 modules, 255 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773787316 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "q_sys.qsys " "Finished elaborating Platform Designer system entity \"q_sys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773788558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/ram_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/ram_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_ext-a_ram " "Found design unit 1: ram_ext-a_ram" {  } { { "userhw/ram_ext.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/ram_ext.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789897 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_ext " "Found entity 1: ram_ext" {  } { { "userhw/ram_ext.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/ram_ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/xor_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/xor_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_op-a_xor_op " "Found design unit 1: xor_op-a_xor_op" {  } { { "userhw/uprocessador/xor_op.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/xor_op.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789900 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_op " "Found entity 1: xor_op" {  } { { "userhw/uprocessador/xor_op.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/xor_op.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-a_ula " "Found design unit 1: ula-a_ula" {  } { { "userhw/uprocessador/ULA.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789902 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "userhw/uprocessador/ULA.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-a_UC " "Found design unit 1: UC-a_UC" {  } { { "userhw/uprocessador/uc.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/uc.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789905 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "userhw/uprocessador/uc.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/uc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-a_subtractor " "Found design unit 1: subtractor-a_subtractor" {  } { { "userhw/uprocessador/subtractor.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/subtractor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789907 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "userhw/uprocessador/subtractor.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-a_state_machine " "Found design unit 1: state_machine-a_state_machine" {  } { { "userhw/uprocessador/state_machine.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/state_machine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789910 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "userhw/uprocessador/state_machine.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/state_machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-a_rom " "Found design unit 1: rom-a_rom" {  } { { "userhw/uprocessador/rom.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789912 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "userhw/uprocessador/rom.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/reg16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/reg16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits-a_reg16bits " "Found design unit 1: reg16bits-a_reg16bits" {  } { { "userhw/uprocessador/reg16bits.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/reg16bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789915 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits " "Found entity 1: reg16bits" {  } { { "userhw/uprocessador/reg16bits.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/reg16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-a_ram " "Found design unit 1: ram-a_ram" {  } { { "userhw/uprocessador/ram.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789917 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "userhw/uprocessador/ram.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/r_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/r_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r_shifter-a_r_shifter " "Found design unit 1: r_shifter-a_r_shifter" {  } { { "userhw/uprocessador/r_shifter.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/r_shifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789920 ""} { "Info" "ISGN_ENTITY_NAME" "1 r_shifter " "Found entity 1: r_shifter" {  } { { "userhw/uprocessador/r_shifter.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/r_shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/psw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/psw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PSW-a_PSW " "Found design unit 1: PSW-a_PSW" {  } { { "userhw/uprocessador/PSW.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/PSW.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789922 ""} { "Info" "ISGN_ENTITY_NAME" "1 PSW " "Found entity 1: PSW" {  } { { "userhw/uprocessador/PSW.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/PSW.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789922 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "userhw/uprocessador/processador_tb.vhd " "Can't analyze file -- file userhw/uprocessador/processador_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1764773789925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-a_processador " "Found design unit 1: processador-a_processador" {  } { { "userhw/uprocessador/processador.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/processador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789927 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "userhw/uprocessador/processador.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-a_PC " "Found design unit 1: PC-a_PC" {  } { { "userhw/uprocessador/PC.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789929 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "userhw/uprocessador/PC.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/mux16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/mux16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16b-a_mux16b " "Found design unit 1: mux16b-a_mux16b" {  } { { "userhw/uprocessador/mux16b.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/mux16b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789932 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16b " "Found entity 1: mux16b" {  } { { "userhw/uprocessador/mux16b.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/mux16b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/mux3bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/mux3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3bits-a_mux3bits " "Found design unit 1: mux3bits-a_mux3bits" {  } { { "userhw/uprocessador/mux3bits.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/mux3bits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789934 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3bits " "Found entity 1: mux3bits" {  } { { "userhw/uprocessador/mux3bits.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/mux3bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-a_instruction_reg " "Found design unit 1: instruction_reg-a_instruction_reg" {  } { { "userhw/uprocessador/instruction_reg.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/instruction_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789937 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "userhw/uprocessador/instruction_reg.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/instruction_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/banco_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/banco_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_regs-a_banco_regs " "Found design unit 1: banco_regs-a_banco_regs" {  } { { "userhw/uprocessador/banco_regs.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/banco_regs.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789939 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_regs " "Found entity 1: banco_regs" {  } { { "userhw/uprocessador/banco_regs.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/banco_regs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-a_adder " "Found design unit 1: adder-a_adder" {  } { { "userhw/uprocessador/adder.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789941 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "userhw/uprocessador/adder.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/uprocessador/acumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/uprocessador/acumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acumulador-a_acumulador " "Found design unit 1: acumulador-a_acumulador" {  } { { "userhw/uprocessador/acumulador.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/acumulador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789944 ""} { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "userhw/uprocessador/acumulador.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/uprocessador/acumulador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-reg32_arch " "Found design unit 1: reg32-reg32_arch" {  } { { "reg32/reg32.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/reg32/reg32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789946 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32/reg32.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/reg32/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/alteraip/enet_clk_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/alteraip/enet_clk_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 enet_clk_ddio " "Found entity 1: enet_clk_ddio" {  } { { "ip/AlteraIP/enet_clk_ddio.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/ip/AlteraIP/enet_clk_ddio.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c10lp_rgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file c10lp_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 c10lp_rgmii " "Found entity 1: c10lp_rgmii" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userhw/userhw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userhw/userhw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userhw-userhw_arch " "Found design unit 1: userhw-userhw_arch" {  } { { "userhw/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/userhw.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789961 ""} { "Info" "ISGN_ENTITY_NAME" "1 userhw " "Found entity 1: userhw" {  } { { "userhw/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/userhw/userhw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsa/rsa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rsa/rsa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rsa-arch_rsa " "Found design unit 1: rsa-arch_rsa" {  } { { "rsa/rsa.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/rsa/rsa.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789964 ""} { "Info" "ISGN_ENTITY_NAME" "1 rsa " "Found entity 1: rsa" {  } { { "rsa/rsa.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/rsa/rsa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773789964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773789964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/q_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/q_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys " "Found entity 1: q_sys" {  } { { "db/ip/q_sys/q_sys.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/mm_to_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/mm_to_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MM_to_ST_Adapter " "Found entity 1: MM_to_ST_Adapter" {  } { { "db/ip/q_sys/submodules/mm_to_st_adapter.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/mm_to_st_adapter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/st_to_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/st_to_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "db/ip/q_sys/submodules/st_to_mm_adapter.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/st_to_mm_adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_cmd_generator " "Found entity 1: altera_asmi2_cmd_generator" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790121 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_adapter_32_8 " "Found entity 2: data_adapter_32_8" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 593 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790121 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_adapter_8_32 " "Found entity 3: data_adapter_8_32" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_qspi_interface " "Found entity 1: altera_asmi2_qspi_interface" {  } { { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_qspi_interface_asmiblock " "Found entity 1: altera_asmi2_qspi_interface_asmiblock" {  } { { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_asmi2_xip_controller " "Found entity 1: altera_asmi2_xip_controller" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/q_sys/submodules/altera_default_burst_converter.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "db/ip/q_sys/submodules/altera_gpio_lite.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790444 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "db/ip/q_sys/submodules/altera_gpio_lite.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/q_sys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/q_sys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790513 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790582 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790582 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790582 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790582 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773790619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/q_sys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/q_sys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790748 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/q_sys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher " "Found entity 1: altera_msgdma_prefetcher" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_csr " "Found entity 1: altera_msgdma_prefetcher_csr" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_fifo " "Found entity 1: altera_msgdma_prefetcher_fifo" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_interrupt " "Found entity 1: altera_msgdma_prefetcher_interrupt" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_read " "Found entity 1: altera_msgdma_prefetcher_read" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_msgdma_prefetcher_write_back " "Found entity 1: altera_msgdma_prefetcher_write_back" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_qspi_address_adaption " "Found entity 1: altera_qspi_address_adaption" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773790964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773790964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_qspi_address_adaption_core " "Found entity 1: altera_qspi_address_adaption_core" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_remote_update_core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_remote_update_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_remote_update_core " "Found entity 1: altera_remote_update_core" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_remote_update_core.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/q_sys/submodules/altera_reset_controller.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/q_sys/submodules/altera_reset_synchronizer.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_24.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "db/ip/q_sys/submodules/altera_tse_altshifttaps.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "db/ip/q_sys/submodules/altera_tse_bin_cnt.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_clk_cntl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "db/ip/q_sys/submodules/altera_tse_clock_crosser.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "db/ip/q_sys/submodules/altera_tse_crc328checker.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "db/ip/q_sys/submodules/altera_tse_crc328generator.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773791981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773791981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "db/ip/q_sys/submodules/altera_tse_crc32ctl8.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773792037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "db/ip/q_sys/submodules/altera_tse_crc32galois8.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773792099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773792181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773792256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773792336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792415 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773792415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792494 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773792494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792577 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773792577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792661 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773792661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792744 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773792744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792830 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773792830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792918 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773792918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792978 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773792978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773792978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793108 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793232 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793293 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793477 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793610 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793739 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "db/ip/q_sys/submodules/altera_tse_false_path_marker.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773793870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773793870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773794064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773794064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773794230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773794230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773794323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773794323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "db/ip/q_sys/submodules/altera_tse_gmii_io.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773794383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773794383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "db/ip/q_sys/submodules/altera_tse_gray_cnt.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773794452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773794452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "db/ip/q_sys/submodules/altera_tse_hashing.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773794522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773794522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "db/ip/q_sys/submodules/altera_tse_host_control.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773794601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773794601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "db/ip/q_sys/submodules/altera_tse_host_control_small.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773794681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773794681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773794739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773794739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773794795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773794795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "db/ip/q_sys/submodules/altera_tse_lfsr_10.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773794853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773794853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_loopback_ff.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773794936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773794936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_control.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773795046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773795046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773795222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773795222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773795374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773795374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "db/ip/q_sys/submodules/altera_tse_magic_detection.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773795467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773795467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "db/ip/q_sys/submodules/altera_tse_mdio.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773795549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773795549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773795606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773795606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773795685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773795685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "db/ip/q_sys/submodules/altera_tse_mii_rx_if.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773795762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773795762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "db/ip/q_sys/submodules/altera_tse_mii_tx_if.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773795819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773795819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773795883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773795883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "db/ip/q_sys/submodules/altera_tse_ph_calculator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773795942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773795942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "db/ip/q_sys/submodules/altera_tse_pipeline_base.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map_small.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773796990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773796990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_ff_length.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773797048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773797048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773797156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773797156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773797239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773797239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773797296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773797296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "db/ip/q_sys/submodules/altera_tse_sdpm_gen.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773797352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773797352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "db/ip/q_sys/submodules/altera_tse_shared_mac_control.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773797449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773797449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "db/ip/q_sys/submodules/altera_tse_shared_register_map.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773797609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773797609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "db/ip/q_sys/submodules/altera_tse_timing_adapter32.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773797668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773797668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "db/ip/q_sys/submodules/altera_tse_timing_adapter8.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773797729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773797729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773797808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773797808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773797886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773797886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773797980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773797980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773798081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773798081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "db/ip/q_sys/submodules/altera_tse_top_gen_host.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773798209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773798209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773798272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773798272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773798387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773798387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773798501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773798501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773798619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773798619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773798737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773798737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773798823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773798823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773798928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773798928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_length.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773799539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/avst_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/avst_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 avst_fifo " "Found entity 1: avst_fifo" {  } { { "db/ip/q_sys/submodules/avst_fifo.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/avst_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file db/ip/q_sys/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799592 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799592 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799592 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799592 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799592 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799592 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799592 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "db/ip/q_sys/submodules/csr_block.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "db/ip/q_sys/submodules/descriptor_buffers.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799709 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state db/ip/q_sys/submodules/i2c_master_bit_ctrl.v(188) " "Unrecognized synthesis attribute \"enum_state\" at db/ip/q_sys/submodules/i2c_master_bit_ctrl.v(188)" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 188 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799777 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state db/ip/q_sys/submodules/i2c_master_byte_ctrl.v(203) " "Unrecognized synthesis attribute \"enum_state\" at db/ip/q_sys/submodules/i2c_master_byte_ctrl.v(203)" {  } { { "db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/q_sys/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/q_sys/submodules/i2c_master_top.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/opencores_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/opencores_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 opencores_i2c " "Found entity 1: opencores_i2c" {  } { { "db/ip/q_sys/submodules/opencores_i2c.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/opencores_i2c.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_avalon_st_adapter " "Found entity 1: q_sys_avalon_st_adapter" {  } { { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_avalon_st_adapter_timing_adapter_0 " "Found entity 1: q_sys_avalon_st_adapter_timing_adapter_0" {  } { { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: q_sys_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu " "Found entity 1: q_sys_cpu" {  } { { "db/ip/q_sys/submodules/q_sys_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773799901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773799901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_ic_data_module " "Found entity 1: q_sys_cpu_cpu_ic_data_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_cpu_cpu_ic_tag_module " "Found entity 2: q_sys_cpu_cpu_ic_tag_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "3 q_sys_cpu_cpu_bht_module " "Found entity 3: q_sys_cpu_cpu_bht_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "4 q_sys_cpu_cpu_register_bank_a_module " "Found entity 4: q_sys_cpu_cpu_register_bank_a_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "5 q_sys_cpu_cpu_register_bank_b_module " "Found entity 5: q_sys_cpu_cpu_register_bank_b_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "6 q_sys_cpu_cpu_dc_tag_module " "Found entity 6: q_sys_cpu_cpu_dc_tag_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "7 q_sys_cpu_cpu_dc_data_module " "Found entity 7: q_sys_cpu_cpu_dc_data_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "8 q_sys_cpu_cpu_dc_victim_module " "Found entity 8: q_sys_cpu_cpu_dc_victim_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "9 q_sys_cpu_cpu_nios2_oci_debug " "Found entity 9: q_sys_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "10 q_sys_cpu_cpu_nios2_oci_break " "Found entity 10: q_sys_cpu_cpu_nios2_oci_break" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "11 q_sys_cpu_cpu_nios2_oci_xbrk " "Found entity 11: q_sys_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "12 q_sys_cpu_cpu_nios2_oci_dbrk " "Found entity 12: q_sys_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "13 q_sys_cpu_cpu_nios2_oci_itrace " "Found entity 13: q_sys_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "14 q_sys_cpu_cpu_nios2_oci_td_mode " "Found entity 14: q_sys_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "15 q_sys_cpu_cpu_nios2_oci_dtrace " "Found entity 15: q_sys_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "16 q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "17 q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "18 q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "19 q_sys_cpu_cpu_nios2_oci_fifo " "Found entity 19: q_sys_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "20 q_sys_cpu_cpu_nios2_oci_pib " "Found entity 20: q_sys_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "21 q_sys_cpu_cpu_nios2_oci_im " "Found entity 21: q_sys_cpu_cpu_nios2_oci_im" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "22 q_sys_cpu_cpu_nios2_performance_monitors " "Found entity 22: q_sys_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "23 q_sys_cpu_cpu_nios2_avalon_reg " "Found entity 23: q_sys_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "24 q_sys_cpu_cpu_ociram_sp_ram_module " "Found entity 24: q_sys_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "25 q_sys_cpu_cpu_nios2_ocimem " "Found entity 25: q_sys_cpu_cpu_nios2_ocimem" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "26 q_sys_cpu_cpu_nios2_oci " "Found entity 26: q_sys_cpu_cpu_nios2_oci" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""} { "Info" "ISGN_ENTITY_NAME" "27 q_sys_cpu_cpu " "Found entity 27: q_sys_cpu_cpu" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_debug_slave_sysclk " "Found entity 1: q_sys_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_debug_slave_tck " "Found entity 1: q_sys_cpu_cpu_debug_slave_tck" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_debug_slave_wrapper " "Found entity 1: q_sys_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_mult_cell " "Found entity 1: q_sys_cpu_cpu_mult_cell" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_cpu_cpu_test_bench " "Found entity 1: q_sys_cpu_cpu_test_bench" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_descriptor_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_descriptor_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_descriptor_memory " "Found entity 1: q_sys_descriptor_memory" {  } { { "db/ip/q_sys/submodules/q_sys_descriptor_memory.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_descriptor_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_enet_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/q_sys/submodules/q_sys_enet_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_enet_pll_dffpipe_l2c " "Found entity 1: q_sys_enet_pll_dffpipe_l2c" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_enet_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800611 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_enet_pll_stdsync_sv6 " "Found entity 2: q_sys_enet_pll_stdsync_sv6" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_enet_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800611 ""} { "Info" "ISGN_ENTITY_NAME" "3 q_sys_enet_pll_altpll_bju2 " "Found entity 3: q_sys_enet_pll_altpll_bju2" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_enet_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800611 ""} { "Info" "ISGN_ENTITY_NAME" "4 q_sys_enet_pll " "Found entity 4: q_sys_enet_pll" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_enet_pll.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_eth_tse.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_eth_tse.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_eth_tse " "Found entity 1: q_sys_eth_tse" {  } { { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_eth_tse.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash " "Found entity 1: q_sys_ext_epcq_flash" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl " "Found entity 1: q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller " "Found entity 1: q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0 " "Found entity 1: q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer " "Found entity 1: q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_irq_mapper " "Found entity 1: q_sys_irq_mapper" {  } { { "db/ip/q_sys/submodules/q_sys_irq_mapper.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/q_sys/submodules/q_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_jtag_uart_sim_scfifo_w " "Found entity 1: q_sys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800829 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_jtag_uart_scfifo_w " "Found entity 2: q_sys_jtag_uart_scfifo_w" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800829 ""} { "Info" "ISGN_ENTITY_NAME" "3 q_sys_jtag_uart_sim_scfifo_r " "Found entity 3: q_sys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800829 ""} { "Info" "ISGN_ENTITY_NAME" "4 q_sys_jtag_uart_scfifo_r " "Found entity 4: q_sys_jtag_uart_scfifo_r" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800829 ""} { "Info" "ISGN_ENTITY_NAME" "5 q_sys_jtag_uart " "Found entity 5: q_sys_jtag_uart" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_led_pio " "Found entity 1: q_sys_led_pio" {  } { { "db/ip/q_sys/submodules/q_sys_led_pio.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0 " "Found entity 1: q_sys_mm_interconnect_0" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: q_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_demux " "Found entity 1: q_sys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: q_sys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773800995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773800995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: q_sys_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_mux " "Found entity 1: q_sys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: q_sys_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: q_sys_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801167 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router " "Found entity 2: q_sys_mm_interconnect_0_router" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801204 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_001 " "Found entity 2: q_sys_mm_interconnect_0_router_001" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801215 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_002 " "Found entity 2: q_sys_mm_interconnect_0_router_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_004_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801225 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_004 " "Found entity 2: q_sys_mm_interconnect_0_router_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_006_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801234 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_006 " "Found entity 2: q_sys_mm_interconnect_0_router_006" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_router_008_default_decode " "Found entity 1: q_sys_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801248 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_0_router_008 " "Found entity 2: q_sys_mm_interconnect_0_router_008" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_demux " "Found entity 1: q_sys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: q_sys_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_demux_003 " "Found entity 1: q_sys_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_demux_004 " "Found entity 1: q_sys_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_mux " "Found entity 1: q_sys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: q_sys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_0_rsp_mux_002 " "Found entity 1: q_sys_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1 " "Found entity 1: q_sys_mm_interconnect_1" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_cmd_demux " "Found entity 1: q_sys_mm_interconnect_1_cmd_demux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_cmd_demux_004 " "Found entity 1: q_sys_mm_interconnect_1_cmd_demux_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_cmd_mux " "Found entity 1: q_sys_mm_interconnect_1_cmd_mux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_cmd_mux_001 " "Found entity 1: q_sys_mm_interconnect_1_cmd_mux_001" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_router_default_decode " "Found entity 1: q_sys_mm_interconnect_1_router_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801544 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_1_router " "Found entity 2: q_sys_mm_interconnect_1_router" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_router_004_default_decode " "Found entity 1: q_sys_mm_interconnect_1_router_004_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801600 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_1_router_004 " "Found entity 2: q_sys_mm_interconnect_1_router_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_router_005_default_decode " "Found entity 1: q_sys_mm_interconnect_1_router_005_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801637 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_1_router_005 " "Found entity 2: q_sys_mm_interconnect_1_router_005" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel q_sys_mm_interconnect_1_router_006.sv(48) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel q_sys_mm_interconnect_1_router_006.sv(49) " "Verilog HDL Declaration information at q_sys_mm_interconnect_1_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_router_006_default_decode " "Found entity 1: q_sys_mm_interconnect_1_router_006_default_decode" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801647 ""} { "Info" "ISGN_ENTITY_NAME" "2 q_sys_mm_interconnect_1_router_006 " "Found entity 2: q_sys_mm_interconnect_1_router_006" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_rsp_demux " "Found entity 1: q_sys_mm_interconnect_1_rsp_demux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_rsp_mux " "Found entity 1: q_sys_mm_interconnect_1_rsp_mux" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_mm_interconnect_1_rsp_mux_004 " "Found entity 1: q_sys_mm_interconnect_1_rsp_mux_004" {  } { { "db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_msgdma_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_msgdma_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_msgdma_rx " "Found entity 1: q_sys_msgdma_rx" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_msgdma_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_msgdma_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_msgdma_tx " "Found entity 1: q_sys_msgdma_tx" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_onchip_ram " "Found entity 1: q_sys_onchip_ram" {  } { { "db/ip/q_sys/submodules/q_sys_onchip_ram.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_remote_update.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_remote_update.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_remote_update " "Found entity 1: q_sys_remote_update" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_remote_update.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CSR_RESET_TIMER csr_reset_timer q_sys_remote_update_remote_update_controller.sv(273) " "Verilog HDL Declaration information at q_sys_remote_update_remote_update_controller.sv(273): object \"CSR_RESET_TIMER\" differs only in case from object \"csr_reset_timer\" in the same scope" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764773801815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_remote_update_remote_update_controller " "Found entity 1: q_sys_remote_update_remote_update_controller" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801829 ""} { "Info" "ISGN_ENTITY_NAME" "2 avl_controller_v_series_arria10 " "Found entity 2: avl_controller_v_series_arria10" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801829 ""} { "Info" "ISGN_ENTITY_NAME" "3 avl_controller_cycloneiii_iv " "Found entity 3: avl_controller_cycloneiii_iv" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_sys_clk_timer " "Found entity 1: q_sys_sys_clk_timer" {  } { { "db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_sysid " "Found entity 1: q_sys_sysid" {  } { { "db/ip/q_sys/submodules/q_sys_sysid.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/q_sys_user_dipsw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/q_sys_user_dipsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_sys_user_dipsw " "Found entity 1: q_sys_user_dipsw" {  } { { "db/ip/q_sys/submodules/q_sys_user_dipsw.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_user_dipsw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/read_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/read_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_burst_control " "Found entity 1: read_burst_control" {  } { { "db/ip/q_sys/submodules/read_burst_control.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/read_burst_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/read_master.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "db/ip/q_sys/submodules/read_signal_breakout.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "db/ip/q_sys/submodules/response_block.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773801982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773801982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v 13 13 " "Found 13 design units, including 13 entities, in source file db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_S_5022eb8d_23b491dc_E " "Found entity 1: ID_S_5022eb8d_23b491dc_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802280 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID_S_4a300f3f_39278bd3_E " "Found entity 2: ID_S_4a300f3f_39278bd3_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802280 ""} { "Info" "ISGN_ENTITY_NAME" "3 ID_S_49e5fc40_2eb2fcd_E " "Found entity 3: ID_S_49e5fc40_2eb2fcd_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802280 ""} { "Info" "ISGN_ENTITY_NAME" "4 ID_S_40d79062_5b05bec_E " "Found entity 4: ID_S_40d79062_5b05bec_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802280 ""} { "Info" "ISGN_ENTITY_NAME" "5 ID_S_1b58793a_7890c465_E " "Found entity 5: ID_S_1b58793a_7890c465_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802280 ""} { "Info" "ISGN_ENTITY_NAME" "6 ID_S_13bb3fed_719c024a_E " "Found entity 6: ID_S_13bb3fed_719c024a_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802280 ""} { "Info" "ISGN_ENTITY_NAME" "7 ID_S_5ad7685_4a903964_E " "Found entity 7: ID_S_5ad7685_4a903964_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802280 ""} { "Info" "ISGN_ENTITY_NAME" "8 ID_S_3737a5ef_84b9e8f_E " "Found entity 8: ID_S_3737a5ef_84b9e8f_E" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802280 ""} { "Info" "ISGN_ENTITY_NAME" "9 sll_ca_hbc_t001 " "Found entity 9: sll_ca_hbc_t001" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802280 ""} { "Info" "ISGN_ENTITY_NAME" "10 sll_ca_hbc_t001_io " "Found entity 10: sll_ca_hbc_t001_io" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802280 ""} { "Info" "ISGN_ENTITY_NAME" "11 sll_ca_hbc_t001_ddio_out " "Found entity 11: sll_ca_hbc_t001_ddio_out" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1979 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802280 ""} { "Info" "ISGN_ENTITY_NAME" "12 sll_ca_hbc_t001_syncpll " "Found entity 12: sll_ca_hbc_t001_syncpll" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802280 ""} { "Info" "ISGN_ENTITY_NAME" "13 sll_hyperbus_controller_top " "Found entity 13: sll_hyperbus_controller_top" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773802280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/q_sys/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773802282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/userhw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/q_sys/submodules/userhw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userhw-userhw_arch " "Found design unit 1: userhw-userhw_arch" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/userhw.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802285 ""} { "Info" "ISGN_ENTITY_NAME" "1 userhw " "Found entity 1: userhw" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/userhw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773802285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "db/ip/q_sys/submodules/write_burst_control.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773802340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773802404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/q_sys/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/q_sys/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "db/ip/q_sys/submodules/write_signal_breakout.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773802410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773802410 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_top i2c_master_top.v(86) " "Verilog HDL Parameter Declaration warning at i2c_master_top.v(86): Parameter Declaration in module \"i2c_master_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_top.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_top.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802512 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(368) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(368): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 368 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802512 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(369) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(369): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 369 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802512 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(370) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(370): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 370 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(371) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(371): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 371 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(372) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(372): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 372 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(373) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(373): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 373 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(374) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(374): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 374 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(375) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(375): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 375 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(376) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(376): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 376 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(377) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(377): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 377 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(378) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(378): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 378 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(379) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(379): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 379 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(380) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(380): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 380 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(381) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(381): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 381 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(382) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(382): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 382 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(383) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(383): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 383 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(384) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(384): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 384 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_master_bit_ctrl i2c_master_bit_ctrl.v(385) " "Verilog HDL Parameter Declaration warning at i2c_master_bit_ctrl.v(385): Parameter Declaration in module \"i2c_master_bit_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 385 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1764773802513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c10lp_rgmii " "Elaborating entity \"c10lp_rgmii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764773804319 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "system_resetn c10lp_rgmii.v(88) " "Verilog HDL or VHDL warning at c10lp_rgmii.v(88): object \"system_resetn\" assigned a value but never read" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773804320 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 c10lp_rgmii.v(117) " "Verilog HDL assignment warning at c10lp_rgmii.v(117): truncated value with size 32 to match size of target (21)" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773804320 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 c10lp_rgmii.v(119) " "Verilog HDL assignment warning at c10lp_rgmii.v(119): truncated value with size 32 to match size of target (21)" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773804320 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "usb_full c10lp_rgmii.v(37) " "Output port \"usb_full\" at c10lp_rgmii.v(37) has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764773804320 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "usb_empty c10lp_rgmii.v(38) " "Output port \"usb_empty\" at c10lp_rgmii.v(38) has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764773804320 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "arduino_rstn c10lp_rgmii.v(50) " "Output port \"arduino_rstn\" at c10lp_rgmii.v(50) has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764773804320 "|c10lp_rgmii"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hbus_cs1n c10lp_rgmii.v(66) " "Output port \"hbus_cs1n\" at c10lp_rgmii.v(66) has no driver" {  } { { "c10lp_rgmii.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764773804320 "|c10lp_rgmii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enet_clk_ddio enet_clk_ddio:enet_clk_ddio_inst " "Elaborating entity \"enet_clk_ddio\" for hierarchy \"enet_clk_ddio:enet_clk_ddio_inst\"" {  } { { "c10lp_rgmii.v" "enet_clk_ddio_inst" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773804326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ip/AlteraIP/enet_clk_ddio.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/ip/AlteraIP/enet_clk_ddio.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773804402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ip/AlteraIP/enet_clk_ddio.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/ip/AlteraIP/enet_clk_ddio.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773804403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773804403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773804403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773804403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773804403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773804403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773804403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773804403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773804403 ""}  } { { "ip/AlteraIP/enet_clk_ddio.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/ip/AlteraIP/enet_clk_ddio.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773804403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_knj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_knj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_knj " "Found entity 1: ddio_out_knj" {  } { { "db/ddio_out_knj.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ddio_out_knj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773804453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773804453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_knj enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_knj:auto_generated " "Elaborating entity \"ddio_out_knj\" for hierarchy \"enet_clk_ddio:enet_clk_ddio_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_knj:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773804458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys q_sys:q_sys_inst " "Elaborating entity \"q_sys\" for hierarchy \"q_sys:q_sys_inst\"" {  } { { "c10lp_rgmii.v" "q_sys_inst" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/c10lp_rgmii.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773804482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu q_sys:q_sys_inst\|q_sys_cpu:cpu " "Elaborating entity \"q_sys_cpu\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\"" {  } { { "db/ip/q_sys/q_sys.v" "cpu" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773804492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu " "Elaborating entity \"q_sys_cpu_cpu\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu.v" "cpu" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773804525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_test_bench q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_test_bench:the_q_sys_cpu_cpu_test_bench " "Elaborating entity \"q_sys_cpu_cpu_test_bench\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_test_bench:the_q_sys_cpu_cpu_test_bench\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_test_bench" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 5995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773804623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_ic_data_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data " "Elaborating entity \"q_sys_cpu_cpu_ic_data_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_ic_data" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 6997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773804655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773804772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jd1 " "Found entity 1: altsyncram_5jd1" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_5jd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773804835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773804835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jd1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated " "Elaborating entity \"altsyncram_5jd1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_data_module:q_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773804843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_ic_tag_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag " "Elaborating entity \"q_sys_cpu_cpu_ic_tag_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_ic_tag" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 7063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773804900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773804922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ad1 " "Found entity 1: altsyncram_2ad1" {  } { { "db/altsyncram_2ad1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_2ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773804989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773804989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ad1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_2ad1:auto_generated " "Elaborating entity \"altsyncram_2ad1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_ic_tag_module:q_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_2ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773804997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_bht_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht " "Elaborating entity \"q_sys_cpu_cpu_bht_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_bht" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 7233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_27d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773805136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773805136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27d1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated " "Elaborating entity \"altsyncram_27d1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_bht_module:q_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_register_bank_a_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a " "Elaborating entity \"q_sys_cpu_cpu_register_bank_a_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_register_bank_a" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ic1 " "Found entity 1: altsyncram_8ic1" {  } { { "db/altsyncram_8ic1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_8ic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773805293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773805293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ic1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated " "Elaborating entity \"altsyncram_8ic1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_a_module:q_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_register_bank_b_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_b_module:q_sys_cpu_cpu_register_bank_b " "Elaborating entity \"q_sys_cpu_cpu_register_bank_b_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_register_bank_b_module:q_sys_cpu_cpu_register_bank_b\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_register_bank_b" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_mult_cell q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell " "Elaborating entity \"q_sys_cpu_cpu_mult_cell\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_mult_cell" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 8793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hkp2 " "Found entity 1: altera_mult_add_hkp2" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altera_mult_add_hkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773805507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773805507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hkp2 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated " "Elaborating entity \"altera_mult_add_hkp2\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "altera_mult_add_rtl1" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773805812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773806084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773806108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773806195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773806283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773806305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773806330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773806430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773807159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773807349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773807376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773807445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773807468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773807553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_mult_cell:the_q_sys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773807639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_dc_tag_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag " "Elaborating entity \"q_sys_cpu_cpu_dc_tag_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_dc_tag" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 9215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773811660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773811683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ulc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ulc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ulc1 " "Found entity 1: altsyncram_ulc1" {  } { { "db/altsyncram_ulc1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_ulc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773811743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773811743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ulc1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ulc1:auto_generated " "Elaborating entity \"altsyncram_ulc1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_tag_module:q_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ulc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773811751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_dc_data_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data " "Elaborating entity \"q_sys_cpu_cpu_dc_data_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_dc_data" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 9281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773811806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773811826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rif1 " "Found entity 1: altsyncram_rif1" {  } { { "db/altsyncram_rif1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_rif1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773811889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773811889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rif1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_rif1:auto_generated " "Elaborating entity \"altsyncram_rif1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_data_module:q_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_rif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773811897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_dc_victim_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim " "Elaborating entity \"q_sys_cpu_cpu_dc_victim_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_dc_victim" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 9393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773811953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773811978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3d1 " "Found entity 1: altsyncram_k3d1" {  } { { "db/altsyncram_k3d1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_k3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773812046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773812046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3d1 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated " "Elaborating entity \"altsyncram_k3d1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_dc_victim_module:q_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_debug q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_debug\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_debug" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_debug:the_q_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_break q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_break:the_q_sys_cpu_cpu_nios2_oci_break " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_break\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_break:the_q_sys_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_break" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_xbrk q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_xbrk:the_q_sys_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_xbrk:the_q_sys_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_xbrk" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_dbrk q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dbrk:the_q_sys_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dbrk:the_q_sys_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_dbrk" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_itrace q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_itrace:the_q_sys_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_itrace\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_itrace:the_q_sys_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_itrace" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_dtrace q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dtrace:the_q_sys_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dtrace:the_q_sys_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_dtrace" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_td_mode q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dtrace:the_q_sys_cpu_cpu_nios2_oci_dtrace\|q_sys_cpu_cpu_nios2_oci_td_mode:q_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_dtrace:the_q_sys_cpu_cpu_nios2_oci_dtrace\|q_sys_cpu_cpu_nios2_oci_td_mode:q_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_fifo q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_fifo" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_fifo:the_q_sys_cpu_cpu_nios2_oci_fifo\|q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_pib q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_pib:the_q_sys_cpu_cpu_nios2_oci_pib " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_pib\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_pib:the_q_sys_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_pib" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_oci_im q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_im:the_q_sys_cpu_cpu_nios2_oci_im " "Elaborating entity \"q_sys_cpu_cpu_nios2_oci_im\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_oci_im:the_q_sys_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_oci_im" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_avalon_reg q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_avalon_reg:the_q_sys_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"q_sys_cpu_cpu_nios2_avalon_reg\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_avalon_reg:the_q_sys_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_avalon_reg" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_nios2_ocimem q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem " "Elaborating entity \"q_sys_cpu_cpu_nios2_ocimem\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_nios2_ocimem" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_ociram_sp_ram_module q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram " "Elaborating entity \"q_sys_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "q_sys_cpu_cpu_ociram_sp_ram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_3c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773812792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773812792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_nios2_ocimem:the_q_sys_cpu_cpu_nios2_ocimem\|q_sys_cpu_cpu_ociram_sp_ram_module:q_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_debug_slave_wrapper q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"q_sys_cpu_cpu_debug_slave_wrapper\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu.v" "the_q_sys_cpu_cpu_debug_slave_wrapper" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_debug_slave_tck q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|q_sys_cpu_cpu_debug_slave_tck:the_q_sys_cpu_cpu_debug_slave_tck " "Elaborating entity \"q_sys_cpu_cpu_debug_slave_tck\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|q_sys_cpu_cpu_debug_slave_tck:the_q_sys_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" "the_q_sys_cpu_cpu_debug_slave_tck" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_cpu_cpu_debug_slave_sysclk q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|q_sys_cpu_cpu_debug_slave_sysclk:the_q_sys_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"q_sys_cpu_cpu_debug_slave_sysclk\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|q_sys_cpu_cpu_debug_slave_sysclk:the_q_sys_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" "the_q_sys_cpu_cpu_debug_slave_sysclk" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" "q_sys_cpu_cpu_debug_slave_phy" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773812953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_cpu:cpu\|q_sys_cpu_cpu:cpu\|q_sys_cpu_cpu_nios2_oci:the_q_sys_cpu_cpu_nios2_oci\|q_sys_cpu_cpu_debug_slave_wrapper:the_q_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:q_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_descriptor_memory q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory " "Elaborating entity \"q_sys_descriptor_memory\" for hierarchy \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\"" {  } { { "db/ip/q_sys/q_sys.v" "descriptor_memory" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_descriptor_memory.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_descriptor_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_descriptor_memory.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_descriptor_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773813232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file q_sys_descriptor_memory.hex " "Parameter \"init_file\" = \"q_sys_descriptor_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773813232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773813232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773813232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773813232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773813232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773813232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773813232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773813232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773813232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773813232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773813232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773813232 ""}  } { { "db/ip/q_sys/submodules/q_sys_descriptor_memory.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_descriptor_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773813232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6h1 " "Found entity 1: altsyncram_q6h1" {  } { { "db/altsyncram_q6h1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_q6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773813294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773813294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6h1 q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\|altsyncram_q6h1:auto_generated " "Elaborating entity \"altsyncram_q6h1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\|altsyncram_q6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_enet_pll q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll " "Elaborating entity \"q_sys_enet_pll\" for hierarchy \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\"" {  } { { "db/ip/q_sys/q_sys.v" "enet_pll" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_enet_pll_stdsync_sv6 q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"q_sys_enet_pll_stdsync_sv6\" for hierarchy \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "stdsync2" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_enet_pll.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_enet_pll_dffpipe_l2c q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_stdsync_sv6:stdsync2\|q_sys_enet_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"q_sys_enet_pll_dffpipe_l2c\" for hierarchy \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_stdsync_sv6:stdsync2\|q_sys_enet_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "dffpipe3" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_enet_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_enet_pll_altpll_bju2 q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1 " "Elaborating entity \"q_sys_enet_pll_altpll_bju2\" for hierarchy \"q_sys:q_sys_inst\|q_sys_enet_pll:enet_pll\|q_sys_enet_pll_altpll_bju2:sd1\"" {  } { { "db/ip/q_sys/submodules/q_sys_enet_pll.v" "sd1" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_enet_pll.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_eth_tse q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse " "Elaborating entity \"q_sys_eth_tse\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\"" {  } { { "db/ip/q_sys/q_sys.v" "eth_tse" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "db/ip/q_sys/submodules/q_sys_eth_tse.v" "i_tse_mac" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_eth_tse.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "reset_sync_0" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_control.v" "U_REG" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_mac_control.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_SYNC_1" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_register_map.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_EXCESS_COL" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_register_map.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_SYNC_6" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_register_map.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773813876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_RXCNT" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_register_map.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773814124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773814158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773814285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773814327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773814329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814329 ""}  } { { "db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773814329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dpl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dpl1 " "Found entity 1: altsyncram_dpl1" {  } { { "db/altsyncram_dpl1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_dpl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773814393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773814393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dpl1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_dpl1:auto_generated " "Elaborating entity \"altsyncram_dpl1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_dpl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773814400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_TXCNT" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_register_map.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773814540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773814596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773814641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773814642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773814642 ""}  } { { "db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773814642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dml1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dml1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dml1 " "Found entity 1: altsyncram_dml1" {  } { { "db/altsyncram_dml1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_dml1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773814707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773814707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dml1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_dml1:auto_generated " "Elaborating entity \"altsyncram_dml1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_dml1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773814713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "db/ip/q_sys/submodules/altera_tse_register_map.v" "U_SYNC_8" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_register_map.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773814858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_control.v" "U_CTRL" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_mac_control.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773814902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_mdio q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO " "Elaborating entity \"altera_tse_top_mdio\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "U_MDIO" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773814973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_clk_gen q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN " "Elaborating entity \"altera_tse_mdio_clk_gen\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "U_CLKGEN" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_cntl q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL " "Elaborating entity \"altera_tse_mdio_cntl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "U_CNTL" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO " "Elaborating entity \"altera_tse_mdio\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_mdio.v" "U_MDIO" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_mdio.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_module q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII " "Elaborating entity \"altera_tse_rgmii_module\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "U_RGMII" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in4 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4 " "Elaborating entity \"altera_tse_rgmii_in4\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "the_rgmii_in4" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" "altddio_in_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815253 ""}  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773815253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_q2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_q2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_q2e " "Found entity 1: ddio_in_q2e" {  } { { "db/ddio_in_q2e.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ddio_in_q2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773815299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773815299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_q2e q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated " "Elaborating entity \"ddio_in_q2e\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_q2e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1 " "Elaborating entity \"altera_tse_rgmii_in1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "the_rgmii_in1" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" "altddio_in_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815345 ""}  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773815345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_n2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_n2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_n2e " "Found entity 1: ddio_in_n2e" {  } { { "db/ddio_in_n2e.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ddio_in_n2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773815393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773815393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_n2e q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated " "Elaborating entity \"ddio_in_n2e\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_n2e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out4 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4 " "Elaborating entity \"altera_tse_rgmii_out4\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "the_rgmii_out4" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" "altddio_out_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815450 ""}  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773815450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_qnb " "Found entity 1: ddio_out_qnb" {  } { { "db/ddio_out_qnb.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ddio_out_qnb.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773815502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773815502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_qnb q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_qnb:auto_generated " "Elaborating entity \"ddio_out_qnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_qnb:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1 " "Elaborating entity \"altera_tse_rgmii_out1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_module.v" "the_rgmii_out1" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_module.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" "altddio_out_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773815552 ""}  } { { "db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773815552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_nnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_nnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_nnb " "Found entity 1: ddio_out_nnb" {  } { { "db/ddio_out_nnb.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ddio_out_nnb.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773815602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773815602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_nnb q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_nnb:auto_generated " "Elaborating entity \"ddio_out_nnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_nnb:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_eth_tse_mac.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773815954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "U_GETH" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "U_RXSTAT" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "U_RX" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "U_CRC" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "db/ip/q_sys/submodules/altera_tse_crc328checker.v" "U_GALS" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_mac_rx.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "U_TXSTAT" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_1geth.v" "U_TX" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_1geth.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "U_SYNC_3" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "db/ip/q_sys/submodules/altera_tse_mac_tx.v" "U_CRC" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_mac_tx.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "db/ip/q_sys/submodules/altera_tse_crc328generator.v" "U_CTL" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_magic_detection q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC " "Elaborating entity \"altera_tse_magic_detection\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "U_MAGIC" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "U_RXFF" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773816952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "RX_DATA" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773817124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773817178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773817222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i1i1 " "Found entity 1: altsyncram_i1i1" {  } { { "db/altsyncram_i1i1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_i1i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773817288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773817288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i1i1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated " "Elaborating entity \"altsyncram_i1i1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_i1i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773817295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773817352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773817694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "U_RAM" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773817750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773817768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esh1 " "Found entity 1: altsyncram_esh1" {  } { { "db/altsyncram_esh1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_esh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773817832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773817832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_esh1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated " "Elaborating entity \"altsyncram_esh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_esh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773817839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "U_WRT" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773817896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "U_RD" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773817927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" "U_SYNC_WR_G_PTR" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773817957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773817961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773817965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" "U_TXFF" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773818044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "U_SYNC_1" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773818083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "U_RTSM" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773818224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773818243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sh1 " "Found entity 1: altsyncram_0sh1" {  } { { "db/altsyncram_0sh1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_0sh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773818305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773818305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sh1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated " "Elaborating entity \"altsyncram_0sh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_0sh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773818312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "TX_DATA" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773818373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773818406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773818423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fsh1 " "Found entity 1: altsyncram_fsh1" {  } { { "db/altsyncram_fsh1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_fsh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773818494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773818494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fsh1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_fsh1:auto_generated " "Elaborating entity \"altsyncram_fsh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_fsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773818501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773818559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773818846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" "U_RAM" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773818901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773818918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ph1 " "Found entity 1: altsyncram_2ph1" {  } { { "db/altsyncram_2ph1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_2ph1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773818979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773818979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ph1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_2ph1:auto_generated " "Elaborating entity \"altsyncram_2ph1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_2ph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773818988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" "U_WRT" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash " "Elaborating entity \"q_sys_ext_epcq_flash\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\"" {  } { { "db/ip/q_sys/q_sys.v" "ext_epcq_flash" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl " "Elaborating entity \"q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" "asmi2_inst_epcq_ctrl" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller " "Elaborating entity \"q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "csr_controller" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819206 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_rd_status q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(157) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(157): object \"write_csr_rd_status\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819209 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_isr q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(160) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(160): object \"write_csr_isr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819209 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_ier q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(161) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(161): object \"write_csr_ier\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819209 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_10 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(164) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(164): object \"write_csr_com_10\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819209 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_11 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(165) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(165): object \"write_csr_com_11\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819209 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_com_12 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(166) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(166): object \"write_csr_com_12\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819209 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_misc_14 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(168) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(168): object \"write_csr_misc_14\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_misc_15 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(169) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(169): object \"write_csr_misc_15\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_0 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(177) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(177): object \"write_csr_device_id_data_0\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(178) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(178): object \"write_csr_device_id_data_1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_2 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(179) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(179): object \"write_csr_device_id_data_2\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_3 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(180) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(180): object \"write_csr_device_id_data_3\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_csr_device_id_data_4 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(181) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(181): object \"write_csr_device_id_data_4\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_enable q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(183) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(183): object \"read_csr_wr_enable\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_disable q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(184) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(184): object \"read_csr_wr_disable\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_wr_status q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(185) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(185): object \"read_csr_wr_status\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_sector_erase q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(187) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(187): object \"read_csr_sector_erase\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_subsector_erase q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(188) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(188): object \"read_csr_subsector_erase\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_isr q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(189) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(189): object \"read_csr_isr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_ier q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(190) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(190): object \"read_csr_ier\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_control q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(191) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(191): object \"read_csr_control\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_10 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(193) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(193): object \"read_csr_com_10\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_11 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(194) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(194): object \"read_csr_com_11\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_com_12 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(195) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(195): object \"read_csr_com_12\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_13 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(196) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(196): object \"read_csr_misc_13\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_16 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(199) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(199): object \"read_csr_misc_16\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_17 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(200) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(200): object \"read_csr_misc_17\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_misc_18 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(201) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(201): object \"read_csr_misc_18\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_4bytes_addr_en q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(202) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(202): object \"read_csr_4bytes_addr_en\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_4bytes_addr_ex q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(203) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(203): object \"read_csr_4bytes_addr_ex\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_sector_protect q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(204) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(204): object \"read_csr_sector_protect\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_0 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(208) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(208): object \"read_csr_device_id_data_0\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(209) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(209): object \"read_csr_device_id_data_1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_2 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(210) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(210): object \"read_csr_device_id_data_2\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_3 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(211) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(211): object \"read_csr_device_id_data_3\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_csr_device_id_data_4 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(212) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(212): object \"read_csr_device_id_data_4\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_14_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(493) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(493): object csr_misc_14_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 493 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_15_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(494) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(494): object csr_misc_15_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 494 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_misc_18_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(497) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(497): object csr_misc_18_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 497 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_rd_device_id_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(506) " "Verilog HDL or VHDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(506): object \"csr_rd_device_id_data_reg\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_0_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(507) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(507): object csr_device_id_data_0_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 507 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764773819210 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_1_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(508) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(508): object csr_device_id_data_1_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 508 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_2_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(509) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(509): object csr_device_id_data_2_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 509 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_3_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(510) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(510): object csr_device_id_data_3_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 510 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "csr_device_id_data_4_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(511) " "Verilog HDL warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(511): object csr_device_id_data_4_data_reg used but never assigned" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 511 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(432) " "Verilog HDL assignment warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(432): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_control_data_reg q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Verilog HDL Always Construct warning at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564): inferring latch(es) for variable \"csr_control_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[1\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[1\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[2\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[2\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[3\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[3\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[8\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[8\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[9\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[9\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[10\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[10\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[11\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[11\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[12\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[12\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[13\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[13\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[14\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[14\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[15\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[15\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[16\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[16\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[17\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[17\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[18\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[18\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[19\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[19\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[20\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[20\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[21\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[21\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[22\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[22\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[23\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[23\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[24\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[24\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[25\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[25\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[26\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[26\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[27\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[27\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[28\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[28\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[29\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[29\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[30\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[30\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_control_data_reg\[31\] q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564) " "Inferred latch for \"csr_control_data_reg\[31\]\" at q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv(564)" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv" 564 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819211 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller:csr_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_xip_controller q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller " "Elaborating entity \"altera_asmi2_xip_controller\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "xip_controller" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_wr_combi_reg altera_asmi2_xip_controller.sv(60) " "Verilog HDL or VHDL warning at altera_asmi2_xip_controller.sv(60): object \"mem_wr_combi_reg\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819219 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr_burstcount_cnt_done altera_asmi2_xip_controller.sv(75) " "Verilog HDL warning at altera_asmi2_xip_controller.sv(75): object wr_burstcount_cnt_done used but never assigned" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 75 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764773819220 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_burst altera_asmi2_xip_controller.sv(506) " "Verilog HDL or VHDL warning at altera_asmi2_xip_controller.sv(506): object \"is_burst\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819220 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_xip_controller:xip_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avst_fifo q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst " "Elaborating entity \"avst_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\"" {  } { { "db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" "avst_fifo_inst" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_xip_controller:xip_controller\|avst_fifo:avst_fifo_inst\|altera_avalon_sc_fifo:avst_fifo\"" {  } { { "db/ip/q_sys/submodules/avst_fifo.v" "avst_fifo" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/avst_fifo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0 q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0 " "Elaborating entity \"q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "merlin_demultiplexer_0" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer " "Elaborating entity \"q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "multiplexer" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" "arb" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer:multiplexer\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_cmd_generator q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0 " "Elaborating entity \"altera_asmi2_cmd_generator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "asmi2_cmd_generator_0" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819267 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "has_dummy altera_asmi2_cmd_generator.sv(86) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(86): object \"has_dummy\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819269 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_data_word_in altera_asmi2_cmd_generator.sv(111) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(111): object \"last_data_word_in\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819269 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "discard_rsp_pck altera_asmi2_cmd_generator.sv(112) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(112): object \"discard_rsp_pck\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819269 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_cmd_eop_reg altera_asmi2_cmd_generator.sv(114) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(114): object \"in_cmd_eop_reg\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819269 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "has_data_in_reg altera_asmi2_cmd_generator.sv(498) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(498): object \"has_data_in_reg\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819269 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 altera_asmi2_cmd_generator.sv(144) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(144): truncated value with size 9 to match size of target (8)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773819270 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 altera_asmi2_cmd_generator.sv(216) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(216): truncated value with size 4 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773819270 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(446) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(446): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773819270 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(453) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(453): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773819270 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_asmi2_cmd_generator.sv(460) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(460): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773819270 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_adapter_32_8 q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_32_8:data_adapter_32_8_inst " "Elaborating entity \"data_adapter_32_8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_32_8:data_adapter_32_8_inst\"" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "data_adapter_32_8_inst" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819273 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr altera_asmi2_cmd_generator.sv(615) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(615): object \"state_read_addr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 altera_asmi2_cmd_generator.sv(619) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(619): object \"state_d1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 altera_asmi2_cmd_generator.sv(621) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(621): object \"in_ready_d1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire altera_asmi2_cmd_generator.sv(640) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(640): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 altera_asmi2_cmd_generator.sv(646) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(646): object \"mem_readdata0\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 646 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 altera_asmi2_cmd_generator.sv(651) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(651): object \"mem_readdata1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 651 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata2 altera_asmi2_cmd_generator.sv(656) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(656): object \"mem_readdata2\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest altera_asmi2_cmd_generator.sv(663) " "Verilog HDL warning at altera_asmi2_cmd_generator.sv(663): object state_waitrequest used but never assigned" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 663 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 altera_asmi2_cmd_generator.sv(664) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(664): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel altera_asmi2_cmd_generator.sv(667) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(667): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 667 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_startofpacket altera_asmi2_cmd_generator.sv(671) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(671): object \"out_startofpacket\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 671 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_endofpacket altera_asmi2_cmd_generator.sv(672) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(672): object \"out_endofpacket\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty altera_asmi2_cmd_generator.sv(675) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(675): object \"out_empty\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 675 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error altera_asmi2_cmd_generator.sv(678) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(678): object \"out_error\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 678 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_asmi2_cmd_generator.sv(716) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(716): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_asmi2_cmd_generator.sv(844) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(844): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_asmi2_cmd_generator.sv(861) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(861): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773819274 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_adapter_8_32 q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_8_32:data_adapter_8_32_inst " "Elaborating entity \"data_adapter_8_32\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_cmd_generator:asmi2_cmd_generator_0\|data_adapter_8_32:data_adapter_8_32_inst\"" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "data_adapter_8_32_inst" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr altera_asmi2_cmd_generator.sv(942) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(942): object \"state_read_addr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 942 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819279 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest altera_asmi2_cmd_generator.sv(987) " "Verilog HDL warning at altera_asmi2_cmd_generator.sv(987): object state_waitrequest used but never assigned" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 987 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764773819279 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 altera_asmi2_cmd_generator.sv(988) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(988): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 988 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819279 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel altera_asmi2_cmd_generator.sv(991) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(991): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 991 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819279 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error altera_asmi2_cmd_generator.sv(997) " "Verilog HDL or VHDL warning at altera_asmi2_cmd_generator.sv(997): object \"out_error\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 997 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819279 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1141) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1141): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773819279 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1164) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1164): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 1164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773819279 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1190) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1190): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 1190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773819279 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_asmi2_cmd_generator.sv(1213) " "Verilog HDL assignment warning at altera_asmi2_cmd_generator.sv(1213): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv" 1213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773819279 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_qspi_interface q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0 " "Elaborating entity \"altera_asmi2_qspi_interface\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "asmi2_qspi_interface_0" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_asmi2_qspi_interface_asmiblock q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface " "Elaborating entity \"altera_asmi2_qspi_interface_asmiblock\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_asmi2_qspi_interface:asmi2_qspi_interface_0\|altera_asmi2_qspi_interface_asmiblock:dedicated_interface\"" {  } { { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" "dedicated_interface" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819286 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "atom_ports_datain\[0\] altera_asmi2_qspi_interface_asmiblock.sv(29) " "Output port \"atom_ports_datain\[0\]\" at altera_asmi2_qspi_interface_asmiblock.sv(29) has no driver" {  } { { "db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764773819287 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl|altera_asmi2_qspi_interface:asmi2_qspi_interface_0|altera_asmi2_qspi_interface_asmiblock:dedicated_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" "rst_controller" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/q_sys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl:asmi2_inst_epcq_ctrl\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/q_sys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_qspi_address_adaption q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|altera_qspi_address_adaption:addr_adaption_0 " "Elaborating entity \"altera_qspi_address_adaption\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|altera_qspi_address_adaption:addr_adaption_0\"" {  } { { "db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" "addr_adaption_0" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_write altera_qspi_address_adaption.sv(72) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(72): object \"temp_mem_write\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819309 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_read altera_qspi_address_adaption.sv(72) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(72): object \"temp_mem_read\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819309 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_addr altera_qspi_address_adaption.sv(73) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(73): object \"temp_mem_addr\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819309 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_wrdata altera_qspi_address_adaption.sv(74) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(74): object \"temp_mem_wrdata\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819309 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_byteenable altera_qspi_address_adaption.sv(75) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(75): object \"temp_mem_byteenable\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819309 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_mem_burstcount altera_qspi_address_adaption.sv(76) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption.sv(76): object \"temp_mem_burstcount\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819309 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_qspi_address_adaption_core q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|altera_qspi_address_adaption:addr_adaption_0\|altera_qspi_address_adaption_core:addr_adaption " "Elaborating entity \"altera_qspi_address_adaption_core\" for hierarchy \"q_sys:q_sys_inst\|q_sys_ext_epcq_flash:ext_epcq_flash\|altera_qspi_address_adaption:addr_adaption_0\|altera_qspi_address_adaption_core:addr_adaption\"" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" "addr_adaption" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819313 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_0_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_0_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819316 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_1_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_1_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819316 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_2_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_2_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819316 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_3_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_3_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819316 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_device_id_4_combi altera_qspi_address_adaption_core.sv(91) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(91): object \"write_device_id_4_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819316 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_sid_combi altera_qspi_address_adaption_core.sv(92) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(92): object \"write_sid_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819316 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_mem_combi altera_qspi_address_adaption_core.sv(107) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(107): object \"read_mem_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819316 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_mem_combi altera_qspi_address_adaption_core.sv(107) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(107): object \"write_mem_combi\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819316 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_trigger_pulse altera_qspi_address_adaption_core.sv(114) " "Verilog HDL or VHDL warning at altera_qspi_address_adaption_core.sv(114): object \"reset_trigger_pulse\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773819316 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_qspi_address_adaption_core.sv(395) " "Verilog HDL Case Statement warning at altera_qspi_address_adaption_core.sv(395): incomplete case statement has no default case item" {  } { { "db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv" 395 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1764773819316 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_ext_epcq_flash:ext_epcq_flash|altera_qspi_address_adaption:addr_adaption_0|altera_qspi_address_adaption_core:addr_adaption"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_jtag_uart q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart " "Elaborating entity \"q_sys_jtag_uart\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\"" {  } { { "db/ip/q_sys/q_sys.v" "jtag_uart" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_jtag_uart_scfifo_w q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w " "Elaborating entity \"q_sys_jtag_uart_scfifo_w\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "the_q_sys_jtag_uart_scfifo_w" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "wfifo" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773819524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773819524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773819524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773819524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773819524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773819524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773819524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773819524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773819524 ""}  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773819524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/scfifo_cr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773819582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_e011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773819615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/scfifo_cr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773819649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_e011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6o7 " "Found entity 1: cntr_6o7" {  } { { "db/cntr_6o7.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/cntr_6o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773819711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6o7 q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw " "Elaborating entity \"cntr_6o7\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_gio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773819780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/cntr_qnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773819840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773819840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_w:the_q_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_jtag_uart_scfifo_r q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_r:the_q_sys_jtag_uart_scfifo_r " "Elaborating entity \"q_sys_jtag_uart_scfifo_r\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|q_sys_jtag_uart_scfifo_r:the_q_sys_jtag_uart_scfifo_r\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "the_q_sys_jtag_uart_scfifo_r" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773819907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "q_sys_jtag_uart_alt_jtag_atlantic" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820277 ""}  } { { "db/ip/q_sys/submodules/q_sys_jtag_uart.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773820277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"q_sys:q_sys_inst\|q_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:q_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_led_pio q_sys:q_sys_inst\|q_sys_led_pio:led_pio " "Elaborating entity \"q_sys_led_pio\" for hierarchy \"q_sys:q_sys_inst\|q_sys_led_pio:led_pio\"" {  } { { "db/ip/q_sys/q_sys.v" "led_pio" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge q_sys:q_sys_inst\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"q_sys:q_sys_inst\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "db/ip/q_sys/q_sys.v" "mm_bridge_0" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_msgdma_rx q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx " "Elaborating entity \"q_sys_msgdma_rx\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\"" {  } { { "db/ip/q_sys/q_sys.v" "msgdma_rx" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "dispatcher_internal" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "db/ip/q_sys/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "db/ip/q_sys/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "db/ip/q_sys/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820419 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764773820420 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820441 ""}  } { { "db/ip/q_sys/submodules/fifo_with_byteenables.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773820441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2d1 " "Found entity 1: altsyncram_g2d1" {  } { { "db/altsyncram_g2d1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_g2d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773820515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773820515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2d1 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated " "Elaborating entity \"altsyncram_g2d1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_g2d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|csr_block:the_csr_block\"" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "the_csr_block" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "the_response_block" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\"" {  } { { "db/ip/q_sys/submodules/response_block.v" "the_response_FIFO" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/response_block.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\"" {  } { { "db/ip/q_sys/submodules/response_block.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/response_block.v" 187 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 51 " "Parameter \"lpm_width\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773820745 ""}  } { { "db/ip/q_sys/submodules/response_block.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/response_block.v" 187 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773820745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9l01 " "Found entity 1: scfifo_9l01" {  } { { "db/scfifo_9l01.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/scfifo_9l01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773820803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773820803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9l01 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated " "Elaborating entity \"scfifo_9l01\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gr01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gr01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gr01 " "Found entity 1: a_dpfifo_gr01" {  } { { "db/a_dpfifo_gr01.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_gr01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773820837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773820837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gr01 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo " "Elaborating entity \"a_dpfifo_gr01\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\"" {  } { { "db/scfifo_9l01.tdf" "dpfifo" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/scfifo_9l01.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdh1 " "Found entity 1: altsyncram_sdh1" {  } { { "db/altsyncram_sdh1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_sdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773820897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773820897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sdh1 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|altsyncram_sdh1:FIFOram " "Elaborating entity \"altsyncram_sdh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|altsyncram_sdh1:FIFOram\"" {  } { { "db/a_dpfifo_gr01.tdf" "FIFOram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_gr01.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_es8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_es8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_es8 " "Found entity 1: cmpr_es8" {  } { { "db/cmpr_es8.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/cmpr_es8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773820960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773820960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cmpr_es8:almost_full_comparer " "Elaborating entity \"cmpr_es8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cmpr_es8:almost_full_comparer\"" {  } { { "db/a_dpfifo_gr01.tdf" "almost_full_comparer" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_gr01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cmpr_es8:three_comparison " "Elaborating entity \"cmpr_es8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cmpr_es8:three_comparison\"" {  } { { "db/a_dpfifo_gr01.tdf" "three_comparison" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_gr01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773820999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rnb " "Found entity 1: cntr_rnb" {  } { { "db/cntr_rnb.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/cntr_rnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773821044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773821044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rnb q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_rnb:rd_ptr_msb " "Elaborating entity \"cntr_rnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_rnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gr01.tdf" "rd_ptr_msb" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_gr01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8o7 " "Found entity 1: cntr_8o7" {  } { { "db/cntr_8o7.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/cntr_8o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773821107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773821107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8o7 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_8o7:usedw_counter " "Elaborating entity \"cntr_8o7\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_8o7:usedw_counter\"" {  } { { "db/a_dpfifo_gr01.tdf" "usedw_counter" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_gr01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_snb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_snb " "Found entity 1: cntr_snb" {  } { { "db/cntr_snb.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/cntr_snb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773821167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773821167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_snb q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_snb:wr_ptr " "Elaborating entity \"cntr_snb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|dispatcher:dispatcher_internal\|response_block:the_response_block\|scfifo:the_response_FIFO\|scfifo_9l01:auto_generated\|a_dpfifo_gr01:dpfifo\|cntr_snb:wr_ptr\"" {  } { { "db/a_dpfifo_gr01.tdf" "wr_ptr" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_gr01.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal " "Elaborating entity \"altera_msgdma_prefetcher\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "prefetcher_internal" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_read q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_read:u_prefetcher_read " "Elaborating entity \"altera_msgdma_prefetcher_read\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_read:u_prefetcher_read\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_read" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_msgdma_prefetcher_read.v(231) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(231): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773821221 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_msgdma_prefetcher_read.v(233) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(233): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773821221 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_msgdma_prefetcher_read.v(252) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(252): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773821221 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_msgdma_prefetcher_read.v(254) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(254): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773821221 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_msgdma_prefetcher_read.v(275) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(275): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773821221 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_read.v(310) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(310): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773821221 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_msgdma_prefetcher_read.v(315) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(315): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773821222 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_read.v(487) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_read.v(487): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773821222 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_write_back q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back " "Elaborating entity \"altera_msgdma_prefetcher_write_back\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_write_back" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_msgdma_prefetcher_write_back.v(195) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(195): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773821228 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_msgdma_prefetcher_write_back.v(215) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(215): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773821228 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_write_back.v(355) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(355): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773821228 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_write_back.v(358) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(358): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773821228 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_write_back.v(359) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(359): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773821228 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 altera_msgdma_prefetcher_write_back.v(360) " "Verilog HDL assignment warning at altera_msgdma_prefetcher_write_back.v(360): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773821228 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_fifo q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo " "Elaborating entity \"altera_msgdma_prefetcher_fifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_fifo" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821233 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_msgdma_prefetcher_fifo.v(124) " "Verilog HDL Case Statement information at altera_msgdma_prefetcher_fifo.v(124): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 124 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764773821234 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "the_dp_ram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821251 ""}  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773821251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvb1 " "Found entity 1: altsyncram_tvb1" {  } { { "db/altsyncram_tvb1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_tvb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773821319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773821319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tvb1 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated " "Elaborating entity \"altsyncram_tvb1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo\|altsyncram:the_dp_ram\|altsyncram_tvb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_csr q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_csr:u_prefetcher_csr " "Elaborating entity \"altera_msgdma_prefetcher_csr\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_csr:u_prefetcher_csr\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_csr" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_msgdma_prefetcher_interrupt q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_interrupt:u_prefetcher_interrupt " "Elaborating entity \"altera_msgdma_prefetcher_interrupt\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|altera_msgdma_prefetcher:prefetcher_internal\|altera_msgdma_prefetcher_interrupt:u_prefetcher_interrupt\"" {  } { { "db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" "u_prefetcher_interrupt" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal " "Elaborating entity \"write_master\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_rx.v" "write_mstr_internal" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_msgdma_rx.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821374 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(757) " "Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/write_master.v" 757 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764773821376 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|write_master:write_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "the_st_to_master_fifo" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/write_master.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/write_master.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 42 " "Parameter \"lpm_width\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773821492 ""}  } { { "db/ip/q_sys/submodules/write_master.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/write_master.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773821492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8211 " "Found entity 1: scfifo_8211" {  } { { "db/scfifo_8211.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/scfifo_8211.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773821549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773821549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8211 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated " "Elaborating entity \"scfifo_8211\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rp01 " "Found entity 1: a_dpfifo_rp01" {  } { { "db/a_dpfifo_rp01.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_rp01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773821585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773821585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rp01 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo " "Elaborating entity \"a_dpfifo_rp01\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\"" {  } { { "db/scfifo_8211.tdf" "dpfifo" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/scfifo_8211.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iah1 " "Found entity 1: altsyncram_iah1" {  } { { "db/altsyncram_iah1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_iah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773821646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773821646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iah1 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|altsyncram_iah1:FIFOram " "Elaborating entity \"altsyncram_iah1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|altsyncram_iah1:FIFOram\"" {  } { { "db/a_dpfifo_rp01.tdf" "FIFOram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_rp01.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cs8 " "Found entity 1: cmpr_cs8" {  } { { "db/cmpr_cs8.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/cmpr_cs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773821708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773821708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cs8 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cmpr_cs8:almost_full_comparer " "Elaborating entity \"cmpr_cs8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cmpr_cs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_rp01.tdf" "almost_full_comparer" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_rp01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cs8 q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cmpr_cs8:three_comparison " "Elaborating entity \"cmpr_cs8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cmpr_cs8:three_comparison\"" {  } { { "db/a_dpfifo_rp01.tdf" "three_comparison" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_rp01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pnb " "Found entity 1: cntr_pnb" {  } { { "db/cntr_pnb.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/cntr_pnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773821797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773821797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pnb q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cntr_pnb:rd_ptr_msb " "Elaborating entity \"cntr_pnb\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_8211:auto_generated\|a_dpfifo_rp01:dpfifo\|cntr_pnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_rp01.tdf" "rd_ptr_msb" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_rp01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/write_master.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "the_byte_enable_generator" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/write_master.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\"" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "the_thirty_two_bit_byteenable_FSM" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/byte_enable_generator.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM\"" {  } { { "db/ip/q_sys/submodules/byte_enable_generator.v" "lower_sixteen_bit_byteenable_FSM" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/byte_enable_generator.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_rx:msgdma_rx\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control\"" {  } { { "db/ip/q_sys/submodules/write_master.v" "the_write_burst_control" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/write_master.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821924 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(268) " "Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/write_burst_control.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/write_burst_control.v" 268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764773821925 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_rx:msgdma_rx|write_master:write_mstr_internal|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_msgdma_tx q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx " "Elaborating entity \"q_sys_msgdma_tx\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\"" {  } { { "db/ip/q_sys/q_sys.v" "msgdma_tx" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "dispatcher_internal" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "db/ip/q_sys/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773821958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal " "Elaborating entity \"read_master\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\"" {  } { { "db/ip/q_sys/submodules/q_sys_msgdma_tx.v" "read_mstr_internal" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_msgdma_tx.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773822479 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "read_master.v(719) " "Verilog HDL Case Statement information at read_master.v(719): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/read_master.v" 719 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764773822481 "|c10lp_rgmii|q_sys:q_sys_inst|q_sys_msgdma_tx:msgdma_tx|read_master:read_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MM_to_ST_Adapter q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter " "Elaborating entity \"MM_to_ST_Adapter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter\"" {  } { { "db/ip/q_sys/submodules/read_master.v" "the_MM_to_ST_adapter" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/read_master.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773822487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Elaborating entity \"scfifo\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\"" {  } { { "db/ip/q_sys/submodules/read_master.v" "the_master_to_st_fifo" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/read_master.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773822597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\"" {  } { { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/read_master.v" 572 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773822598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773822598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773822598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773822598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773822598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773822598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773822598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773822598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773822598 ""}  } { { "db/ip/q_sys/submodules/read_master.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/read_master.v" 572 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773822598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_t311.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_t311.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_t311 " "Found entity 1: scfifo_t311" {  } { { "db/scfifo_t311.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/scfifo_t311.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773822657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773822657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_t311 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated " "Elaborating entity \"scfifo_t311\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773822666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hr01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hr01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hr01 " "Found entity 1: a_dpfifo_hr01" {  } { { "db/a_dpfifo_hr01.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_hr01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773822690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773822690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hr01 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo " "Elaborating entity \"a_dpfifo_hr01\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\"" {  } { { "db/scfifo_t311.tdf" "dpfifo" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/scfifo_t311.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773822702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdh1 " "Found entity 1: altsyncram_tdh1" {  } { { "db/altsyncram_tdh1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_tdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773822749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773822749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdh1 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram " "Elaborating entity \"altsyncram_tdh1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|altsyncram_tdh1:FIFOram\"" {  } { { "db/a_dpfifo_hr01.tdf" "FIFOram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_hr01.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773822767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ds8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ds8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ds8 " "Found entity 1: cmpr_ds8" {  } { { "db/cmpr_ds8.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/cmpr_ds8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773822815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773822815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ds8 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cmpr_ds8:almost_full_comparer " "Elaborating entity \"cmpr_ds8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cmpr_ds8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hr01.tdf" "almost_full_comparer" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_hr01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773822831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ds8 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cmpr_ds8:three_comparison " "Elaborating entity \"cmpr_ds8\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cmpr_ds8:three_comparison\"" {  } { { "db/a_dpfifo_hr01.tdf" "three_comparison" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_hr01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773822854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7o7 " "Found entity 1: cntr_7o7" {  } { { "db/cntr_7o7.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/cntr_7o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773822919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773822919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7o7 q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cntr_7o7:usedw_counter " "Elaborating entity \"cntr_7o7\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_t311:auto_generated\|a_dpfifo_hr01:dpfifo\|cntr_7o7:usedw_counter\"" {  } { { "db/a_dpfifo_hr01.tdf" "usedw_counter" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/a_dpfifo_hr01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773822936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_burst_control q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control " "Elaborating entity \"read_burst_control\" for hierarchy \"q_sys:q_sys_inst\|q_sys_msgdma_tx:msgdma_tx\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control\"" {  } { { "db/ip/q_sys/submodules/read_master.v" "the_read_burst_control" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/read_master.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773822991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_onchip_ram q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram " "Elaborating entity \"q_sys_onchip_ram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\"" {  } { { "db/ip/q_sys/q_sys.v" "onchip_ram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_onchip_ram.v" "the_altsyncram" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/q_sys/submodules/q_sys_onchip_ram.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file q_sys_onchip_ram.hex " "Parameter \"init_file\" = \"q_sys_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823021 ""}  } { { "db/ip/q_sys/submodules/q_sys_onchip_ram.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773823021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9g1 " "Found entity 1: altsyncram_e9g1" {  } { { "db/altsyncram_e9g1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_e9g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773823084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773823084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e9g1 q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_e9g1:auto_generated " "Elaborating entity \"altsyncram_e9g1\" for hierarchy \"q_sys:q_sys_inst\|q_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_e9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opencores_i2c q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0 " "Elaborating entity \"opencores_i2c\" for hierarchy \"q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\"" {  } { { "db/ip/q_sys/q_sys.v" "opencores_i2c_0" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\"" {  } { { "db/ip/q_sys/submodules/opencores_i2c.v" "i2c_master_top_inst" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/opencores_i2c.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_master_top.v(202) " "Verilog HDL assignment warning at i2c_master_top.v(202): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/q_sys/submodules/i2c_master_top.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_top.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773823281 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "db/ip/q_sys/submodules/i2c_master_top.v" "byte_controller" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_top.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"q_sys:q_sys_inst\|opencores_i2c:opencores_i2c_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_byte_ctrl.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_master_bit_ctrl.v(229) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(229): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773823304 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(260) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(260): truncated value with size 16 to match size of target (14)" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773823304 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(261) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(261): truncated value with size 32 to match size of target (14)" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764773823304 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(413) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(413): ignoring full_case attribute on case statement with explicit default case item" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 413 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1764773823304 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(413) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(413): all case item expressions in this case statement are onehot" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 413 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764773823304 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(409) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(409): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v" 409 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1764773823304 "|c10lp_rgmii|q_sys:q_sys_inst|opencores_i2c:opencores_i2c_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_remote_update q_sys:q_sys_inst\|q_sys_remote_update:remote_update " "Elaborating entity \"q_sys_remote_update\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\"" {  } { { "db/ip/q_sys/q_sys.v" "remote_update" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_remote_update_core q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core " "Elaborating entity \"altera_remote_update_core\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\"" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update.v" "remote_update_core" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_remote_update.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5 " "Elaborating entity \"lpm_counter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\"" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "cntr5" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_remote_update_core.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\"" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_remote_update_core.v" 702 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823469 ""}  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_remote_update_core.v" 702 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773823469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iaj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iaj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iaj " "Found entity 1: cntr_iaj" {  } { { "db/cntr_iaj.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/cntr_iaj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773823537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773823537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_iaj q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\|cntr_iaj:auto_generated " "Elaborating entity \"cntr_iaj\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr5\|cntr_iaj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6 " "Elaborating entity \"lpm_counter\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\"" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "cntr6" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_remote_update_core.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6 " "Elaborated megafunction instantiation \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\"" {  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_remote_update_core.v" 732 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6 " "Instantiated megafunction \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764773823600 ""}  } { { "db/ip/q_sys/submodules/altera_remote_update_core.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/altera_remote_update_core.v" 732 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764773823600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_haj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_haj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_haj " "Found entity 1: cntr_haj" {  } { { "db/cntr_haj.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/cntr_haj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773823668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773823668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_haj q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\|cntr_haj:auto_generated " "Elaborating entity \"cntr_haj\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|altera_remote_update_core:remote_update_core\|lpm_counter:cntr6\|cntr_haj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_remote_update_remote_update_controller q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|q_sys_remote_update_remote_update_controller:remote_update_controller " "Elaborating entity \"q_sys_remote_update_remote_update_controller\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|q_sys_remote_update_remote_update_controller:remote_update_controller\"" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update.v" "remote_update_controller" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_remote_update.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avl_controller_cycloneiii_iv q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|q_sys_remote_update_remote_update_controller:remote_update_controller\|avl_controller_cycloneiii_iv:cycloneiii_iv_ctrl " "Elaborating entity \"avl_controller_cycloneiii_iv\" for hierarchy \"q_sys:q_sys_inst\|q_sys_remote_update:remote_update\|q_sys_remote_update_remote_update_controller:remote_update_controller\|avl_controller_cycloneiii_iv:cycloneiii_iv_ctrl\"" {  } { { "db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" "cycloneiii_iv_ctrl" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_hyperbus_controller_top q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0 " "Elaborating entity \"sll_hyperbus_controller_top\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\"" {  } { { "db/ip/q_sys/q_sys.v" "sll_hyperbus_controller_top_0" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_io q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO " "Elaborating entity \"sll_ca_hbc_t001_io\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_IO" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_syncpll q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL " "Elaborating entity \"sll_ca_hbc_t001_syncpll\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "pll_.U_SLL_HBC_T001_PLL" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "altpll_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773823994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/syncpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/syncpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncpll_altpll " "Found entity 1: syncpll_altpll" {  } { { "db/syncpll_altpll.v" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/syncpll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773824065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773824065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncpll_altpll q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated " "Elaborating entity \"syncpll_altpll\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_syncpll:pll_.U_SLL_HBC_T001_PLL\|altpll:altpll_component\|syncpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_ddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ " "Elaborating entity \"sll_ca_hbc_t001_ddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_DQ" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_62l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_62l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_62l " "Found entity 1: ddio_out_62l" {  } { { "db/ddio_out_62l.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ddio_out_62l.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773824202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773824202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_62l q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\|altddio_out:ALTDDIO_OUT_component\|ddio_out_62l:auto_generated " "Elaborating entity \"ddio_out_62l\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_DQ\|altddio_out:ALTDDIO_OUT_component\|ddio_out_62l:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_ddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS " "Elaborating entity \"sll_ca_hbc_t001_ddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_RWDS" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_v1l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_v1l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_v1l " "Found entity 1: ddio_out_v1l" {  } { { "db/ddio_out_v1l.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ddio_out_v1l.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773824337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773824337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_v1l q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\|altddio_out:ALTDDIO_OUT_component\|ddio_out_v1l:auto_generated " "Elaborating entity \"ddio_out_v1l\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_RWDS\|altddio_out:ALTDDIO_OUT_component\|ddio_out_v1l:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_ddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0 " "Elaborating entity \"sll_ca_hbc_t001_ddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_CLK0" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_bqk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_bqk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_bqk " "Found entity 1: ddio_out_bqk" {  } { { "db/ddio_out_bqk.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ddio_out_bqk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773824472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773824472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_bqk q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_bqk:auto_generated " "Elaborating entity \"ddio_out_bqk\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_bqk:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001_ddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n " "Elaborating entity \"sll_ca_hbc_t001_ddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_CLK0n" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ALTDDIO_OUT_component" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_mqk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_mqk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_mqk " "Found entity 1: ddio_out_mqk" {  } { { "db/ddio_out_mqk.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ddio_out_mqk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773824608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773824608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_mqk q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\|altddio_out:ALTDDIO_OUT_component\|ddio_out_mqk:auto_generated " "Elaborating entity \"ddio_out_mqk\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001_io:U_IO\|sll_ca_hbc_t001_ddio_out:U_CLK0n\|altddio_out:ALTDDIO_OUT_component\|ddio_out_mqk:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_ca_hbc_t001 q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC " "Elaborating entity \"sll_ca_hbc_t001\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "U_HBC" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 2807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_5022eb8d_23b491dc_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_5022eb8d_23b491dc_E:ID_S_19bb2790_485a74a7_E " "Elaborating entity \"ID_S_5022eb8d_23b491dc_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_5022eb8d_23b491dc_E:ID_S_19bb2790_485a74a7_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_19bb2790_485a74a7_E" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_40d79062_5b05bec_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E " "Elaborating entity \"ID_S_40d79062_5b05bec_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_30981c79_49c7799c_E" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773824974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_5ad7685_4a903964_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|ID_S_5ad7685_4a903964_E:ID_S_30999148_68db8198_E " "Elaborating entity \"ID_S_5ad7685_4a903964_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|ID_S_5ad7685_4a903964_E:ID_S_30999148_68db8198_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_30999148_68db8198_E" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|altsyncram:ID_S_30a0d7d7_4d5dde42_E " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|altsyncram:ID_S_30a0d7d7_4d5dde42_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_30a0d7d7_4d5dde42_E" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okk1 " "Found entity 1: altsyncram_okk1" {  } { { "db/altsyncram_okk1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_okk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773825096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773825096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_okk1 q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|altsyncram:ID_S_30a0d7d7_4d5dde42_E\|altsyncram_okk1:auto_generated " "Elaborating entity \"altsyncram_okk1\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|altsyncram:ID_S_30a0d7d7_4d5dde42_E\|altsyncram_okk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_3737a5ef_84b9e8f_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|ID_S_3737a5ef_84b9e8f_E:ID_S_188b96de_42e07c61_E " "Elaborating entity \"ID_S_3737a5ef_84b9e8f_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_40d79062_5b05bec_E:ID_S_30981c79_49c7799c_E\|ID_S_3737a5ef_84b9e8f_E:ID_S_188b96de_42e07c61_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_188b96de_42e07c61_E" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_13bb3fed_719c024a_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_13bb3fed_719c024a_E:ID_S_2a827d2_3b32e4e1_E " "Elaborating entity \"ID_S_13bb3fed_719c024a_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_13bb3fed_719c024a_E:ID_S_2a827d2_3b32e4e1_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_2a827d2_3b32e4e1_E" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_1b58793a_7890c465_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E " "Elaborating entity \"ID_S_1b58793a_7890c465_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_64e31859_6660ca3d_E" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_3737a5ef_84b9e8f_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|ID_S_3737a5ef_84b9e8f_E:ID_S_6961e689_3db461_E " "Elaborating entity \"ID_S_3737a5ef_84b9e8f_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|ID_S_3737a5ef_84b9e8f_E:ID_S_6961e689_3db461_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_6961e689_3db461_E" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_5ad7685_4a903964_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|ID_S_5ad7685_4a903964_E:ID_S_44ce66ed_3f2dbafc_E " "Elaborating entity \"ID_S_5ad7685_4a903964_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|ID_S_5ad7685_4a903964_E:ID_S_44ce66ed_3f2dbafc_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_44ce66ed_3f2dbafc_E" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|altsyncram:ID_S_44d5ad7c_1aabe526_E " "Elaborating entity \"altsyncram\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|altsyncram:ID_S_44d5ad7c_1aabe526_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_44d5ad7c_1aabe526_E" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vkk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vkk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vkk1 " "Found entity 1: altsyncram_vkk1" {  } { { "db/altsyncram_vkk1.tdf" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/altsyncram_vkk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764773825413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773825413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vkk1 q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|altsyncram:ID_S_44d5ad7c_1aabe526_E\|altsyncram_vkk1:auto_generated " "Elaborating entity \"altsyncram_vkk1\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_1b58793a_7890c465_E:ID_S_64e31859_6660ca3d_E\|altsyncram:ID_S_44d5ad7c_1aabe526_E\|altsyncram_vkk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_S_4a300f3f_39278bd3_E q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_4a300f3f_39278bd3_E:ID_S_1595f496_71604ea4_E " "Elaborating entity \"ID_S_4a300f3f_39278bd3_E\" for hierarchy \"q_sys:q_sys_inst\|sll_hyperbus_controller_top:sll_hyperbus_controller_top_0\|sll_ca_hbc_t001:U_HBC\|ID_S_4a300f3f_39278bd3_E:ID_S_1595f496_71604ea4_E\"" {  } { { "db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" "ID_S_1595f496_71604ea4_E" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_sys_clk_timer q_sys:q_sys_inst\|q_sys_sys_clk_timer:sys_clk_timer " "Elaborating entity \"q_sys_sys_clk_timer\" for hierarchy \"q_sys:q_sys_inst\|q_sys_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/q_sys/q_sys.v" "sys_clk_timer" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_sysid q_sys:q_sys_inst\|q_sys_sysid:sysid " "Elaborating entity \"q_sys_sysid\" for hierarchy \"q_sys:q_sys_inst\|q_sys_sysid:sysid\"" {  } { { "db/ip/q_sys/q_sys.v" "sysid" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_sys_user_dipsw q_sys:q_sys_inst\|q_sys_user_dipsw:user_dipsw " "Elaborating entity \"q_sys_user_dipsw\" for hierarchy \"q_sys:q_sys_inst\|q_sys_user_dipsw:user_dipsw\"" {  } { { "db/ip/q_sys/q_sys.v" "user_dipsw" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userhw q_sys:q_sys_inst\|userhw:userhw_0 " "Elaborating entity \"userhw\" for hierarchy \"q_sys:q_sys_inst\|userhw:userhw_0\"" {  } { { "db/ip/q_sys/q_sys.v" "userhw_0" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state userhw.vhd(59) " "Verilog HDL or VHDL warning at userhw.vhd(59): object \"current_state\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/userhw.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773825556 "|c10lp_rgmii|q_sys:q_sys_inst|userhw:userhw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "acum_data userhw.vhd(63) " "Verilog HDL or VHDL warning at userhw.vhd(63): object \"acum_data\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/userhw.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773825556 "|c10lp_rgmii|q_sys:q_sys_inst|userhw:userhw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg0_data userhw.vhd(64) " "Verilog HDL or VHDL warning at userhw.vhd(64): object \"reg0_data\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/userhw.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773825556 "|c10lp_rgmii|q_sys:q_sys_inst|userhw:userhw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1_data userhw.vhd(65) " "Verilog HDL or VHDL warning at userhw.vhd(65): object \"reg1_data\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/userhw.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773825556 "|c10lp_rgmii|q_sys:q_sys_inst|userhw:userhw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg2_data userhw.vhd(66) " "Verilog HDL or VHDL warning at userhw.vhd(66): object \"reg2_data\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/userhw.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773825556 "|c10lp_rgmii|q_sys:q_sys_inst|userhw:userhw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg3_data userhw.vhd(67) " "Verilog HDL or VHDL warning at userhw.vhd(67): object \"reg3_data\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/userhw.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773825556 "|c10lp_rgmii|q_sys:q_sys_inst|userhw:userhw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg4_data userhw.vhd(68) " "Verilog HDL or VHDL warning at userhw.vhd(68): object \"reg4_data\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/userhw.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773825556 "|c10lp_rgmii|q_sys:q_sys_inst|userhw:userhw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg5_data userhw.vhd(69) " "Verilog HDL or VHDL warning at userhw.vhd(69): object \"reg5_data\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/userhw.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773825556 "|c10lp_rgmii|q_sys:q_sys_inst|userhw:userhw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg6_data userhw.vhd(70) " "Verilog HDL or VHDL warning at userhw.vhd(70): object \"reg6_data\" assigned a value but never read" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/userhw.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764773825556 "|c10lp_rgmii|q_sys:q_sys_inst|userhw:userhw_0"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "17 16 userhw.vhd(116) " "VHDL expression error at userhw.vhd(116): expression has 17 elements, but must have 16 elements" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/userhw.vhd" 116 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1764773825557 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "17 16 userhw.vhd(117) " "VHDL expression error at userhw.vhd(117): expression has 17 elements, but must have 16 elements" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/userhw.vhd" 117 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1764773825557 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "dado_in userhw.vhd(111) " "VHDL error at userhw.vhd(111): formal port or parameter \"dado_in\" must have actual or default value" {  } { { "db/ip/q_sys/submodules/userhw.vhd" "" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/submodules/userhw.vhd" 111 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1764773825557 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "q_sys:q_sys_inst\|userhw:userhw_0 " "Can't elaborate user hierarchy \"q_sys:q_sys_inst\|userhw:userhw_0\"" {  } { { "db/ip/q_sys/q_sys.v" "userhw_0" { Text "C:/vhdl/projetofinal/uprocessador_cyclone/db/ip/q_sys/q_sys.v" 716 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764773825558 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/vhdl/projetofinal/uprocessador_cyclone/output_files/FPGAEncrypt.map.smsg " "Generated suppressed messages file C:/vhdl/projetofinal/uprocessador_cyclone/output_files/FPGAEncrypt.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773828378 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 188 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 188 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5066 " "Peak virtual memory: 5066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764773831245 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 03 11:57:11 2025 " "Processing ended: Wed Dec 03 11:57:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764773831245 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764773831245 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764773831245 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773831245 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 188 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 188 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764773831916 ""}
