Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sat Apr 16 22:25:10 2016
| Host         : pcphese57 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vc707_gbt_example_design_timing_summary_routed.rpt -rpx vc707_gbt_example_design_timing_summary_routed.rpx
| Design       : vc707_gbt_example_design
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 654 register/latch pins with no clock driven by root clock pin: gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe2_i/RXOUTCLK (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe2_i/TXOUTCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1613 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.640        0.000                      0                 7983        0.070        0.000                      0                 7773        0.686        0.000                       0                  4827  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
MGT_REFCLK                                                             {0.000 4.167}        8.333           120.005         
  clk_out1_xlx_k7v7_tx_pll                                             {0.000 12.500}       24.999          40.002          
  clkfbout_xlx_k7v7_tx_pll                                             {0.000 4.167}        8.333           120.005         
USER_CLOCK                                                             {0.000 3.200}        6.400           156.250         
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MGT_REFCLK                                                                   5.295        0.000                      0                  175        0.247        0.000                      0                  175        2.166        0.000                       0                   102  
  clk_out1_xlx_k7v7_tx_pll                                                  19.709        0.000                      0                 6749        0.070        0.000                      0                 6749       11.731        0.000                       0                  4413  
  clkfbout_xlx_k7v7_tx_pll                                                                                                                                                                                               6.925        0.000                       0                     3  
USER_CLOCK                                                                   4.450        0.000                      0                   57        0.243        0.000                      0                   57        0.686        0.000                       0                    33  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           25.946        0.000                      0                  539        0.108        0.000                      0                  539       14.232        0.000                       0                   274  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       57.932        0.000                      0                    1        1.029        0.000                      0                    1       29.650        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         56.422        0.000                      0                   18        0.581        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  USER_CLOCK                                                         USER_CLOCK                                                               3.640        0.000                      0                   29        0.887        0.000                      0                   29  
**async_default**                                                  clk_out1_xlx_k7v7_tx_pll                                           clk_out1_xlx_k7v7_tx_pll                                                23.212        0.000                      0                  103        0.274        0.000                      0                  103  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       26.708        0.000                      0                  102        0.318        0.000                      0                  102  
**default**                                                                                                                                                                                                    7.631        0.000                      0                  170                                                                        
**default**                                                        clk_out1_xlx_k7v7_tx_pll                                                                                                                   12.678        0.000                      0                   40                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MGT_REFCLK
  To Clock:  MGT_REFCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.019ns (33.661%)  route 2.008ns (66.339%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.880 - 8.333 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.343     4.699    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y36        FDCE (Prop_fdce_C_Q)         0.223     4.922 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/Q
                         net (fo=2, routed)           0.446     5.367    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]
    SLICE_X211Y36        LUT6 (Prop_lut6_I1_O)        0.043     5.410 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.525     5.936    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X212Y34        LUT5 (Prop_lut5_I4_O)        0.043     5.979 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     6.438    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X212Y34        LUT6 (Prop_lut6_I5_O)        0.043     6.481 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.578     7.059    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X213Y32        LUT2 (Prop_lut2_I1_O)        0.043     7.102 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     7.102    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X213Y32        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.295 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X213Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.348 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X213Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.401 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X213Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.454 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.454    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X213Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.507 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_0
    SLICE_X213Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.560 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1_n_0
    SLICE_X213Y38        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.726 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.726    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]_i_1_n_6
    SLICE_X213Y38        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    AK7                                               0.000     8.333 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.128    11.880    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y38        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
                         clock pessimism              1.128    13.008    
                         clock uncertainty           -0.035    12.972    
    SLICE_X213Y38        FDCE (Setup_fdce_C_D)        0.049    13.021    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.966ns (32.479%)  route 2.008ns (67.521%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.880 - 8.333 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.343     4.699    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y36        FDCE (Prop_fdce_C_Q)         0.223     4.922 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/Q
                         net (fo=2, routed)           0.446     5.367    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]
    SLICE_X211Y36        LUT6 (Prop_lut6_I1_O)        0.043     5.410 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.525     5.936    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X212Y34        LUT5 (Prop_lut5_I4_O)        0.043     5.979 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     6.438    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X212Y34        LUT6 (Prop_lut6_I5_O)        0.043     6.481 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.578     7.059    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X213Y32        LUT2 (Prop_lut2_I1_O)        0.043     7.102 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     7.102    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X213Y32        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.295 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X213Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.348 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X213Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.401 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X213Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.454 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.454    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X213Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.507 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_0
    SLICE_X213Y37        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.673 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.673    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1_n_6
    SLICE_X213Y37        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    AK7                                               0.000     8.333 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.128    11.880    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y37        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[21]/C
                         clock pessimism              1.128    13.008    
                         clock uncertainty           -0.035    12.972    
    SLICE_X213Y37        FDCE (Setup_fdce_C_D)        0.049    13.021    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.964ns (32.434%)  route 2.008ns (67.566%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.880 - 8.333 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.343     4.699    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y36        FDCE (Prop_fdce_C_Q)         0.223     4.922 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/Q
                         net (fo=2, routed)           0.446     5.367    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]
    SLICE_X211Y36        LUT6 (Prop_lut6_I1_O)        0.043     5.410 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.525     5.936    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X212Y34        LUT5 (Prop_lut5_I4_O)        0.043     5.979 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     6.438    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X212Y34        LUT6 (Prop_lut6_I5_O)        0.043     6.481 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.578     7.059    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X213Y32        LUT2 (Prop_lut2_I1_O)        0.043     7.102 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     7.102    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X213Y32        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.295 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X213Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.348 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X213Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.401 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X213Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.454 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.454    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X213Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.507 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_0
    SLICE_X213Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.560 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1_n_0
    SLICE_X213Y38        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.671 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.671    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]_i_1_n_7
    SLICE_X213Y38        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    AK7                                               0.000     8.333 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.128    11.880    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y38        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]/C
                         clock pessimism              1.128    13.008    
                         clock uncertainty           -0.035    12.972    
    SLICE_X213Y38        FDCE (Setup_fdce_C_D)        0.049    13.021    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.949ns (32.091%)  route 2.008ns (67.909%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.880 - 8.333 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.343     4.699    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y36        FDCE (Prop_fdce_C_Q)         0.223     4.922 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/Q
                         net (fo=2, routed)           0.446     5.367    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]
    SLICE_X211Y36        LUT6 (Prop_lut6_I1_O)        0.043     5.410 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.525     5.936    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X212Y34        LUT5 (Prop_lut5_I4_O)        0.043     5.979 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     6.438    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X212Y34        LUT6 (Prop_lut6_I5_O)        0.043     6.481 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.578     7.059    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X213Y32        LUT2 (Prop_lut2_I1_O)        0.043     7.102 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     7.102    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X213Y32        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.295 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X213Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.348 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X213Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.401 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X213Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.454 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.454    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X213Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.507 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_0
    SLICE_X213Y37        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.656 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.656    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1_n_4
    SLICE_X213Y37        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    AK7                                               0.000     8.333 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.128    11.880    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y37        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]/C
                         clock pessimism              1.128    13.008    
                         clock uncertainty           -0.035    12.972    
    SLICE_X213Y37        FDCE (Setup_fdce_C_D)        0.049    13.021    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.395ns (13.441%)  route 2.544ns (86.559%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 11.881 - 8.333 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.345     4.701    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X209Y40        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y40        FDCE (Prop_fdce_C_Q)         0.223     4.924 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[24]/Q
                         net (fo=2, routed)           0.446     5.369    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[24]
    SLICE_X209Y41        LUT6 (Prop_lut6_I3_O)        0.043     5.412 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_7/O
                         net (fo=1, routed)           0.543     5.956    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_7_n_0
    SLICE_X210Y38        LUT6 (Prop_lut6_I5_O)        0.043     5.999 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4/O
                         net (fo=2, routed)           0.414     6.413    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4_n_0
    SLICE_X207Y37        LUT6 (Prop_lut6_I5_O)        0.043     6.456 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_2/O
                         net (fo=33, routed)          1.141     7.596    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/p_0_in
    SLICE_X209Y41        LUT5 (Prop_lut5_I3_O)        0.043     7.639 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[25]_i_1/O
                         net (fo=1, routed)           0.000     7.639    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[25]_i_1_n_0
    SLICE_X209Y41        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    AK7                                               0.000     8.333 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.129    11.881    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X209Y41        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[25]/C
                         clock pessimism              1.128    13.009    
                         clock uncertainty           -0.035    12.973    
    SLICE_X209Y41        FDCE (Setup_fdce_C_D)        0.033    13.006    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         13.006    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.911ns (31.207%)  route 2.008ns (68.793%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.880 - 8.333 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.343     4.699    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y36        FDCE (Prop_fdce_C_Q)         0.223     4.922 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/Q
                         net (fo=2, routed)           0.446     5.367    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]
    SLICE_X211Y36        LUT6 (Prop_lut6_I1_O)        0.043     5.410 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.525     5.936    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X212Y34        LUT5 (Prop_lut5_I4_O)        0.043     5.979 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     6.438    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X212Y34        LUT6 (Prop_lut6_I5_O)        0.043     6.481 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.578     7.059    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X213Y32        LUT2 (Prop_lut2_I1_O)        0.043     7.102 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     7.102    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X213Y32        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.295 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X213Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.348 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X213Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.401 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X213Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.454 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.454    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X213Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.507 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_0
    SLICE_X213Y37        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.618 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.618    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1_n_7
    SLICE_X213Y37        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    AK7                                               0.000     8.333 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.128    11.880    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y37        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]/C
                         clock pessimism              1.128    13.008    
                         clock uncertainty           -0.035    12.972    
    SLICE_X213Y37        FDCE (Setup_fdce_C_D)        0.049    13.021    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.911ns (31.207%)  route 2.008ns (68.793%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.880 - 8.333 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.343     4.699    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y36        FDCE (Prop_fdce_C_Q)         0.223     4.922 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]/Q
                         net (fo=2, routed)           0.446     5.367    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[18]
    SLICE_X211Y36        LUT6 (Prop_lut6_I1_O)        0.043     5.410 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.525     5.936    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X212Y34        LUT5 (Prop_lut5_I4_O)        0.043     5.979 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     6.438    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X212Y34        LUT6 (Prop_lut6_I5_O)        0.043     6.481 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.578     7.059    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X213Y32        LUT2 (Prop_lut2_I1_O)        0.043     7.102 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     7.102    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X213Y32        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.295 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X213Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.348 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X213Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.401 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X213Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.454 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.454    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X213Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.507 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.507    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_0
    SLICE_X213Y37        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.618 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.618    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1_n_5
    SLICE_X213Y37        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    AK7                                               0.000     8.333 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.128    11.880    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y37        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[22]/C
                         clock pessimism              1.128    13.008    
                         clock uncertainty           -0.035    12.972    
    SLICE_X213Y37        FDCE (Setup_fdce_C_D)        0.049    13.021    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.913ns (31.288%)  route 2.005ns (68.712%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.880 - 8.333 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.344     4.700    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y38        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y38        FDCE (Prop_fdce_C_Q)         0.223     4.923 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]/Q
                         net (fo=2, routed)           0.443     5.365    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]
    SLICE_X211Y36        LUT6 (Prop_lut6_I4_O)        0.043     5.408 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.525     5.933    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X212Y34        LUT5 (Prop_lut5_I4_O)        0.043     5.976 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     6.435    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X212Y34        LUT6 (Prop_lut6_I5_O)        0.043     6.478 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.578     7.057    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X213Y32        LUT2 (Prop_lut2_I1_O)        0.043     7.100 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     7.100    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X213Y32        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.293 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X213Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.346 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X213Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.399 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X213Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.452 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.452    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X213Y36        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.618 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.618    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_6
    SLICE_X213Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    AK7                                               0.000     8.333 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.128    11.880    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[17]/C
                         clock pessimism              1.128    13.008    
                         clock uncertainty           -0.035    12.972    
    SLICE_X213Y36        FDCE (Setup_fdce_C_D)        0.049    13.021    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.896ns (30.885%)  route 2.005ns (69.115%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 11.880 - 8.333 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.344     4.700    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y38        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y38        FDCE (Prop_fdce_C_Q)         0.223     4.923 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]/Q
                         net (fo=2, routed)           0.443     5.365    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]
    SLICE_X211Y36        LUT6 (Prop_lut6_I4_O)        0.043     5.408 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.525     5.933    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X212Y34        LUT5 (Prop_lut5_I4_O)        0.043     5.976 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     6.435    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X212Y34        LUT6 (Prop_lut6_I5_O)        0.043     6.478 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.578     7.057    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X213Y32        LUT2 (Prop_lut2_I1_O)        0.043     7.100 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     7.100    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X213Y32        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.293 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X213Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.346 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X213Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.399 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X213Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.452 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.452    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X213Y36        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.601 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.601    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_4
    SLICE_X213Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    AK7                                               0.000     8.333 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.128    11.880    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X213Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[19]/C
                         clock pessimism              1.128    13.008    
                         clock uncertainty           -0.035    12.972    
    SLICE_X213Y36        FDCE (Setup_fdce_C_D)        0.049    13.021    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.395ns (13.827%)  route 2.462ns (86.173%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 11.881 - 8.333 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.345     4.701    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X209Y40        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y40        FDCE (Prop_fdce_C_Q)         0.223     4.924 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[24]/Q
                         net (fo=2, routed)           0.446     5.369    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[24]
    SLICE_X209Y41        LUT6 (Prop_lut6_I3_O)        0.043     5.412 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_7/O
                         net (fo=1, routed)           0.543     5.956    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_7_n_0
    SLICE_X210Y38        LUT6 (Prop_lut6_I5_O)        0.043     5.999 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4/O
                         net (fo=2, routed)           0.414     6.413    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_4_n_0
    SLICE_X207Y37        LUT6 (Prop_lut6_I5_O)        0.043     6.456 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_2/O
                         net (fo=33, routed)          1.058     7.514    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/p_0_in
    SLICE_X207Y41        LUT5 (Prop_lut5_I3_O)        0.043     7.557 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[23]_i_1/O
                         net (fo=1, routed)           0.000     7.557    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[23]_i_1_n_0
    SLICE_X207Y41        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    AK7                                               0.000     8.333 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     8.333    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     8.333 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418     9.751 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.129    11.881    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X207Y41        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[23]/C
                         clock pessimism              1.128    13.009    
                         clock uncertainty           -0.035    12.973    
    SLICE_X207Y41        FDCE (Setup_fdce_C_D)        0.033    13.006    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         13.006    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  5.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.843%)  route 0.193ns (60.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.986     1.428    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X209Y35        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y35        FDCE (Prop_fdce_C_Q)         0.100     1.528 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[1]/Q
                         net (fo=34, routed)          0.193     1.721    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg_n_0_[1]
    SLICE_X209Y37        LUT5 (Prop_lut5_I2_O)        0.028     1.749 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.749    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[5]_i_1_n_0
    SLICE_X209Y37        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.239     1.972    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X209Y37        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[5]/C
                         clock pessimism             -0.530     1.442    
    SLICE_X209Y37        FDCE (Hold_fdce_C_D)         0.060     1.502    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.719%)  route 0.194ns (60.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.986     1.428    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X209Y35        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y35        FDCE (Prop_fdce_C_Q)         0.100     1.528 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[1]/Q
                         net (fo=34, routed)          0.194     1.722    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg_n_0_[1]
    SLICE_X209Y37        LUT5 (Prop_lut5_I2_O)        0.028     1.750 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[6]_i_1/O
                         net (fo=1, routed)           0.000     1.750    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[6]_i_1_n_0
    SLICE_X209Y37        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.239     1.972    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X209Y37        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[6]/C
                         clock pessimism             -0.530     1.442    
    SLICE_X209Y37        FDCE (Hold_fdce_C_D)         0.060     1.502    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.601%)  route 0.188ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.990     1.432    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X210Y41        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y41        FDCE (Prop_fdce_C_Q)         0.091     1.523 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/Q
                         net (fo=30, routed)          0.188     1.711    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]
    SLICE_X212Y39        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.241     1.974    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X212Y39        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[16]/C
                         clock pessimism             -0.529     1.445    
    SLICE_X212Y39        FDCE (Hold_fdce_C_CE)       -0.006     1.439    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.601%)  route 0.188ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.990     1.432    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X210Y41        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y41        FDCE (Prop_fdce_C_Q)         0.091     1.523 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/Q
                         net (fo=30, routed)          0.188     1.711    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]
    SLICE_X212Y39        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.241     1.974    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X212Y39        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[17]/C
                         clock pessimism             -0.529     1.445    
    SLICE_X212Y39        FDCE (Hold_fdce_C_CE)       -0.006     1.439    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.601%)  route 0.188ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.990     1.432    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X210Y41        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y41        FDCE (Prop_fdce_C_Q)         0.091     1.523 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/Q
                         net (fo=30, routed)          0.188     1.711    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]
    SLICE_X212Y39        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.241     1.974    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X212Y39        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[18]/C
                         clock pessimism             -0.529     1.445    
    SLICE_X212Y39        FDCE (Hold_fdce_C_CE)       -0.006     1.439    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.601%)  route 0.188ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.990     1.432    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X210Y41        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y41        FDCE (Prop_fdce_C_Q)         0.091     1.523 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/Q
                         net (fo=30, routed)          0.188     1.711    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]
    SLICE_X212Y39        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.241     1.974    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X212Y39        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[19]/C
                         clock pessimism             -0.529     1.445    
    SLICE_X212Y39        FDCE (Hold_fdce_C_CE)       -0.006     1.439    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.146ns (40.420%)  route 0.215ns (59.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.986     1.428    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X208Y35        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y35        FDCE (Prop_fdce_C_Q)         0.118     1.546 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[0]/Q
                         net (fo=34, routed)          0.215     1.761    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg_n_0_[0]
    SLICE_X209Y36        LUT5 (Prop_lut5_I0_O)        0.028     1.789 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.789    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[3]_i_1_n_0
    SLICE_X209Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.238     1.971    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X209Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[3]/C
                         clock pessimism             -0.530     1.441    
    SLICE_X209Y36        FDCE (Hold_fdce_C_D)         0.061     1.502    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.146ns (40.197%)  route 0.217ns (59.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.986     1.428    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X208Y35        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y35        FDCE (Prop_fdce_C_Q)         0.118     1.546 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[0]/Q
                         net (fo=34, routed)          0.217     1.763    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg_n_0_[0]
    SLICE_X209Y36        LUT5 (Prop_lut5_I0_O)        0.028     1.791 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.791    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[4]_i_1_n_0
    SLICE_X209Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.238     1.971    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X209Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[4]/C
                         clock pessimism             -0.530     1.441    
    SLICE_X209Y36        FDCE (Hold_fdce_C_D)         0.061     1.502    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetTx_from_txRstFsm_reg/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.685%)  route 0.231ns (64.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.987     1.429    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X210Y35        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y35        FDCE (Prop_fdce_C_Q)         0.100     1.529 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[0]/Q
                         net (fo=4, routed)           0.231     1.759    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[0]
    SLICE_X210Y35        LUT6 (Prop_lut6_I3_O)        0.028     1.787 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetTx_from_txRstFsm_i_1/O
                         net (fo=1, routed)           0.000     1.787    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetTx_from_txRstFsm_i_1_n_0
    SLICE_X210Y35        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetTx_from_txRstFsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.238     1.971    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X210Y35        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetTx_from_txRstFsm_reg/C
                         clock pessimism             -0.542     1.429    
    SLICE_X210Y35        FDCE (Hold_fdce_C_D)         0.060     1.489    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetTx_from_txRstFsm_reg
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.156ns (41.968%)  route 0.216ns (58.032%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         0.986     1.428    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X209Y36        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y36        FDCE (Prop_fdce_C_Q)         0.100     1.528 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[2]/Q
                         net (fo=3, routed)           0.104     1.631    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[2]
    SLICE_X207Y37        LUT6 (Prop_lut6_I3_O)        0.028     1.659 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state[2]_i_2/O
                         net (fo=33, routed)          0.112     1.771    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/p_0_in
    SLICE_X207Y35        LUT5 (Prop_lut5_I3_O)        0.028     1.799 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[0]_i_1_n_0
    SLICE_X207Y35        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.238     1.971    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X207Y35        FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[0]/C
                         clock pessimism             -0.530     1.441    
    SLICE_X207Y35        FDCE (Hold_fdce_C_D)         0.060     1.501    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MGT_REFCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { SMA_MGT_REFCLK_N }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.333       6.795      GTXE2_CHANNEL_X1Y2  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe2_i/GTREFCLK0
Min Period        n/a     BUFG/I                   n/a            1.409         8.333       6.925      BUFGCTRL_X0Y7       txPll/inst/clkin1_bufg/I
Min Period        n/a     IBUFDS_GTE2/IB           n/a            1.408         8.333       6.925      IBUFDS_GTE2_X1Y1    smaMgtRefClkIbufdsGtxe2/IB
Min Period        n/a     PLLE2_ADV/CLKIN1         n/a            1.071         8.333       7.262      PLLE2_ADV_X0Y1      txPll/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDCE/C                   n/a            0.750         8.333       7.583      SLICE_X208Y35       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[2]/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.333       7.583      SLICE_X210Y41       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_rx_r2_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.333       7.583      SLICE_X210Y35       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.333       7.583      SLICE_X209Y35       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r_reg/C
Min Period        n/a     FDPE/C                   n/a            0.750         8.333       7.583      SLICE_X210Y41       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.333       7.583      SLICE_X210Y41       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1         n/a            52.633        8.333       44.300     PLLE2_ADV_X0Y1      txPll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1         n/a            2.000         4.166       2.166      PLLE2_ADV_X0Y1      txPll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1         n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y1      txPll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.166       3.766      SLICE_X210Y35       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.166       3.766      SLICE_X210Y35       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         4.167       3.766      SLICE_X208Y35       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.167       3.766      SLICE_X208Y35       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         4.167       3.766      SLICE_X210Y41       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_rx_r2_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.167       3.766      SLICE_X210Y41       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_rx_r2_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         4.167       3.766      SLICE_X209Y35       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.167       3.766      SLICE_X209Y35       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r_reg/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1         n/a            2.000         4.166       2.166      PLLE2_ADV_X0Y1      txPll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1         n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y1      txPll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X213Y32       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X213Y34       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[10]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X213Y34       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[11]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X213Y32       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[1]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X213Y32       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[2]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X213Y32       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[3]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X213Y33       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.166       3.816      SLICE_X213Y33       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xlx_k7v7_tx_pll
  To Clock:  clk_out1_xlx_k7v7_tx_pll

Setup :            0  Failing Endpoints,  Worst Slack       19.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.731ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.709ns  (required time - arrival time)
  Source:                 rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.431ns (9.087%)  route 4.312ns (90.913%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 30.768 - 24.999 ) 
    Source Clock Delay      (SCD):    7.100ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.955     7.100    rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X200Y34        FDRE                                         r  rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y34        FDRE (Prop_fdre_C_Q)         0.259     7.359 f  rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=58, routed)          1.763     9.121    rxIla/inst/ila_core_inst/u_ila_regs/den
    SLICE_X191Y39        LUT2 (Prop_lut2_I0_O)        0.043     9.164 r  rxIla/inst/ila_core_inst/u_ila_regs/current_state[3]_i_5__0/O
                         net (fo=2, routed)           0.733     9.898    rxIla/inst/ila_core_inst/u_ila_regs/current_state[3]_i_5__0_n_0
    SLICE_X197Y47        LUT6 (Prop_lut6_I4_O)        0.043     9.941 r  rxIla/inst/ila_core_inst/u_ila_regs/curr_read_block[2]_i_3/O
                         net (fo=4, routed)           0.764    10.705    rxIla/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[6]_0
    SLICE_X201Y50        LUT6 (Prop_lut6_I2_O)        0.043    10.748 f  rxIla/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=4, routed)           0.319    11.066    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X203Y50        LUT5 (Prop_lut5_I1_O)        0.043    11.109 r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.733    11.842    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_5
    RAMB36_X14Y11        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.720    30.768    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X14Y11        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.113    31.881    
                         clock uncertainty           -0.087    31.794    
    RAMB36_X14Y11        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    31.551    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.551    
                         arrival time                         -11.842    
  -------------------------------------------------------------------
                         slack                                 19.709    

Slack (MET) :             19.723ns  (required time - arrival time)
  Source:                 rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.431ns (9.120%)  route 4.295ns (90.880%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.766ns = ( 30.765 - 24.999 ) 
    Source Clock Delay      (SCD):    7.100ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.955     7.100    rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X200Y34        FDRE                                         r  rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y34        FDRE (Prop_fdre_C_Q)         0.259     7.359 f  rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=58, routed)          1.763     9.121    rxIla/inst/ila_core_inst/u_ila_regs/den
    SLICE_X191Y39        LUT2 (Prop_lut2_I0_O)        0.043     9.164 r  rxIla/inst/ila_core_inst/u_ila_regs/current_state[3]_i_5__0/O
                         net (fo=2, routed)           0.733     9.898    rxIla/inst/ila_core_inst/u_ila_regs/current_state[3]_i_5__0_n_0
    SLICE_X197Y47        LUT6 (Prop_lut6_I4_O)        0.043     9.941 r  rxIla/inst/ila_core_inst/u_ila_regs/curr_read_block[2]_i_3/O
                         net (fo=4, routed)           0.764    10.705    rxIla/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[6]_0
    SLICE_X201Y50        LUT6 (Prop_lut6_I2_O)        0.043    10.748 f  rxIla/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=4, routed)           0.488    11.235    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X204Y52        LUT4 (Prop_lut4_I1_O)        0.043    11.278 r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.547    11.825    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_1
    RAMB36_X13Y11        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.717    30.765    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X13Y11        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.113    31.878    
                         clock uncertainty           -0.087    31.791    
    RAMB36_X13Y11        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    31.548    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.548    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                 19.723    

Slack (MET) :             19.768ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 0.458ns (9.398%)  route 4.416ns (90.602%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 30.876 - 24.999 ) 
    Source Clock Delay      (SCD):    7.093ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.948     7.093    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X199Y28        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y28        FDRE (Prop_fdre_C_Q)         0.204     7.297 f  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=104, routed)         2.338     9.634    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_18
    SLICE_X197Y16        LUT6 (Prop_lut6_I5_O)        0.125     9.759 r  txILa/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.450    10.210    txILa/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X196Y15        LUT6 (Prop_lut6_I3_O)        0.043    10.253 r  txILa/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2/O
                         net (fo=4, routed)           0.546    10.798    txILa/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2_n_0
    SLICE_X193Y15        LUT6 (Prop_lut6_I4_O)        0.043    10.841 r  txILa/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=4, routed)           0.397    11.238    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X192Y15        LUT4 (Prop_lut4_I1_O)        0.043    11.281 r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.685    11.966    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_4
    RAMB36_X11Y3         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.828    30.876    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X11Y3         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.188    32.064    
                         clock uncertainty           -0.087    31.977    
    RAMB36_X11Y3         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    31.734    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.734    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                 19.768    

Slack (MET) :             19.804ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.458ns (9.452%)  route 4.388ns (90.548%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 30.884 - 24.999 ) 
    Source Clock Delay      (SCD):    7.093ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.948     7.093    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X199Y28        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y28        FDRE (Prop_fdre_C_Q)         0.204     7.297 f  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=104, routed)         2.338     9.634    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_18
    SLICE_X197Y16        LUT6 (Prop_lut6_I5_O)        0.125     9.759 r  txILa/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.450    10.210    txILa/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X196Y15        LUT6 (Prop_lut6_I3_O)        0.043    10.253 r  txILa/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2/O
                         net (fo=4, routed)           0.546    10.798    txILa/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2_n_0
    SLICE_X193Y15        LUT6 (Prop_lut6_I4_O)        0.043    10.841 f  txILa/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=4, routed)           0.393    11.234    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X192Y15        LUT4 (Prop_lut4_I1_O)        0.043    11.277 r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.661    11.938    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_3
    RAMB36_X12Y3         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.836    30.884    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X12Y3         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.188    32.072    
                         clock uncertainty           -0.087    31.985    
    RAMB36_X12Y3         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    31.742    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.742    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                 19.804    

Slack (MET) :             19.863ns  (required time - arrival time)
  Source:                 rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.431ns (9.398%)  route 4.155ns (90.602%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.766ns = ( 30.765 - 24.999 ) 
    Source Clock Delay      (SCD):    7.100ns
    Clock Pessimism Removal (CPR):    1.113ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.955     7.100    rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X200Y34        FDRE                                         r  rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y34        FDRE (Prop_fdre_C_Q)         0.259     7.359 r  rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=58, routed)          1.763     9.121    rxIla/inst/ila_core_inst/u_ila_regs/den
    SLICE_X191Y39        LUT2 (Prop_lut2_I0_O)        0.043     9.164 f  rxIla/inst/ila_core_inst/u_ila_regs/current_state[3]_i_5__0/O
                         net (fo=2, routed)           0.733     9.898    rxIla/inst/ila_core_inst/u_ila_regs/current_state[3]_i_5__0_n_0
    SLICE_X197Y47        LUT6 (Prop_lut6_I4_O)        0.043     9.941 f  rxIla/inst/ila_core_inst/u_ila_regs/curr_read_block[2]_i_3/O
                         net (fo=4, routed)           0.764    10.705    rxIla/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[6]_0
    SLICE_X201Y50        LUT6 (Prop_lut6_I2_O)        0.043    10.748 r  rxIla/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=4, routed)           0.690    11.437    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X204Y52        LUT4 (Prop_lut4_I1_O)        0.043    11.480 r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.205    11.685    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_2
    RAMB36_X13Y10        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.717    30.765    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X13Y10        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.113    31.878    
                         clock uncertainty           -0.087    31.791    
    RAMB36_X13Y10        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    31.548    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.548    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                 19.863    

Slack (MET) :             19.998ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.458ns (9.839%)  route 4.197ns (90.161%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 30.887 - 24.999 ) 
    Source Clock Delay      (SCD):    7.093ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.948     7.093    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X199Y28        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y28        FDRE (Prop_fdre_C_Q)         0.204     7.297 f  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=104, routed)         2.338     9.634    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_18
    SLICE_X197Y16        LUT6 (Prop_lut6_I5_O)        0.125     9.759 r  txILa/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.450    10.210    txILa/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X196Y15        LUT6 (Prop_lut6_I3_O)        0.043    10.253 r  txILa/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2/O
                         net (fo=4, routed)           0.546    10.798    txILa/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2_n_0
    SLICE_X193Y15        LUT6 (Prop_lut6_I4_O)        0.043    10.841 f  txILa/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=4, routed)           0.441    11.282    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X192Y14        LUT5 (Prop_lut5_I1_O)        0.043    11.325 r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.422    11.747    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_6
    RAMB36_X12Y2         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.839    30.887    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X12Y2         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.188    32.075    
                         clock uncertainty           -0.087    31.988    
    RAMB36_X12Y2         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    31.745    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         31.745    
                         arrival time                         -11.747    
  -------------------------------------------------------------------
                         slack                                 19.998    

Slack (MET) :             20.036ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.388ns (8.557%)  route 4.146ns (91.443%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 30.865 - 24.999 ) 
    Source Clock Delay      (SCD):    7.092ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.947     7.092    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X200Y27        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y27        FDRE (Prop_fdre_C_Q)         0.259     7.351 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=164, routed)         2.138     9.488    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_daddr_o[0]
    SLICE_X196Y16        LUT2 (Prop_lut2_I0_O)        0.043     9.531 f  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_2[2]_i_2/O
                         net (fo=4, routed)           0.443     9.975    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_7
    SLICE_X203Y17        LUT6 (Prop_lut6_I3_O)        0.043    10.018 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5/O
                         net (fo=13, routed)          0.838    10.856    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5_n_0
    SLICE_X203Y15        LUT2 (Prop_lut2_I0_O)        0.043    10.899 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.727    11.626    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X201Y13        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.817    30.865    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X201Y13        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/C
                         clock pessimism              1.188    32.053    
                         clock uncertainty           -0.087    31.966    
    SLICE_X201Y13        FDRE (Setup_fdre_C_R)       -0.304    31.662    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]
  -------------------------------------------------------------------
                         required time                         31.662    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                 20.036    

Slack (MET) :             20.036ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.388ns (8.557%)  route 4.146ns (91.443%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 30.865 - 24.999 ) 
    Source Clock Delay      (SCD):    7.092ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.947     7.092    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X200Y27        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y27        FDRE (Prop_fdre_C_Q)         0.259     7.351 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=164, routed)         2.138     9.488    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_daddr_o[0]
    SLICE_X196Y16        LUT2 (Prop_lut2_I0_O)        0.043     9.531 f  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_2[2]_i_2/O
                         net (fo=4, routed)           0.443     9.975    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_7
    SLICE_X203Y17        LUT6 (Prop_lut6_I3_O)        0.043    10.018 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5/O
                         net (fo=13, routed)          0.838    10.856    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5_n_0
    SLICE_X203Y15        LUT2 (Prop_lut2_I0_O)        0.043    10.899 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.727    11.626    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X201Y13        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.817    30.865    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X201Y13        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/C
                         clock pessimism              1.188    32.053    
                         clock uncertainty           -0.087    31.966    
    SLICE_X201Y13        FDRE (Setup_fdre_C_R)       -0.304    31.662    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]
  -------------------------------------------------------------------
                         required time                         31.662    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                 20.036    

Slack (MET) :             20.197ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.388ns (8.875%)  route 3.984ns (91.125%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 30.863 - 24.999 ) 
    Source Clock Delay      (SCD):    7.092ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.947     7.092    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X200Y27        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y27        FDRE (Prop_fdre_C_Q)         0.259     7.351 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=164, routed)         2.138     9.488    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_daddr_o[0]
    SLICE_X196Y16        LUT2 (Prop_lut2_I0_O)        0.043     9.531 f  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_2[2]_i_2/O
                         net (fo=4, routed)           0.443     9.975    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_7
    SLICE_X203Y17        LUT6 (Prop_lut6_I3_O)        0.043    10.018 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5/O
                         net (fo=13, routed)          0.838    10.856    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5_n_0
    SLICE_X203Y15        LUT2 (Prop_lut2_I0_O)        0.043    10.899 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.565    11.463    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X203Y15        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.815    30.863    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X203Y15        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/C
                         clock pessimism              1.188    32.051    
                         clock uncertainty           -0.087    31.964    
    SLICE_X203Y15        FDRE (Setup_fdre_C_R)       -0.304    31.660    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]
  -------------------------------------------------------------------
                         required time                         31.660    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                 20.197    

Slack (MET) :             20.197ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.388ns (8.875%)  route 3.984ns (91.125%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 30.863 - 24.999 ) 
    Source Clock Delay      (SCD):    7.092ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.947     7.092    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X200Y27        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y27        FDRE (Prop_fdre_C_Q)         0.259     7.351 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=164, routed)         2.138     9.488    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_daddr_o[0]
    SLICE_X196Y16        LUT2 (Prop_lut2_I0_O)        0.043     9.531 f  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_2[2]_i_2/O
                         net (fo=4, routed)           0.443     9.975    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_7
    SLICE_X203Y17        LUT6 (Prop_lut6_I3_O)        0.043    10.018 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5/O
                         net (fo=13, routed)          0.838    10.856    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5_n_0
    SLICE_X203Y15        LUT2 (Prop_lut2_I0_O)        0.043    10.899 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.565    11.463    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X203Y15        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.815    30.863    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X203Y15        FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/C
                         clock pessimism              1.188    32.051    
                         clock uncertainty           -0.087    31.964    
    SLICE_X203Y15        FDRE (Setup_fdre_C_R)       -0.304    31.660    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]
  -------------------------------------------------------------------
                         required time                         31.660    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                 20.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rxIla/inst/ila_core_inst/shifted_data_in_reg[8][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.007%)  route 0.150ns (55.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.807     2.551    rxIla/inst/ila_core_inst/clk
    SLICE_X204Y58        FDRE                                         r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y58        FDRE (Prop_fdre_C_Q)         0.118     2.669 r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][32]/Q
                         net (fo=1, routed)           0.150     2.819    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][13]
    RAMB36_X13Y11        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.080     3.206    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X13Y11        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.612     2.594    
    RAMB36_X13Y11        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     2.749    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 txILa/inst/ila_core_inst/shifted_data_in_reg[8][98]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.611%)  route 0.147ns (55.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.819     2.563    txILa/inst/ila_core_inst/clk
    SLICE_X178Y16        FDRE                                         r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y16        FDRE (Prop_fdre_C_Q)         0.118     2.681 r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][98]/Q
                         net (fo=1, routed)           0.147     2.827    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[8]
    RAMB36_X11Y3         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.108     3.234    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X11Y3         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.632     2.602    
    RAMB36_X11Y3         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     2.757    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.757    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.832     2.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X201Y35        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y35        FDRE (Prop_fdre_C_Q)         0.100     2.676 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]/Q
                         net (fo=1, routed)           0.096     2.771    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X202Y36        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.094     3.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X202Y36        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.632     2.589    
    SLICE_X202Y36        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.697    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 txILa/inst/ila_core_inst/shifted_data_in_reg[8][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.107ns (42.000%)  route 0.148ns (58.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.825     2.569    txILa/inst/ila_core_inst/clk
    SLICE_X188Y18        FDRE                                         r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y18        FDRE (Prop_fdre_C_Q)         0.107     2.676 r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][37]/Q
                         net (fo=1, routed)           0.148     2.823    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][17]
    RAMB36_X12Y3         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.116     3.242    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X12Y3         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.611     2.631    
    RAMB36_X12Y3         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.117     2.748    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 txILa/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.709%)  route 0.144ns (57.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.825     2.569    txILa/inst/ila_core_inst/clk
    SLICE_X188Y18        FDRE                                         r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y18        FDRE (Prop_fdre_C_Q)         0.107     2.676 r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][39]/Q
                         net (fo=1, routed)           0.144     2.819    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][19]
    RAMB36_X12Y3         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.116     3.242    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X12Y3         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.611     2.631    
    RAMB36_X12Y3         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.111     2.742    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rxIla/inst/ila_core_inst/shifted_data_in_reg[8][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.166%)  route 0.147ns (57.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.807     2.551    rxIla/inst/ila_core_inst/clk
    SLICE_X208Y57        FDRE                                         r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y57        FDRE (Prop_fdre_C_Q)         0.107     2.658 r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][23]/Q
                         net (fo=1, routed)           0.147     2.804    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][5]
    RAMB36_X13Y11        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.080     3.206    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X13Y11        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.591     2.615    
    RAMB36_X13Y11        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.111     2.726    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 txILa/inst/ila_core_inst/shifted_data_in_reg[8][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.300%)  route 0.146ns (57.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.826     2.570    txILa/inst/ila_core_inst/clk
    SLICE_X188Y17        FDRE                                         r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y17        FDRE (Prop_fdre_C_Q)         0.107     2.677 r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][23]/Q
                         net (fo=1, routed)           0.146     2.823    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][5]
    RAMB36_X12Y3         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.116     3.242    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X12Y3         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.611     2.631    
    RAMB36_X12Y3         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.111     2.742    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 txILa/inst/ila_core_inst/shifted_data_in_reg[8][118]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.226%)  route 0.135ns (55.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.817     2.561    txILa/inst/ila_core_inst/clk
    SLICE_X178Y18        FDRE                                         r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y18        FDRE (Prop_fdre_C_Q)         0.107     2.668 r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][118]/Q
                         net (fo=1, routed)           0.135     2.802    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[28]
    RAMB36_X11Y3         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.108     3.234    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X11Y3         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.632     2.602    
    RAMB36_X11Y3         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.119     2.721    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 txILa/inst/ila_core_inst/shifted_data_in_reg[8][80]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.118ns (42.221%)  route 0.161ns (57.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.828     2.572    txILa/inst/ila_core_inst/clk
    SLICE_X186Y14        FDRE                                         r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y14        FDRE (Prop_fdre_C_Q)         0.118     2.690 r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][80]/Q
                         net (fo=1, routed)           0.161     2.851    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][89][2]
    RAMB36_X12Y2         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.120     3.246    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X12Y2         RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.632     2.614    
    RAMB36_X12Y2         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[2])
                                                      0.155     2.769    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 rxIla/inst/ila_core_inst/shifted_data_in_reg[8][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.558%)  route 0.139ns (56.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.807     2.551    rxIla/inst/ila_core_inst/clk
    SLICE_X204Y59        FDRE                                         r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y59        FDRE (Prop_fdre_C_Q)         0.107     2.658 r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][46]/Q
                         net (fo=1, routed)           0.139     2.796    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][25]
    RAMB36_X13Y11        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.080     3.206    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X13Y11        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.612     2.594    
    RAMB36_X13Y11        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.119     2.713    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xlx_k7v7_tx_pll
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { txPll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         24.999      22.904     RAMB36_X14Y11   rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         24.999      22.904     RAMB36_X14Y11   rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         24.999      22.904     RAMB36_X11Y3    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         24.999      22.904     RAMB36_X11Y3    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         24.999      22.904     RAMB36_X13Y10   rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         24.999      22.904     RAMB36_X13Y10   rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         24.999      22.904     RAMB18_X11Y4    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         24.999      22.904     RAMB18_X11Y4    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         24.999      22.904     RAMB36_X12Y3    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         24.999      22.904     RAMB36_X12Y3    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       24.999      135.001    PLLE2_ADV_X0Y1  txPll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X204Y35   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X204Y35   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X204Y35   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X204Y35   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X204Y35   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X204Y35   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X204Y35   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X204Y35   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X202Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X202Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.499      11.731     SLICE_X202Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.499      11.731     SLICE_X202Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.499      11.731     SLICE_X202Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.499      11.731     SLICE_X202Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.499      11.731     SLICE_X202Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.499      11.731     SLICE_X202Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         12.499      11.731     SLICE_X202Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         12.499      11.731     SLICE_X202Y36   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.499      11.731     SLICE_X202Y35   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.499      11.731     SLICE_X202Y35   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlx_k7v7_tx_pll
  To Clock:  clkfbout_xlx_k7v7_tx_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlx_k7v7_tx_pll
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { txPll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         8.333       6.925      BUFGCTRL_X0Y6   txPll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         8.333       7.262      PLLE2_ADV_X0Y1  txPll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         8.333       7.262      PLLE2_ADV_X0Y1  txPll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.333       44.300     PLLE2_ADV_X0Y1  txPll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y1  txPll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :            0  Failing Endpoints,  Worst Slack        4.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 genRst/timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[24]/CE
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.309ns (18.294%)  route 1.380ns (81.706%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y44        FDCE (Prop_fdce_C_Q)         0.223     5.539 r  genRst/timer_reg[23]/Q
                         net (fo=2, routed)           0.461     6.001    genRst/timer_reg[23]
    SLICE_X212Y45        LUT6 (Prop_lut6_I4_O)        0.043     6.044 r  genRst/RESET_O_i_6/O
                         net (fo=1, routed)           0.525     6.569    genRst/RESET_O_i_6_n_0
    SLICE_X212Y42        LUT5 (Prop_lut5_I3_O)        0.043     6.612 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.394     7.006    genRst/sel
    SLICE_X213Y45        FDPE                                         r  genRst/timer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.864    11.335    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y45        FDPE                                         r  genRst/timer_reg[24]/C
                         clock pessimism              0.356    11.691    
                         clock uncertainty           -0.035    11.656    
    SLICE_X213Y45        FDPE (Setup_fdpe_C_CE)      -0.201    11.455    genRst/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 genRst/timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.309ns (18.294%)  route 1.380ns (81.706%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y44        FDCE (Prop_fdce_C_Q)         0.223     5.539 r  genRst/timer_reg[23]/Q
                         net (fo=2, routed)           0.461     6.001    genRst/timer_reg[23]
    SLICE_X212Y45        LUT6 (Prop_lut6_I4_O)        0.043     6.044 r  genRst/RESET_O_i_6/O
                         net (fo=1, routed)           0.525     6.569    genRst/RESET_O_i_6_n_0
    SLICE_X212Y42        LUT5 (Prop_lut5_I3_O)        0.043     6.612 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.394     7.006    genRst/sel
    SLICE_X213Y45        FDCE                                         r  genRst/timer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.864    11.335    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y45        FDCE                                         r  genRst/timer_reg[25]/C
                         clock pessimism              0.356    11.691    
                         clock uncertainty           -0.035    11.656    
    SLICE_X213Y45        FDCE (Setup_fdce_C_CE)      -0.201    11.455    genRst/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 genRst/timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.309ns (18.294%)  route 1.380ns (81.706%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y44        FDCE (Prop_fdce_C_Q)         0.223     5.539 r  genRst/timer_reg[23]/Q
                         net (fo=2, routed)           0.461     6.001    genRst/timer_reg[23]
    SLICE_X212Y45        LUT6 (Prop_lut6_I4_O)        0.043     6.044 r  genRst/RESET_O_i_6/O
                         net (fo=1, routed)           0.525     6.569    genRst/RESET_O_i_6_n_0
    SLICE_X212Y42        LUT5 (Prop_lut5_I3_O)        0.043     6.612 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.394     7.006    genRst/sel
    SLICE_X213Y45        FDCE                                         r  genRst/timer_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.864    11.335    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y45        FDCE                                         r  genRst/timer_reg[26]/C
                         clock pessimism              0.356    11.691    
                         clock uncertainty           -0.035    11.656    
    SLICE_X213Y45        FDCE (Setup_fdce_C_CE)      -0.201    11.455    genRst/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 genRst/timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[27]/CE
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.309ns (18.294%)  route 1.380ns (81.706%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y44        FDCE (Prop_fdce_C_Q)         0.223     5.539 r  genRst/timer_reg[23]/Q
                         net (fo=2, routed)           0.461     6.001    genRst/timer_reg[23]
    SLICE_X212Y45        LUT6 (Prop_lut6_I4_O)        0.043     6.044 r  genRst/RESET_O_i_6/O
                         net (fo=1, routed)           0.525     6.569    genRst/RESET_O_i_6_n_0
    SLICE_X212Y42        LUT5 (Prop_lut5_I3_O)        0.043     6.612 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.394     7.006    genRst/sel
    SLICE_X213Y45        FDPE                                         r  genRst/timer_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.864    11.335    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y45        FDPE                                         r  genRst/timer_reg[27]/C
                         clock pessimism              0.356    11.691    
                         clock uncertainty           -0.035    11.656    
    SLICE_X213Y45        FDPE (Setup_fdpe_C_CE)      -0.201    11.455    genRst/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 genRst/timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.309ns (19.197%)  route 1.301ns (80.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 11.332 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y44        FDCE (Prop_fdce_C_Q)         0.223     5.539 r  genRst/timer_reg[23]/Q
                         net (fo=2, routed)           0.461     6.001    genRst/timer_reg[23]
    SLICE_X212Y45        LUT6 (Prop_lut6_I4_O)        0.043     6.044 r  genRst/RESET_O_i_6/O
                         net (fo=1, routed)           0.525     6.569    genRst/RESET_O_i_6_n_0
    SLICE_X212Y42        LUT5 (Prop_lut5_I3_O)        0.043     6.612 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.314     6.926    genRst/sel
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.861    11.332    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[0]/C
                         clock pessimism              0.356    11.688    
                         clock uncertainty           -0.035    11.653    
    SLICE_X213Y39        FDCE (Setup_fdce_C_CE)      -0.201    11.452    genRst/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 genRst/timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.309ns (19.197%)  route 1.301ns (80.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 11.332 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y44        FDCE (Prop_fdce_C_Q)         0.223     5.539 r  genRst/timer_reg[23]/Q
                         net (fo=2, routed)           0.461     6.001    genRst/timer_reg[23]
    SLICE_X212Y45        LUT6 (Prop_lut6_I4_O)        0.043     6.044 r  genRst/RESET_O_i_6/O
                         net (fo=1, routed)           0.525     6.569    genRst/RESET_O_i_6_n_0
    SLICE_X212Y42        LUT5 (Prop_lut5_I3_O)        0.043     6.612 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.314     6.926    genRst/sel
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.861    11.332    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[1]/C
                         clock pessimism              0.356    11.688    
                         clock uncertainty           -0.035    11.653    
    SLICE_X213Y39        FDCE (Setup_fdce_C_CE)      -0.201    11.452    genRst/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 genRst/timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.309ns (19.197%)  route 1.301ns (80.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 11.332 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y44        FDCE (Prop_fdce_C_Q)         0.223     5.539 r  genRst/timer_reg[23]/Q
                         net (fo=2, routed)           0.461     6.001    genRst/timer_reg[23]
    SLICE_X212Y45        LUT6 (Prop_lut6_I4_O)        0.043     6.044 r  genRst/RESET_O_i_6/O
                         net (fo=1, routed)           0.525     6.569    genRst/RESET_O_i_6_n_0
    SLICE_X212Y42        LUT5 (Prop_lut5_I3_O)        0.043     6.612 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.314     6.926    genRst/sel
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.861    11.332    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[2]/C
                         clock pessimism              0.356    11.688    
                         clock uncertainty           -0.035    11.653    
    SLICE_X213Y39        FDCE (Setup_fdce_C_CE)      -0.201    11.452    genRst/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 genRst/timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.309ns (19.197%)  route 1.301ns (80.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 11.332 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y44        FDCE (Prop_fdce_C_Q)         0.223     5.539 r  genRst/timer_reg[23]/Q
                         net (fo=2, routed)           0.461     6.001    genRst/timer_reg[23]
    SLICE_X212Y45        LUT6 (Prop_lut6_I4_O)        0.043     6.044 r  genRst/RESET_O_i_6/O
                         net (fo=1, routed)           0.525     6.569    genRst/RESET_O_i_6_n_0
    SLICE_X212Y42        LUT5 (Prop_lut5_I3_O)        0.043     6.612 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.314     6.926    genRst/sel
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.861    11.332    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[3]/C
                         clock pessimism              0.356    11.688    
                         clock uncertainty           -0.035    11.653    
    SLICE_X213Y39        FDCE (Setup_fdce_C_CE)      -0.201    11.452    genRst/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 genRst/timer_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.309ns (19.424%)  route 1.282ns (80.576%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y45        FDPE                                         r  genRst/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y45        FDPE (Prop_fdpe_C_Q)         0.223     5.539 r  genRst/timer_reg[27]/Q
                         net (fo=2, routed)           0.448     5.988    genRst/timer_reg[27]
    SLICE_X212Y45        LUT6 (Prop_lut6_I1_O)        0.043     6.031 r  genRst/RESET_O_i_6/O
                         net (fo=1, routed)           0.525     6.556    genRst/RESET_O_i_6_n_0
    SLICE_X212Y42        LUT5 (Prop_lut5_I3_O)        0.043     6.599 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.308     6.907    genRst/sel
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.864    11.335    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[20]/C
                         clock pessimism              0.356    11.691    
                         clock uncertainty           -0.035    11.656    
    SLICE_X213Y44        FDCE (Setup_fdce_C_CE)      -0.201    11.455    genRst/timer_reg[20]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 genRst/timer_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.309ns (19.424%)  route 1.282ns (80.576%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y45        FDPE                                         r  genRst/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y45        FDPE (Prop_fdpe_C_Q)         0.223     5.539 r  genRst/timer_reg[27]/Q
                         net (fo=2, routed)           0.448     5.988    genRst/timer_reg[27]
    SLICE_X212Y45        LUT6 (Prop_lut6_I1_O)        0.043     6.031 r  genRst/RESET_O_i_6/O
                         net (fo=1, routed)           0.525     6.556    genRst/RESET_O_i_6_n_0
    SLICE_X212Y42        LUT5 (Prop_lut5_I3_O)        0.043     6.599 r  genRst/RESET_O_i_1/O
                         net (fo=29, routed)          0.308     6.907    genRst/sel
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.864    11.335    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[21]/C
                         clock pessimism              0.356    11.691    
                         clock uncertainty           -0.035    11.656    
    SLICE_X213Y44        FDCE (Setup_fdce_C_CE)      -0.201    11.455    genRst/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  4.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 genRst/timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.177ns (56.379%)  route 0.137ns (43.621%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.367    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y40        FDCE                                         r  genRst/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y40        FDCE (Prop_fdce_C_Q)         0.100     2.467 f  genRst/timer_reg[7]/Q
                         net (fo=2, routed)           0.137     2.604    genRst/timer_reg[7]
    SLICE_X213Y40        LUT1 (Prop_lut1_I0_O)        0.028     2.632 r  genRst/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     2.632    genRst/timer[4]_i_2_n_0
    SLICE_X213Y40        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.681 r  genRst/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.681    genRst/timer_reg[4]_i_1_n_4
    SLICE_X213Y40        FDCE                                         r  genRst/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.123     2.785    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y40        FDCE                                         r  genRst/timer_reg[7]/C
                         clock pessimism             -0.418     2.367    
    SLICE_X213Y40        FDCE (Hold_fdce_C_D)         0.071     2.438    genRst/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 genRst/timer_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.177ns (56.346%)  route 0.137ns (43.654%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.367    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y41        FDPE                                         r  genRst/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y41        FDPE (Prop_fdpe_C_Q)         0.100     2.467 f  genRst/timer_reg[11]/Q
                         net (fo=2, routed)           0.137     2.604    genRst/timer_reg[11]
    SLICE_X213Y41        LUT1 (Prop_lut1_I0_O)        0.028     2.632 r  genRst/timer[8]_i_2/O
                         net (fo=1, routed)           0.000     2.632    genRst/timer[8]_i_2_n_0
    SLICE_X213Y41        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.681 r  genRst/timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.681    genRst/timer_reg[8]_i_1_n_4
    SLICE_X213Y41        FDPE                                         r  genRst/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.123     2.785    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y41        FDPE                                         r  genRst/timer_reg[11]/C
                         clock pessimism             -0.418     2.367    
    SLICE_X213Y41        FDPE (Hold_fdpe_C_D)         0.071     2.438    genRst/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 genRst/timer_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.177ns (56.346%)  route 0.137ns (43.654%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.367    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y42        FDCE                                         r  genRst/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y42        FDCE (Prop_fdce_C_Q)         0.100     2.467 f  genRst/timer_reg[15]/Q
                         net (fo=2, routed)           0.137     2.604    genRst/timer_reg[15]
    SLICE_X213Y42        LUT1 (Prop_lut1_I0_O)        0.028     2.632 r  genRst/timer[12]_i_2/O
                         net (fo=1, routed)           0.000     2.632    genRst/timer[12]_i_2_n_0
    SLICE_X213Y42        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.681 r  genRst/timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.681    genRst/timer_reg[12]_i_1_n_4
    SLICE_X213Y42        FDCE                                         r  genRst/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.123     2.785    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y42        FDCE                                         r  genRst/timer_reg[15]/C
                         clock pessimism             -0.418     2.367    
    SLICE_X213Y42        FDCE (Hold_fdce_C_D)         0.071     2.438    genRst/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 genRst/timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.177ns (56.346%)  route 0.137ns (43.654%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.368    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y44        FDCE (Prop_fdce_C_Q)         0.100     2.468 f  genRst/timer_reg[23]/Q
                         net (fo=2, routed)           0.137     2.605    genRst/timer_reg[23]
    SLICE_X213Y44        LUT1 (Prop_lut1_I0_O)        0.028     2.633 r  genRst/timer[20]_i_2/O
                         net (fo=1, routed)           0.000     2.633    genRst/timer[20]_i_2_n_0
    SLICE_X213Y44        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.682 r  genRst/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.682    genRst/timer_reg[20]_i_1_n_4
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.124     2.786    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[23]/C
                         clock pessimism             -0.418     2.368    
    SLICE_X213Y44        FDCE (Hold_fdce_C_D)         0.071     2.439    genRst/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 genRst/timer_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.177ns (56.346%)  route 0.137ns (43.654%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.368    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y45        FDPE                                         r  genRst/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y45        FDPE (Prop_fdpe_C_Q)         0.100     2.468 f  genRst/timer_reg[27]/Q
                         net (fo=2, routed)           0.137     2.605    genRst/timer_reg[27]
    SLICE_X213Y45        LUT1 (Prop_lut1_I0_O)        0.028     2.633 r  genRst/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     2.633    genRst/timer[24]_i_2_n_0
    SLICE_X213Y45        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.682 r  genRst/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.682    genRst/timer_reg[24]_i_1_n_4
    SLICE_X213Y45        FDPE                                         r  genRst/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.124     2.786    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y45        FDPE                                         r  genRst/timer_reg[27]/C
                         clock pessimism             -0.418     2.368    
    SLICE_X213Y45        FDPE (Hold_fdpe_C_D)         0.071     2.439    genRst/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 genRst/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.177ns (56.346%)  route 0.137ns (43.654%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.859     2.366    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y39        FDCE (Prop_fdce_C_Q)         0.100     2.466 f  genRst/timer_reg[3]/Q
                         net (fo=2, routed)           0.137     2.603    genRst/timer_reg[3]
    SLICE_X213Y39        LUT1 (Prop_lut1_I0_O)        0.028     2.631 r  genRst/timer[0]_i_2/O
                         net (fo=1, routed)           0.000     2.631    genRst/timer[0]_i_2_n_0
    SLICE_X213Y39        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.680 r  genRst/timer_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.680    genRst/timer_reg[0]_i_1_n_4
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.122     2.784    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[3]/C
                         clock pessimism             -0.418     2.366    
    SLICE_X213Y39        FDCE (Hold_fdce_C_D)         0.071     2.437    genRst/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 genRst/timer_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.177ns (56.002%)  route 0.139ns (43.998%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.368    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y43        FDPE                                         r  genRst/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y43        FDPE (Prop_fdpe_C_Q)         0.100     2.468 f  genRst/timer_reg[19]/Q
                         net (fo=2, routed)           0.139     2.607    genRst/timer_reg[19]
    SLICE_X213Y43        LUT1 (Prop_lut1_I0_O)        0.028     2.635 r  genRst/timer[16]_i_2/O
                         net (fo=1, routed)           0.000     2.635    genRst/timer[16]_i_2_n_0
    SLICE_X213Y43        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.684 r  genRst/timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.684    genRst/timer_reg[16]_i_1_n_4
    SLICE_X213Y43        FDPE                                         r  genRst/timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.124     2.786    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y43        FDPE                                         r  genRst/timer_reg[19]/C
                         clock pessimism             -0.418     2.368    
    SLICE_X213Y43        FDPE (Hold_fdpe_C_D)         0.071     2.439    genRst/timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 genRst/timer_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.183ns (57.376%)  route 0.136ns (42.624%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.860     2.367    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y41        FDPE                                         r  genRst/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y41        FDPE (Prop_fdpe_C_Q)         0.100     2.467 f  genRst/timer_reg[8]/Q
                         net (fo=2, routed)           0.136     2.603    genRst/timer_reg[8]
    SLICE_X213Y41        LUT1 (Prop_lut1_I0_O)        0.028     2.631 r  genRst/timer[8]_i_5/O
                         net (fo=1, routed)           0.000     2.631    genRst/timer[8]_i_5_n_0
    SLICE_X213Y41        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.686 r  genRst/timer_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.686    genRst/timer_reg[8]_i_1_n_7
    SLICE_X213Y41        FDPE                                         r  genRst/timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.123     2.785    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y41        FDPE                                         r  genRst/timer_reg[8]/C
                         clock pessimism             -0.418     2.367    
    SLICE_X213Y41        FDPE (Hold_fdpe_C_D)         0.071     2.438    genRst/timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 genRst/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.183ns (57.343%)  route 0.136ns (42.657%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.859     2.366    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y39        FDCE (Prop_fdce_C_Q)         0.100     2.466 f  genRst/timer_reg[0]/Q
                         net (fo=2, routed)           0.136     2.602    genRst/timer_reg[0]
    SLICE_X213Y39        LUT1 (Prop_lut1_I0_O)        0.028     2.630 r  genRst/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     2.630    genRst/timer[0]_i_5_n_0
    SLICE_X213Y39        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.685 r  genRst/timer_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.685    genRst/timer_reg[0]_i_1_n_7
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.122     2.784    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[0]/C
                         clock pessimism             -0.418     2.366    
    SLICE_X213Y39        FDCE (Hold_fdce_C_D)         0.071     2.437    genRst/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 genRst/timer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.183ns (57.343%)  route 0.136ns (42.657%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.368    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y44        FDCE (Prop_fdce_C_Q)         0.100     2.468 f  genRst/timer_reg[20]/Q
                         net (fo=2, routed)           0.136     2.604    genRst/timer_reg[20]
    SLICE_X213Y44        LUT1 (Prop_lut1_I0_O)        0.028     2.632 r  genRst/timer[20]_i_5/O
                         net (fo=1, routed)           0.000     2.632    genRst/timer[20]_i_5_n_0
    SLICE_X213Y44        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.687 r  genRst/timer_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.687    genRst/timer_reg[20]_i_1_n_7
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.124     2.786    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[20]/C
                         clock pessimism             -0.418     2.368    
    SLICE_X213Y44        FDCE (Hold_fdce_C_D)         0.071     2.439    genRst/timer_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { USER_CLOCK_P }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         6.400       0.686      GTXE2_CHANNEL_X1Y2  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X1Y2  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         6.400       4.992      BUFGCTRL_X0Y3       fabricClk_from_userClockIbufgds_BUFG_inst/I
Min Period        n/a     FDPE/C                        n/a            0.700         6.400       5.700      SLICE_X211Y40       genRst/RESET_O_reg/C
Min Period        n/a     FDCE/C                        n/a            0.700         6.400       5.700      SLICE_X213Y39       genRst/timer_reg[0]/C
Min Period        n/a     FDPE/C                        n/a            0.700         6.400       5.700      SLICE_X213Y41       genRst/timer_reg[10]/C
Min Period        n/a     FDPE/C                        n/a            0.700         6.400       5.700      SLICE_X213Y41       genRst/timer_reg[11]/C
Min Period        n/a     FDPE/C                        n/a            0.700         6.400       5.700      SLICE_X213Y42       genRst/timer_reg[12]/C
Min Period        n/a     FDCE/C                        n/a            0.700         6.400       5.700      SLICE_X213Y42       genRst/timer_reg[13]/C
Min Period        n/a     FDPE/C                        n/a            0.700         6.400       5.700      SLICE_X213Y42       genRst/timer_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK                    n/a            0.642         3.200       2.558      SLICE_X216Y40       genRst/rstGenSlr/CLK
Low Pulse Width   Slow    SRL16E/CLK                    n/a            0.642         3.200       2.558      SLICE_X216Y40       genRst/rstGenSlr/CLK
Low Pulse Width   Fast    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X211Y40       genRst/RESET_O_reg/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y39       genRst/timer_reg[0]/C
Low Pulse Width   Fast    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y41       genRst/timer_reg[10]/C
Low Pulse Width   Fast    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y41       genRst/timer_reg[11]/C
Low Pulse Width   Fast    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y42       genRst/timer_reg[12]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y42       genRst/timer_reg[13]/C
Low Pulse Width   Fast    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y42       genRst/timer_reg[14]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y42       genRst/timer_reg[15]/C
High Pulse Width  Slow    SRL16E/CLK                    n/a            0.642         3.200       2.558      SLICE_X216Y40       genRst/rstGenSlr/CLK
High Pulse Width  Fast    SRL16E/CLK                    n/a            0.642         3.200       2.558      SLICE_X216Y40       genRst/rstGenSlr/CLK
High Pulse Width  Slow    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y39       genRst/timer_reg[0]/C
High Pulse Width  Slow    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y39       genRst/timer_reg[1]/C
High Pulse Width  Slow    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y44       genRst/timer_reg[20]/C
High Pulse Width  Slow    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y44       genRst/timer_reg[21]/C
High Pulse Width  Slow    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y44       genRst/timer_reg[22]/C
High Pulse Width  Slow    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y44       genRst/timer_reg[23]/C
High Pulse Width  Slow    FDPE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y45       genRst/timer_reg[24]/C
High Pulse Width  Slow    FDCE/C                        n/a            0.350         3.200       2.850      SLICE_X213Y45       genRst/timer_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.489ns (12.978%)  route 3.279ns (87.022%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 35.430 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.445     7.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X210Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.814 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.448     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X206Y30        LUT2 (Prop_lut2_I0_O)        0.043     8.305 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.816     9.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X209Y26        LUT6 (Prop_lut6_I1_O)        0.043     9.164 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.836    10.000    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X219Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.852    35.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X219Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.752    36.182    
                         clock uncertainty           -0.035    36.147    
    SLICE_X219Y27        FDCE (Setup_fdce_C_CE)      -0.201    35.946    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         35.946    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                 25.946    

Slack (MET) :             25.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.489ns (12.978%)  route 3.279ns (87.022%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 35.430 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.445     7.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X210Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.814 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.448     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X206Y30        LUT2 (Prop_lut2_I0_O)        0.043     8.305 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.816     9.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X209Y26        LUT6 (Prop_lut6_I1_O)        0.043     9.164 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.836    10.000    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X219Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.852    35.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X219Y27        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.752    36.182    
                         clock uncertainty           -0.035    36.147    
    SLICE_X219Y27        FDCE (Setup_fdce_C_CE)      -0.201    35.946    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         35.946    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                 25.946    

Slack (MET) :             25.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.489ns (13.283%)  route 3.192ns (86.717%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 35.395 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.445     7.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X210Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.814 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.651     8.465    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X206Y30        LUT3 (Prop_lut3_I1_O)        0.043     8.508 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.829     9.338    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X205Y36        LUT4 (Prop_lut4_I0_O)        0.043     9.381 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.533     9.914    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X201Y37        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.817    35.395    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X201Y37        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.752    36.147    
                         clock uncertainty           -0.035    36.112    
    SLICE_X201Y37        FDPE (Setup_fdpe_C_CE)      -0.201    35.911    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                 25.997    

Slack (MET) :             25.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.489ns (13.283%)  route 3.192ns (86.717%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 35.395 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.445     7.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X210Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.814 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.651     8.465    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[11][0]
    SLICE_X206Y30        LUT3 (Prop_lut3_I1_O)        0.043     8.508 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.829     9.338    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X205Y36        LUT4 (Prop_lut4_I0_O)        0.043     9.381 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.533     9.914    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X201Y37        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.817    35.395    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X201Y37        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.752    36.147    
                         clock uncertainty           -0.035    36.112    
    SLICE_X201Y37        FDCE (Setup_fdce_C_CE)      -0.201    35.911    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                 25.997    

Slack (MET) :             26.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.489ns (13.632%)  route 3.098ns (86.368%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 35.427 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.445     7.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X210Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.814 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.448     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X206Y30        LUT2 (Prop_lut2_I0_O)        0.043     8.305 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.816     9.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X209Y26        LUT6 (Prop_lut6_I1_O)        0.043     9.164 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.655     9.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X212Y25        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.849    35.427    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X212Y25        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.778    36.205    
                         clock uncertainty           -0.035    36.170    
    SLICE_X212Y25        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.867    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         35.867    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 26.048    

Slack (MET) :             26.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.489ns (13.632%)  route 3.098ns (86.368%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 35.427 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.445     7.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X210Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.814 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.448     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X206Y30        LUT2 (Prop_lut2_I0_O)        0.043     8.305 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.816     9.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X209Y26        LUT6 (Prop_lut6_I1_O)        0.043     9.164 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.655     9.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X212Y25        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.849    35.427    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X212Y25        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.778    36.205    
                         clock uncertainty           -0.035    36.170    
    SLICE_X212Y25        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.867    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         35.867    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 26.048    

Slack (MET) :             26.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.489ns (13.632%)  route 3.098ns (86.368%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 35.427 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.445     7.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X210Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.814 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.448     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X206Y30        LUT2 (Prop_lut2_I0_O)        0.043     8.305 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.816     9.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X209Y26        LUT6 (Prop_lut6_I1_O)        0.043     9.164 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.655     9.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X212Y25        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.849    35.427    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X212Y25        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.778    36.205    
                         clock uncertainty           -0.035    36.170    
    SLICE_X212Y25        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.867    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         35.867    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 26.048    

Slack (MET) :             26.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.489ns (13.632%)  route 3.098ns (86.368%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 35.427 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.445     7.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X210Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.814 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.448     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X206Y30        LUT2 (Prop_lut2_I0_O)        0.043     8.305 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.816     9.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X209Y26        LUT6 (Prop_lut6_I1_O)        0.043     9.164 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.655     9.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X212Y25        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.849    35.427    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X212Y25        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.778    36.205    
                         clock uncertainty           -0.035    36.170    
    SLICE_X212Y25        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.867    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         35.867    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 26.048    

Slack (MET) :             26.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.489ns (13.632%)  route 3.098ns (86.368%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 35.427 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.445     7.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X210Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.814 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.448     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X206Y30        LUT2 (Prop_lut2_I0_O)        0.043     8.305 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.816     9.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X209Y26        LUT6 (Prop_lut6_I1_O)        0.043     9.164 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.655     9.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X212Y25        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.849    35.427    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X212Y25        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.778    36.205    
                         clock uncertainty           -0.035    36.170    
    SLICE_X212Y25        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.867    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         35.867    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 26.048    

Slack (MET) :             26.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.489ns (13.632%)  route 3.098ns (86.368%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 35.427 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.445     7.771    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X210Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.814 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.448     8.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X206Y30        LUT2 (Prop_lut2_I0_O)        0.043     8.305 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.816     9.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X209Y26        LUT6 (Prop_lut6_I1_O)        0.043     9.164 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.655     9.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X212Y25        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.849    35.427    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X212Y25        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.778    36.205    
                         clock uncertainty           -0.035    36.170    
    SLICE_X212Y25        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.867    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         35.867    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                 26.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.832     3.088    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X203Y34        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y34        FDCE (Prop_fdce_C_Q)         0.100     3.188 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X203Y34        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.093     3.744    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X203Y34        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.656     3.088    
    SLICE_X203Y34        FDCE (Hold_fdce_C_D)         0.047     3.135    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.832     3.088    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X203Y36        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y36        FDCE (Prop_fdce_C_Q)         0.100     3.188 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     3.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X203Y36        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.094     3.745    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X203Y36        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.657     3.088    
    SLICE_X203Y36        FDCE (Hold_fdce_C_D)         0.047     3.135    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.851     3.107    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/idrck
    SLICE_X217Y26        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y26        FDCE (Prop_fdce_C_Q)         0.100     3.207 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     3.262    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[1]
    SLICE_X217Y26        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.111     3.762    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/idrck
    SLICE_X217Y26        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.655     3.107    
    SLICE_X217Y26        FDCE (Hold_fdce_C_D)         0.047     3.154    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.832     3.088    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X203Y36        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y36        FDCE (Prop_fdce_C_Q)         0.100     3.188 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     3.243    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X203Y36        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.094     3.745    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X203Y36        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.657     3.088    
    SLICE_X203Y36        FDCE (Hold_fdce_C_D)         0.044     3.132    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.761ns
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.850     3.106    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X218Y24        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y24        FDPE (Prop_fdpe_C_Q)         0.100     3.206 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.060     3.266    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X218Y24        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.110     3.761    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X218Y24        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.655     3.106    
    SLICE_X218Y24        FDPE (Hold_fdpe_C_D)         0.047     3.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.852     3.108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X205Y30        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y30        FDCE (Prop_fdce_C_Q)         0.100     3.208 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.062     3.271    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X205Y30        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.113     3.764    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X205Y30        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.656     3.108    
    SLICE_X205Y30        FDCE (Hold_fdce_C_D)         0.049     3.157    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.157    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.661%)  route 0.062ns (38.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.853     3.109    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X205Y31        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y31        FDCE (Prop_fdce_C_Q)         0.100     3.209 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.062     3.271    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[1]
    SLICE_X205Y31        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.114     3.765    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X205Y31        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                         clock pessimism             -0.656     3.109    
    SLICE_X205Y31        FDCE (Hold_fdce_C_D)         0.047     3.156    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.156    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.661%)  route 0.062ns (38.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.851     3.107    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X205Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y29        FDCE (Prop_fdce_C_Q)         0.100     3.207 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.062     3.269    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
    SLICE_X205Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.112     3.763    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X205Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                         clock pessimism             -0.656     3.107    
    SLICE_X205Y29        FDCE (Hold_fdce_C_D)         0.047     3.154    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.852     3.108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X205Y30        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y30        FDCE (Prop_fdce_C_Q)         0.100     3.208 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.062     3.271    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X205Y30        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.113     3.764    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X205Y30        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                         clock pessimism             -0.656     3.108    
    SLICE_X205Y30        FDCE (Hold_fdce_C_D)         0.047     3.155    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.852     3.108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X205Y30        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y30        FDCE (Prop_fdce_C_Q)         0.100     3.208 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.062     3.271    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X205Y30        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.113     3.764    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/idrck
    SLICE_X205Y30        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.656     3.108    
    SLICE_X205Y30        FDCE (Hold_fdce_C_D)         0.047     3.155    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         30.000      28.591     BUFGCTRL_X0Y4  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X204Y30  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X204Y30  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X207Y29  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X207Y27  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X210Y34  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X210Y33  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X210Y32  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X210Y32  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X210Y32  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y26  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y26  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y25  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y27  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X212Y27  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       57.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.273ns (14.105%)  route 1.662ns (85.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.725ns = ( 65.725 - 60.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.452     4.452    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.995     6.540    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.223     6.763 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.999     7.762    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X213Y29        LUT1 (Prop_lut1_I0_O)        0.050     7.812 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.664     8.476    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           3.787    63.787    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    63.870 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.855    65.725    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.815    66.540    
                         clock uncertainty           -0.035    66.505    
    SLICE_X214Y29        FDCE (Setup_fdce_C_D)       -0.097    66.408    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         66.408    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                 57.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.132ns (12.823%)  route 0.897ns (87.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.037ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.491     2.491    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.517 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.854     3.371    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.100     3.471 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.538     4.009    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X213Y29        LUT1 (Prop_lut1_I0_O)        0.032     4.041 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.360     4.401    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.892     2.892    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.922 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.115     4.037    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.666     3.371    
    SLICE_X214Y29        FDCE (Hold_fdce_C_D)         0.000     3.371    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  1.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         60.000      58.591     BUFGCTRL_X0Y5  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            0.700         60.000      59.300     SLICE_X214Y29  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X214Y29  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X214Y29  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X214Y29  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X214Y29  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       56.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.273ns (13.371%)  route 1.769ns (86.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 35.432 - 30.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.452     4.452    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.995     6.540    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.223     6.763 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.999     7.762    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X213Y29        LUT1 (Prop_lut1_I0_O)        0.050     7.812 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.770     8.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    63.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    63.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.854    65.432    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    65.432    
                         clock uncertainty           -0.035    65.397    
    SLICE_X211Y29        FDRE (Setup_fdre_C_R)       -0.393    65.004    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         65.004    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 56.422    

Slack (MET) :             56.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.273ns (13.371%)  route 1.769ns (86.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 35.432 - 30.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.452     4.452    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.995     6.540    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.223     6.763 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.999     7.762    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X213Y29        LUT1 (Prop_lut1_I0_O)        0.050     7.812 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.770     8.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    63.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    63.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.854    65.432    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    65.432    
                         clock uncertainty           -0.035    65.397    
    SLICE_X211Y29        FDRE (Setup_fdre_C_R)       -0.393    65.004    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         65.004    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 56.422    

Slack (MET) :             56.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.273ns (13.371%)  route 1.769ns (86.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 35.432 - 30.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.452     4.452    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.995     6.540    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.223     6.763 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.999     7.762    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X213Y29        LUT1 (Prop_lut1_I0_O)        0.050     7.812 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.770     8.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    63.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    63.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.854    65.432    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    65.432    
                         clock uncertainty           -0.035    65.397    
    SLICE_X211Y29        FDRE (Setup_fdre_C_R)       -0.393    65.004    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         65.004    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 56.422    

Slack (MET) :             56.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.273ns (13.371%)  route 1.769ns (86.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 35.432 - 30.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.452     4.452    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.995     6.540    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.223     6.763 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.999     7.762    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X213Y29        LUT1 (Prop_lut1_I0_O)        0.050     7.812 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.770     8.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    63.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    63.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.854    65.432    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    65.432    
                         clock uncertainty           -0.035    65.397    
    SLICE_X211Y29        FDRE (Setup_fdre_C_R)       -0.393    65.004    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         65.004    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 56.422    

Slack (MET) :             56.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.273ns (13.371%)  route 1.769ns (86.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 35.432 - 30.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.452     4.452    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.995     6.540    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.223     6.763 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.999     7.762    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X213Y29        LUT1 (Prop_lut1_I0_O)        0.050     7.812 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.770     8.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    63.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    63.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.854    65.432    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    65.432    
                         clock uncertainty           -0.035    65.397    
    SLICE_X211Y29        FDRE (Setup_fdre_C_R)       -0.393    65.004    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         65.004    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 56.422    

Slack (MET) :             56.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.273ns (13.371%)  route 1.769ns (86.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 35.432 - 30.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.452     4.452    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.995     6.540    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.223     6.763 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.999     7.762    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X213Y29        LUT1 (Prop_lut1_I0_O)        0.050     7.812 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.770     8.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    63.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    63.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.854    65.432    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    65.432    
                         clock uncertainty           -0.035    65.397    
    SLICE_X211Y29        FDRE (Setup_fdre_C_R)       -0.393    65.004    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         65.004    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 56.422    

Slack (MET) :             56.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.273ns (13.371%)  route 1.769ns (86.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 35.432 - 30.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.452     4.452    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.995     6.540    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.223     6.763 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.999     7.762    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X213Y29        LUT1 (Prop_lut1_I0_O)        0.050     7.812 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.770     8.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    63.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    63.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.854    65.432    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    65.432    
                         clock uncertainty           -0.035    65.397    
    SLICE_X211Y29        FDRE (Setup_fdre_C_R)       -0.393    65.004    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         65.004    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 56.422    

Slack (MET) :             56.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.273ns (13.371%)  route 1.769ns (86.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 35.432 - 30.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.452     4.452    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.995     6.540    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.223     6.763 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.999     7.762    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X213Y29        LUT1 (Prop_lut1_I0_O)        0.050     7.812 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.770     8.582    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    63.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    63.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.854    65.432    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X211Y29        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    65.432    
                         clock uncertainty           -0.035    65.397    
    SLICE_X211Y29        FDRE (Setup_fdre_C_R)       -0.393    65.004    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         65.004    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 56.422    

Slack (MET) :             56.809ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.266ns (14.406%)  route 1.580ns (85.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 35.432 - 30.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.452     4.452    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.995     6.540    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.223     6.763 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.732     7.495    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X213Y29        LUT2 (Prop_lut2_I1_O)        0.043     7.538 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.848     8.387    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X210Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    63.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    63.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.854    65.432    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X210Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    65.432    
                         clock uncertainty           -0.035    65.397    
    SLICE_X210Y29        FDCE (Setup_fdce_C_CE)      -0.201    65.196    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         65.196    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                 56.809    

Slack (MET) :             56.809ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.266ns (14.406%)  route 1.580ns (85.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 35.432 - 30.000 ) 
    Source Clock Delay      (SCD):    6.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           4.452     4.452    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.995     6.540    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.223     6.763 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.732     7.495    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X213Y29        LUT2 (Prop_lut2_I1_O)        0.043     7.538 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.848     8.387    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X210Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    63.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    63.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.854    65.432    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X210Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    65.432    
                         clock uncertainty           -0.035    65.397    
    SLICE_X210Y29        FDCE (Setup_fdce_C_CE)      -0.201    65.196    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         65.196    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                 56.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.128ns (12.755%)  route 0.876ns (87.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.491     2.491    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.517 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.854     3.371    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.100     3.471 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.403     3.874    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X213Y29        LUT2 (Prop_lut2_I1_O)        0.028     3.902 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.473     4.375    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.113     3.764    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000     3.764    
    SLICE_X212Y29        FDCE (Hold_fdce_C_CE)        0.030     3.794    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.794    
                         arrival time                           4.375    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.128ns (12.755%)  route 0.876ns (87.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.491     2.491    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.517 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.854     3.371    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.100     3.471 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.403     3.874    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X213Y29        LUT2 (Prop_lut2_I1_O)        0.028     3.902 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.473     4.375    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.113     3.764    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     3.764    
    SLICE_X212Y29        FDCE (Hold_fdce_C_CE)        0.030     3.794    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.794    
                         arrival time                           4.375    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.128ns (12.755%)  route 0.876ns (87.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.491     2.491    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.517 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.854     3.371    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.100     3.471 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.403     3.874    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X213Y29        LUT2 (Prop_lut2_I1_O)        0.028     3.902 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.473     4.375    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.113     3.764    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000     3.764    
    SLICE_X212Y29        FDCE (Hold_fdce_C_CE)        0.030     3.794    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.794    
                         arrival time                           4.375    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.128ns (12.755%)  route 0.876ns (87.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.491     2.491    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.517 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.854     3.371    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.100     3.471 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.403     3.874    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X213Y29        LUT2 (Prop_lut2_I1_O)        0.028     3.902 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.473     4.375    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.113     3.764    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000     3.764    
    SLICE_X212Y29        FDCE (Hold_fdce_C_CE)        0.030     3.794    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.794    
                         arrival time                           4.375    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.128ns (12.755%)  route 0.876ns (87.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.491     2.491    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.517 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.854     3.371    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.100     3.471 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.403     3.874    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X213Y29        LUT2 (Prop_lut2_I1_O)        0.028     3.902 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.473     4.375    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.113     3.764    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000     3.764    
    SLICE_X212Y29        FDCE (Hold_fdce_C_CE)        0.030     3.794    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.794    
                         arrival time                           4.375    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.128ns (12.755%)  route 0.876ns (87.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.491     2.491    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.517 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.854     3.371    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.100     3.471 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.403     3.874    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X213Y29        LUT2 (Prop_lut2_I1_O)        0.028     3.902 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.473     4.375    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.113     3.764    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000     3.764    
    SLICE_X212Y29        FDCE (Hold_fdce_C_CE)        0.030     3.794    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.794    
                         arrival time                           4.375    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.128ns (12.755%)  route 0.876ns (87.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.491     2.491    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.517 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.854     3.371    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.100     3.471 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.403     3.874    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X213Y29        LUT2 (Prop_lut2_I1_O)        0.028     3.902 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.473     4.375    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.113     3.764    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000     3.764    
    SLICE_X212Y29        FDCE (Hold_fdce_C_CE)        0.030     3.794    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.794    
                         arrival time                           4.375    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.128ns (12.744%)  route 0.876ns (87.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.491     2.491    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.517 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.854     3.371    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.100     3.471 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.403     3.874    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X213Y29        LUT2 (Prop_lut2_I1_O)        0.028     3.902 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.473     4.376    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X210Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.113     3.764    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X210Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000     3.764    
    SLICE_X210Y29        FDCE (Hold_fdce_C_CE)        0.010     3.774    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.774    
                         arrival time                           4.376    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.128ns (12.744%)  route 0.876ns (87.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.491     2.491    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.517 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.854     3.371    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.100     3.471 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.403     3.874    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X213Y29        LUT2 (Prop_lut2_I1_O)        0.028     3.902 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.473     4.376    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X210Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.113     3.764    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X210Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000     3.764    
    SLICE_X210Y29        FDCE (Hold_fdce_C_CE)        0.010     3.774    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.774    
                         arrival time                           4.376    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.128ns (12.744%)  route 0.876ns (87.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.491     2.491    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.517 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.854     3.371    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X214Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y29        FDCE (Prop_fdce_C_Q)         0.100     3.471 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.403     3.874    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X213Y29        LUT2 (Prop_lut2_I1_O)        0.028     3.902 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.473     4.376    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X210Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.113     3.764    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X210Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000     3.764    
    SLICE_X210Y29        FDCE (Hold_fdce_C_CE)        0.010     3.774    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.774    
                         arrival time                           4.376    
  -------------------------------------------------------------------
                         slack                                  0.602    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :            0  Failing Endpoints,  Worst Slack        3.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.887ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[25]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.043ns (42.368%)  route 1.419ns (57.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.316 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.488     6.805    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.043     6.848 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.931     7.778    genRst/rst_from_orGate
    SLICE_X213Y45        FDCE                                         f  genRst/timer_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.864    11.335    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y45        FDCE                                         r  genRst/timer_reg[25]/C
                         clock pessimism              0.330    11.665    
                         clock uncertainty           -0.035    11.630    
    SLICE_X213Y45        FDCE (Recov_fdce_C_CLR)     -0.212    11.418    genRst/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[26]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.043ns (42.368%)  route 1.419ns (57.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.316 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.488     6.805    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.043     6.848 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.931     7.778    genRst/rst_from_orGate
    SLICE_X213Y45        FDCE                                         f  genRst/timer_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.864    11.335    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y45        FDCE                                         r  genRst/timer_reg[26]/C
                         clock pessimism              0.330    11.665    
                         clock uncertainty           -0.035    11.630    
    SLICE_X213Y45        FDCE (Recov_fdce_C_CLR)     -0.212    11.418    genRst/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[24]/PRE
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.043ns (42.368%)  route 1.419ns (57.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.316 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.488     6.805    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.043     6.848 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.931     7.778    genRst/rst_from_orGate
    SLICE_X213Y45        FDPE                                         f  genRst/timer_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.864    11.335    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y45        FDPE                                         r  genRst/timer_reg[24]/C
                         clock pessimism              0.330    11.665    
                         clock uncertainty           -0.035    11.630    
    SLICE_X213Y45        FDPE (Recov_fdpe_C_PRE)     -0.178    11.452    genRst/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[27]/PRE
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.043ns (42.368%)  route 1.419ns (57.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.316 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.488     6.805    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.043     6.848 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.931     7.778    genRst/rst_from_orGate
    SLICE_X213Y45        FDPE                                         f  genRst/timer_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.864    11.335    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y45        FDPE                                         r  genRst/timer_reg[27]/C
                         clock pessimism              0.330    11.665    
                         clock uncertainty           -0.035    11.630    
    SLICE_X213Y45        FDPE (Recov_fdpe_C_PRE)     -0.178    11.452    genRst/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[20]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 1.043ns (43.891%)  route 1.333ns (56.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.316 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.488     6.805    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.043     6.848 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.845     7.693    genRst/rst_from_orGate
    SLICE_X213Y44        FDCE                                         f  genRst/timer_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.864    11.335    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[20]/C
                         clock pessimism              0.330    11.665    
                         clock uncertainty           -0.035    11.630    
    SLICE_X213Y44        FDCE (Recov_fdce_C_CLR)     -0.212    11.418    genRst/timer_reg[20]
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[21]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 1.043ns (43.891%)  route 1.333ns (56.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.316 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.488     6.805    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.043     6.848 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.845     7.693    genRst/rst_from_orGate
    SLICE_X213Y44        FDCE                                         f  genRst/timer_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.864    11.335    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[21]/C
                         clock pessimism              0.330    11.665    
                         clock uncertainty           -0.035    11.630    
    SLICE_X213Y44        FDCE (Recov_fdce_C_CLR)     -0.212    11.418    genRst/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[23]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 1.043ns (43.891%)  route 1.333ns (56.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.316 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.488     6.805    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.043     6.848 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.845     7.693    genRst/rst_from_orGate
    SLICE_X213Y44        FDCE                                         f  genRst/timer_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.864    11.335    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDCE                                         r  genRst/timer_reg[23]/C
                         clock pessimism              0.330    11.665    
                         clock uncertainty           -0.035    11.630    
    SLICE_X213Y44        FDCE (Recov_fdce_C_CLR)     -0.212    11.418    genRst/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[22]/PRE
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 1.043ns (43.891%)  route 1.333ns (56.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 11.335 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.316 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.488     6.805    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.043     6.848 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.845     7.693    genRst/rst_from_orGate
    SLICE_X213Y44        FDPE                                         f  genRst/timer_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.864    11.335    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y44        FDPE                                         r  genRst/timer_reg[22]/C
                         clock pessimism              0.330    11.665    
                         clock uncertainty           -0.035    11.630    
    SLICE_X213Y44        FDPE (Recov_fdpe_C_PRE)     -0.178    11.452    genRst/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[16]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 1.043ns (45.608%)  route 1.244ns (54.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.334 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.316 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.488     6.805    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.043     6.848 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.756     7.603    genRst/rst_from_orGate
    SLICE_X213Y43        FDCE                                         f  genRst/timer_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.863    11.334    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y43        FDCE                                         r  genRst/timer_reg[16]/C
                         clock pessimism              0.330    11.664    
                         clock uncertainty           -0.035    11.629    
    SLICE_X213Y43        FDCE (Recov_fdce_C_CLR)     -0.212    11.417    genRst/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[17]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (USER_CLOCK rise@6.400ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 1.043ns (45.608%)  route 1.244ns (54.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.334 - 6.400 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  userClockIbufgds/O
                         net (fo=1, routed)           2.305     3.216    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.309 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          2.007     5.316    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.316 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.488     6.805    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.043     6.848 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.756     7.603    genRst/rst_from_orGate
    SLICE_X213Y43        FDCE                                         f  genRst/timer_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      6.400     6.400 r  
    AK34                                              0.000     6.400 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     6.400    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.809     7.209 r  userClockIbufgds/O
                         net (fo=1, routed)           2.179     9.388    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.471 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.863    11.334    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y43        FDCE                                         r  genRst/timer_reg[17]/C
                         clock pessimism              0.330    11.664    
                         clock uncertainty           -0.035    11.629    
    SLICE_X213Y43        FDCE (Recov_fdce_C_CLR)     -0.212    11.417    genRst/timer_reg[17]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  3.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/RESET_O_reg/PRE
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.426ns (50.227%)  route 0.422ns (49.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.862     2.369    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.767 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.275     3.042    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.028     3.070 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.147     3.217    genRst/rst_from_orGate
    SLICE_X211Y40        FDPE                                         f  genRst/RESET_O_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.123     2.785    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X211Y40        FDPE                                         r  genRst/RESET_O_reg/C
                         clock pessimism             -0.383     2.402    
    SLICE_X211Y40        FDPE (Remov_fdpe_C_PRE)     -0.072     2.330    genRst/RESET_O_reg
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[0]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.426ns (47.852%)  route 0.464ns (52.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.862     2.369    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.767 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.275     3.042    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.028     3.070 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.189     3.259    genRst/rst_from_orGate
    SLICE_X213Y39        FDCE                                         f  genRst/timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.122     2.784    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[0]/C
                         clock pessimism             -0.383     2.401    
    SLICE_X213Y39        FDCE (Remov_fdce_C_CLR)     -0.069     2.332    genRst/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[1]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.426ns (47.852%)  route 0.464ns (52.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.862     2.369    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.767 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.275     3.042    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.028     3.070 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.189     3.259    genRst/rst_from_orGate
    SLICE_X213Y39        FDCE                                         f  genRst/timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.122     2.784    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[1]/C
                         clock pessimism             -0.383     2.401    
    SLICE_X213Y39        FDCE (Remov_fdce_C_CLR)     -0.069     2.332    genRst/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[2]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.426ns (47.852%)  route 0.464ns (52.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.862     2.369    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.767 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.275     3.042    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.028     3.070 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.189     3.259    genRst/rst_from_orGate
    SLICE_X213Y39        FDCE                                         f  genRst/timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.122     2.784    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[2]/C
                         clock pessimism             -0.383     2.401    
    SLICE_X213Y39        FDCE (Remov_fdce_C_CLR)     -0.069     2.332    genRst/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[3]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.426ns (47.852%)  route 0.464ns (52.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.862     2.369    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.767 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.275     3.042    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.028     3.070 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.189     3.259    genRst/rst_from_orGate
    SLICE_X213Y39        FDCE                                         f  genRst/timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.122     2.784    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y39        FDCE                                         r  genRst/timer_reg[3]/C
                         clock pessimism             -0.383     2.401    
    SLICE_X213Y39        FDCE (Remov_fdce_C_CLR)     -0.069     2.332    genRst/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[4]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.426ns (45.439%)  route 0.512ns (54.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.862     2.369    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.767 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.275     3.042    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.028     3.070 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.236     3.307    genRst/rst_from_orGate
    SLICE_X213Y40        FDCE                                         f  genRst/timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.123     2.785    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y40        FDCE                                         r  genRst/timer_reg[4]/C
                         clock pessimism             -0.383     2.402    
    SLICE_X213Y40        FDCE (Remov_fdce_C_CLR)     -0.069     2.333    genRst/timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[5]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.426ns (45.439%)  route 0.512ns (54.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.862     2.369    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.767 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.275     3.042    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.028     3.070 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.236     3.307    genRst/rst_from_orGate
    SLICE_X213Y40        FDCE                                         f  genRst/timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.123     2.785    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y40        FDCE                                         r  genRst/timer_reg[5]/C
                         clock pessimism             -0.383     2.402    
    SLICE_X213Y40        FDCE (Remov_fdce_C_CLR)     -0.069     2.333    genRst/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[6]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.426ns (45.439%)  route 0.512ns (54.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.862     2.369    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.767 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.275     3.042    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.028     3.070 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.236     3.307    genRst/rst_from_orGate
    SLICE_X213Y40        FDCE                                         f  genRst/timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.123     2.785    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y40        FDCE                                         r  genRst/timer_reg[6]/C
                         clock pessimism             -0.383     2.402    
    SLICE_X213Y40        FDCE (Remov_fdce_C_CLR)     -0.069     2.333    genRst/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[7]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.426ns (45.439%)  route 0.512ns (54.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.862     2.369    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.767 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.275     3.042    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.028     3.070 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.236     3.307    genRst/rst_from_orGate
    SLICE_X213Y40        FDCE                                         f  genRst/timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.123     2.785    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y40        FDCE                                         r  genRst/timer_reg[7]/C
                         clock pessimism             -0.383     2.402    
    SLICE_X213Y40        FDCE (Remov_fdce_C_CLR)     -0.069     2.333    genRst/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 genRst/rstGenSlr/CLK
                            (rising edge-triggered cell SRL16E clocked by USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            genRst/timer_reg[10]/PRE
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.426ns (43.250%)  route 0.559ns (56.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  userClockIbufgds/O
                         net (fo=1, routed)           1.087     1.481    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.507 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          0.862     2.369    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X216Y40        SRL16E                                       r  genRst/rstGenSlr/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y40        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.767 r  genRst/rstGenSlr/Q
                         net (fo=1, routed)           0.275     3.042    genRst/rst_powerup_b
    SLICE_X206Y40        LUT3 (Prop_lut3_I2_O)        0.028     3.070 f  genRst/RESET_O_i_2/O
                         net (fo=29, routed)          0.284     3.354    genRst/rst_from_orGate
    SLICE_X213Y41        FDPE                                         f  genRst/timer_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK_P
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  userClockIbufgds/O
                         net (fo=1, routed)           1.157     1.632    fabricClk_from_userClockIbufgds
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.662 r  fabricClk_from_userClockIbufgds_BUFG_inst/O
                         net (fo=32, routed)          1.123     2.785    genRst/fabricClk_from_userClockIbufgds_BUFG
    SLICE_X213Y41        FDPE                                         r  genRst/timer_reg[10]/C
                         clock pessimism             -0.383     2.402    
    SLICE_X213Y41        FDPE (Remov_fdpe_C_PRE)     -0.072     2.330    genRst/timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  1.024    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xlx_k7v7_tx_pll
  To Clock:  clk_out1_xlx_k7v7_tx_pll

Setup :            0  Failing Endpoints,  Worst Slack       23.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.212ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.302ns (20.483%)  route 1.172ns (79.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 30.898 - 24.999 ) 
    Source Clock Delay      (SCD):    7.135ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.990     7.135    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X204Y27        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y27        FDRE (Prop_fdre_C_Q)         0.259     7.394 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         0.389     7.782    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X204Y29        LUT2 (Prop_lut2_I1_O)        0.043     7.825 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.784     8.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X219Y25        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.850    30.898    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X219Y25        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              1.188    32.086    
                         clock uncertainty           -0.087    31.999    
    SLICE_X219Y25        FDPE (Recov_fdpe_C_PRE)     -0.178    31.821    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         31.821    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 23.212    

Slack (MET) :             23.212ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.302ns (20.483%)  route 1.172ns (79.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 30.898 - 24.999 ) 
    Source Clock Delay      (SCD):    7.135ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.990     7.135    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X204Y27        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y27        FDRE (Prop_fdre_C_Q)         0.259     7.394 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         0.389     7.782    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X204Y29        LUT2 (Prop_lut2_I1_O)        0.043     7.825 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.784     8.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X219Y25        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.850    30.898    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X219Y25        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              1.188    32.086    
                         clock uncertainty           -0.087    31.999    
    SLICE_X219Y25        FDPE (Recov_fdpe_C_PRE)     -0.178    31.821    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         31.821    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 23.212    

Slack (MET) :             23.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.259ns (19.014%)  route 1.103ns (80.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 30.903 - 24.999 ) 
    Source Clock Delay      (SCD):    7.135ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.990     7.135    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X204Y27        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y27        FDRE (Prop_fdre_C_Q)         0.259     7.394 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.103     8.497    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X206Y32        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.855    30.903    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X206Y32        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              1.188    32.091    
                         clock uncertainty           -0.087    32.004    
    SLICE_X206Y32        FDCE (Recov_fdce_C_CLR)     -0.212    31.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         31.792    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                 23.295    

Slack (MET) :             23.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.259ns (19.014%)  route 1.103ns (80.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 30.903 - 24.999 ) 
    Source Clock Delay      (SCD):    7.135ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.990     7.135    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X204Y27        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y27        FDRE (Prop_fdre_C_Q)         0.259     7.394 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.103     8.497    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X206Y32        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.855    30.903    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X206Y32        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              1.188    32.091    
                         clock uncertainty           -0.087    32.004    
    SLICE_X206Y32        FDCE (Recov_fdce_C_CLR)     -0.212    31.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         31.792    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                 23.295    

Slack (MET) :             23.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.259ns (19.507%)  route 1.069ns (80.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 30.904 - 24.999 ) 
    Source Clock Delay      (SCD):    7.135ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.990     7.135    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X204Y27        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y27        FDRE (Prop_fdre_C_Q)         0.259     7.394 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.069     8.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X207Y33        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.856    30.904    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X207Y33        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              1.188    32.092    
                         clock uncertainty           -0.087    32.005    
    SLICE_X207Y33        FDCE (Recov_fdce_C_CLR)     -0.212    31.793    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         31.793    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 23.331    

Slack (MET) :             23.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.259ns (19.507%)  route 1.069ns (80.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 30.904 - 24.999 ) 
    Source Clock Delay      (SCD):    7.135ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.990     7.135    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X204Y27        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y27        FDRE (Prop_fdre_C_Q)         0.259     7.394 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.069     8.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X207Y33        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.856    30.904    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X207Y33        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              1.188    32.092    
                         clock uncertainty           -0.087    32.005    
    SLICE_X207Y33        FDCE (Recov_fdce_C_CLR)     -0.212    31.793    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         31.793    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 23.331    

Slack (MET) :             23.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.259ns (20.401%)  route 1.011ns (79.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 30.899 - 24.999 ) 
    Source Clock Delay      (SCD):    7.135ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.990     7.135    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X204Y27        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y27        FDRE (Prop_fdre_C_Q)         0.259     7.394 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.011     8.404    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X206Y28        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.851    30.899    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X206Y28        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              1.188    32.087    
                         clock uncertainty           -0.087    32.000    
    SLICE_X206Y28        FDCE (Recov_fdce_C_CLR)     -0.212    31.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         31.788    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                 23.384    

Slack (MET) :             23.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.259ns (20.401%)  route 1.011ns (79.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 30.899 - 24.999 ) 
    Source Clock Delay      (SCD):    7.135ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.990     7.135    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X204Y27        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y27        FDRE (Prop_fdre_C_Q)         0.259     7.394 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.011     8.404    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X206Y28        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.851    30.899    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X206Y28        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              1.188    32.087    
                         clock uncertainty           -0.087    32.000    
    SLICE_X206Y28        FDCE (Recov_fdce_C_CLR)     -0.212    31.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         31.788    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                 23.384    

Slack (MET) :             23.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.259ns (20.401%)  route 1.011ns (79.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 30.899 - 24.999 ) 
    Source Clock Delay      (SCD):    7.135ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.990     7.135    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X204Y27        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y27        FDRE (Prop_fdre_C_Q)         0.259     7.394 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.011     8.404    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X206Y28        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.851    30.899    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X206Y28        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              1.188    32.087    
                         clock uncertainty           -0.087    32.000    
    SLICE_X206Y28        FDCE (Recov_fdce_C_CLR)     -0.212    31.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         31.788    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                 23.384    

Slack (MET) :             23.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.259ns (20.401%)  route 1.011ns (79.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 30.899 - 24.999 ) 
    Source Clock Delay      (SCD):    7.135ns
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.696     5.052    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.794     6.939    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.021     2.918 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.134     5.052    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.145 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.990     7.135    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X204Y27        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y27        FDRE (Prop_fdre_C_Q)         0.259     7.394 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         1.011     8.404    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X206Y28        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    AK7                                               0.000    24.999 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000    24.999    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000    24.999 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      1.418    26.417 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         2.547    28.965    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.632    30.680    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    26.956 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.009    28.965    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    29.048 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.851    30.899    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X206Y28        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              1.188    32.087    
                         clock uncertainty           -0.087    32.000    
    SLICE_X206Y28        FDCE (Recov_fdce_C_CLR)     -0.212    31.788    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         31.788    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                 23.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (38.996%)  route 0.156ns (61.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.850     2.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X215Y25        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y25        FDPE (Prop_fdpe_C_Q)         0.100     2.694 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156     2.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X216Y25        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.110     3.237    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X216Y25        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.611     2.626    
    SLICE_X216Y25        FDCE (Remov_fdce_C_CLR)     -0.050     2.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (38.996%)  route 0.156ns (61.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.850     2.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X215Y25        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y25        FDPE (Prop_fdpe_C_Q)         0.100     2.694 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156     2.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X216Y25        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.110     3.237    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X216Y25        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.611     2.626    
    SLICE_X216Y25        FDCE (Remov_fdce_C_CLR)     -0.050     2.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (38.996%)  route 0.156ns (61.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.850     2.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X215Y25        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y25        FDPE (Prop_fdpe_C_Q)         0.100     2.694 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156     2.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X216Y25        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.110     3.237    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X216Y25        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.611     2.626    
    SLICE_X216Y25        FDCE (Remov_fdce_C_CLR)     -0.050     2.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (38.996%)  route 0.156ns (61.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.850     2.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X215Y25        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y25        FDPE (Prop_fdpe_C_Q)         0.100     2.694 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.156     2.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X216Y25        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.110     3.237    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X216Y25        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.611     2.626    
    SLICE_X216Y25        FDCE (Remov_fdce_C_CLR)     -0.050     2.576    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.020%)  route 0.163ns (57.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.858     2.602    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X204Y38        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y38        FDPE (Prop_fdpe_C_Q)         0.118     2.720 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.163     2.882    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X204Y37        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.119     3.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/clk
    SLICE_X204Y37        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.632     2.614    
    SLICE_X204Y37        FDCE (Remov_fdce_C_CLR)     -0.050     2.564    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.020%)  route 0.163ns (57.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.858     2.602    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X204Y38        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y38        FDPE (Prop_fdpe_C_Q)         0.118     2.720 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.163     2.882    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X204Y37        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.119     3.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/clk
    SLICE_X204Y37        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.632     2.614    
    SLICE_X204Y37        FDCE (Remov_fdce_C_CLR)     -0.050     2.564    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.020%)  route 0.163ns (57.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.858     2.602    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X204Y38        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y38        FDPE (Prop_fdpe_C_Q)         0.118     2.720 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.163     2.882    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X204Y37        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.119     3.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/clk
    SLICE_X204Y37        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.632     2.614    
    SLICE_X204Y37        FDCE (Remov_fdce_C_CLR)     -0.050     2.564    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.020%)  route 0.163ns (57.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.858     2.602    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X204Y38        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y38        FDPE (Prop_fdpe_C_Q)         0.118     2.720 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.163     2.882    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X204Y37        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.119     3.246    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/clk
    SLICE_X204Y37        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.632     2.614    
    SLICE_X204Y37        FDCE (Remov_fdce_C_CLR)     -0.050     2.564    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.829%)  route 0.137ns (60.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.249ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.857     2.601    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X210Y36        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y36        FDPE (Prop_fdpe_C_Q)         0.091     2.692 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.137     2.829    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X210Y38        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.122     3.249    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X210Y38        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.632     2.617    
    SLICE_X210Y38        FDPE (Remov_fdpe_C_PRE)     -0.110     2.507    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.508%)  route 0.208ns (67.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.276     1.718    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.717     2.461    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.705     0.756 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.962     1.718    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.744 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        0.850     2.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X215Y25        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y25        FDPE (Prop_fdpe_C_Q)         0.100     2.694 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.208     2.901    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X216Y26        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    AK7                                               0.000     0.000 r  SMA_MGT_REFCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SMA_MGT_REFCLK_N
    AK7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SMA_MGT_REFCLK_N_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SMA_MGT_REFCLK_N_IBUF
    IBUFDS_GTE2_X1Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.732     0.732 r  smaMgtRefClkIbufdsGtxe2/O
                         net (fo=100, routed)         1.364     2.097    txPll/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.968     3.095    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.028     1.067 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.030     2.097    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.127 r  txPll/inst/clkout1_buf/O
                         net (fo=4412, routed)        1.111     3.238    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/clk
    SLICE_X216Y26        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.611     2.627    
    SLICE_X216Y26        FDCE (Remov_fdce_C_CLR)     -0.050     2.577    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.325    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.446ns (14.870%)  route 2.553ns (85.130%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 35.435 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.392     7.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X208Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.762 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.476     8.238    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X204Y29        LUT2 (Prop_lut2_I0_O)        0.043     8.281 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.951     9.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X206Y34        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.857    35.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X206Y34        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism              0.752    36.187    
                         clock uncertainty           -0.035    36.152    
    SLICE_X206Y34        FDCE (Recov_fdce_C_CLR)     -0.212    35.940    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         35.940    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 26.708    

Slack (MET) :             26.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.446ns (14.870%)  route 2.553ns (85.130%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 35.435 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.392     7.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X208Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.762 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.476     8.238    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X204Y29        LUT2 (Prop_lut2_I0_O)        0.043     8.281 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.951     9.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X206Y34        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.857    35.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X206Y34        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.752    36.187    
                         clock uncertainty           -0.035    36.152    
    SLICE_X206Y34        FDCE (Recov_fdce_C_CLR)     -0.212    35.940    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         35.940    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 26.708    

Slack (MET) :             26.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.446ns (14.870%)  route 2.553ns (85.130%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 35.435 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.392     7.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X208Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.762 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.476     8.238    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X204Y29        LUT2 (Prop_lut2_I0_O)        0.043     8.281 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.951     9.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X206Y34        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.857    35.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X206Y34        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.752    36.187    
                         clock uncertainty           -0.035    36.152    
    SLICE_X206Y34        FDCE (Recov_fdce_C_CLR)     -0.212    35.940    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         35.940    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 26.708    

Slack (MET) :             26.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.446ns (14.870%)  route 2.553ns (85.130%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 35.435 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.392     7.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X208Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.762 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.476     8.238    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X204Y29        LUT2 (Prop_lut2_I0_O)        0.043     8.281 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.951     9.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X206Y34        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.857    35.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X206Y34        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism              0.752    36.187    
                         clock uncertainty           -0.035    36.152    
    SLICE_X206Y34        FDCE (Recov_fdce_C_CLR)     -0.212    35.940    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         35.940    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 26.708    

Slack (MET) :             26.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.446ns (14.870%)  route 2.553ns (85.130%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 35.435 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.392     7.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X208Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.762 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.476     8.238    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X204Y29        LUT2 (Prop_lut2_I0_O)        0.043     8.281 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.951     9.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X206Y34        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.857    35.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X206Y34        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                         clock pessimism              0.752    36.187    
                         clock uncertainty           -0.035    36.152    
    SLICE_X206Y34        FDCE (Recov_fdce_C_CLR)     -0.212    35.940    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         35.940    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 26.708    

Slack (MET) :             26.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.446ns (14.870%)  route 2.553ns (85.130%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 35.435 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.392     7.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X208Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.762 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.476     8.238    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X204Y29        LUT2 (Prop_lut2_I0_O)        0.043     8.281 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.951     9.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X206Y34        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.857    35.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X206Y34        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C
                         clock pessimism              0.752    36.187    
                         clock uncertainty           -0.035    36.152    
    SLICE_X206Y34        FDCE (Recov_fdce_C_CLR)     -0.212    35.940    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         35.940    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 26.708    

Slack (MET) :             26.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.446ns (14.870%)  route 2.553ns (85.130%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 35.435 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.392     7.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X208Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.762 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.476     8.238    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X204Y29        LUT2 (Prop_lut2_I0_O)        0.043     8.281 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.951     9.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X206Y34        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.857    35.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X206Y34        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/C
                         clock pessimism              0.752    36.187    
                         clock uncertainty           -0.035    36.152    
    SLICE_X206Y34        FDCE (Recov_fdce_C_CLR)     -0.212    35.940    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         35.940    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 26.708    

Slack (MET) :             26.708ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.446ns (14.870%)  route 2.553ns (85.130%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 35.435 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.392     7.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X208Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.762 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.476     8.238    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X204Y29        LUT2 (Prop_lut2_I0_O)        0.043     8.281 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.951     9.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X206Y34        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.857    35.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X206Y34        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C
                         clock pessimism              0.752    36.187    
                         clock uncertainty           -0.035    36.152    
    SLICE_X206Y34        FDCE (Recov_fdce_C_CLR)     -0.212    35.940    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         35.940    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 26.708    

Slack (MET) :             26.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.446ns (15.226%)  route 2.483ns (84.774%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 35.428 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.392     7.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X208Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.762 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.476     8.238    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X204Y29        LUT2 (Prop_lut2_I0_O)        0.043     8.281 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.881     9.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X218Y24        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.850    35.428    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X218Y24        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.752    36.180    
                         clock uncertainty           -0.035    36.145    
    SLICE_X218Y24        FDPE (Recov_fdpe_C_PRE)     -0.178    35.967    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         35.967    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 26.805    

Slack (MET) :             26.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.446ns (15.226%)  route 2.483ns (84.774%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 35.428 - 30.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.752ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.145     4.145    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.238 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.994     6.232    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X212Y29        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y29        FDCE (Prop_fdce_C_Q)         0.236     6.468 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/Q
                         net (fo=3, routed)           0.734     7.202    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCOMMAND_GRP[1]
    SLICE_X212Y29        LUT6 (Prop_lut6_I0_O)        0.124     7.326 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.392     7.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X208Y29        LUT6 (Prop_lut6_I0_O)        0.043     7.762 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.476     8.238    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X204Y29        LUT2 (Prop_lut2_I0_O)        0.043     8.281 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.881     9.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X218Y24        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.495    33.495    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    33.578 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.850    35.428    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X218Y24        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.752    36.180    
                         clock uncertainty           -0.035    36.145    
    SLICE_X218Y24        FDPE (Recov_fdpe_C_PRE)     -0.178    35.967    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         35.967    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                 26.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.293%)  route 0.129ns (58.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.850     3.106    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X218Y24        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y24        FDPE (Prop_fdpe_C_Q)         0.091     3.197 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.129     3.327    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X217Y23        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.111     3.762    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X217Y23        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.644     3.118    
    SLICE_X217Y23        FDPE (Remov_fdpe_C_PRE)     -0.110     3.008    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.611%)  route 0.189ns (65.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.857     3.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X206Y37        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y37        FDPE (Prop_fdpe_C_Q)         0.100     3.213 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.189     3.402    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X205Y36        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.118     3.769    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X205Y36        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.623     3.146    
    SLICE_X205Y36        FDCE (Remov_fdce_C_CLR)     -0.069     3.077    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.611%)  route 0.189ns (65.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.857     3.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X206Y37        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y37        FDPE (Prop_fdpe_C_Q)         0.100     3.213 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.189     3.402    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X205Y36        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.118     3.769    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X205Y36        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.623     3.146    
    SLICE_X205Y36        FDCE (Remov_fdce_C_CLR)     -0.069     3.077    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.611%)  route 0.189ns (65.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    3.113ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.857     3.113    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X206Y37        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y37        FDPE (Prop_fdpe_C_Q)         0.100     3.213 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.189     3.402    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X205Y36        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.118     3.769    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X205Y36        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.623     3.146    
    SLICE_X205Y36        FDCE (Remov_fdce_C_CLR)     -0.069     3.077    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.281%)  route 0.192ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.850     3.106    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X217Y24        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y24        FDPE (Prop_fdpe_C_Q)         0.100     3.206 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.192     3.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X217Y26        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.111     3.762    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/idrck
    SLICE_X217Y26        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.623     3.139    
    SLICE_X217Y26        FDCE (Remov_fdce_C_CLR)     -0.069     3.070    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.281%)  route 0.192ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.850     3.106    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X217Y24        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y24        FDPE (Prop_fdpe_C_Q)         0.100     3.206 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.192     3.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X217Y26        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.111     3.762    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/idrck
    SLICE_X217Y26        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.623     3.139    
    SLICE_X217Y26        FDCE (Remov_fdce_C_CLR)     -0.069     3.070    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.281%)  route 0.192ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.850     3.106    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X217Y24        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y24        FDPE (Prop_fdpe_C_Q)         0.100     3.206 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.192     3.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X217Y26        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.111     3.762    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X217Y26        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.623     3.139    
    SLICE_X217Y26        FDCE (Remov_fdce_C_CLR)     -0.069     3.070    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.281%)  route 0.192ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.850     3.106    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X217Y24        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y24        FDPE (Prop_fdpe_C_Q)         0.100     3.206 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.192     3.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X217Y26        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.111     3.762    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X217Y26        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.623     3.139    
    SLICE_X217Y26        FDCE (Remov_fdce_C_CLR)     -0.069     3.070    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.281%)  route 0.192ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.850     3.106    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X217Y24        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y24        FDPE (Prop_fdpe_C_Q)         0.100     3.206 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.192     3.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X217Y26        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.111     3.762    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X217Y26        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.623     3.139    
    SLICE_X217Y26        FDCE (Remov_fdce_C_CLR)     -0.069     3.070    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.281%)  route 0.192ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.230     2.230    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.256 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.850     3.106    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X217Y24        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y24        FDPE (Prop_fdpe_C_Q)         0.100     3.206 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.192     3.398    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X217Y26        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.621     2.621    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.651 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.111     3.762    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X217Y26        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.623     3.139    
    SLICE_X217Y26        FDCE (Remov_fdce_C_CLR)     -0.069     3.070    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  0.328    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.631ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.244ns  (logic 1.657ns (13.534%)  route 10.587ns (86.466%))
  Logic Levels:           20  (FDCE=1 LUT2=1 LUT4=6 LUT5=4 LUT6=8)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y56        FDCE                         0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
    SLICE_X218Y56        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/Q
                         net (fo=7, routed)           0.642     0.865    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/rxFrame_from_rxGearbox[25]
    SLICE_X218Y56        LUT4 (Prop_lut4_I3_O)        0.049     0.914 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238/O
                         net (fo=4, routed)           0.447     1.362    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238_n_0
    SLICE_X218Y58        LUT5 (Prop_lut5_I4_O)        0.136     1.498 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212/O
                         net (fo=1, routed)           0.448     1.946    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212_n_0
    SLICE_X217Y59        LUT5 (Prop_lut5_I0_O)        0.043     1.989 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_154/O
                         net (fo=19, routed)          0.759     2.748    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes[3]
    SLICE_X218Y66        LUT4 (Prop_lut4_I1_O)        0.051     2.799 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199/O
                         net (fo=20, routed)          0.536     3.335    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199_n_0
    SLICE_X216Y63        LUT6 (Prop_lut6_I5_O)        0.136     3.471 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300/O
                         net (fo=1, routed)           0.341     3.812    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300_n_0
    SLICE_X217Y63        LUT6 (Prop_lut6_I2_O)        0.043     3.855 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243/O
                         net (fo=18, routed)          0.620     4.475    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243_n_0
    SLICE_X215Y65        LUT4 (Prop_lut4_I2_O)        0.051     4.526 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181/O
                         net (fo=2, routed)           0.448     4.975    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181_n_0
    SLICE_X216Y65        LUT6 (Prop_lut6_I5_O)        0.136     5.111 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127/O
                         net (fo=7, routed)           0.553     5.664    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127_n_0
    SLICE_X216Y67        LUT5 (Prop_lut5_I1_O)        0.043     5.707 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124/O
                         net (fo=1, routed)           0.349     6.055    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124_n_0
    SLICE_X217Y67        LUT6 (Prop_lut6_I2_O)        0.043     6.098 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69/O
                         net (fo=31, routed)          0.720     6.818    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69_n_0
    SLICE_X220Y70        LUT4 (Prop_lut4_I3_O)        0.053     6.871 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21/O
                         net (fo=2, routed)           0.562     7.433    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21_n_0
    SLICE_X220Y71        LUT6 (Prop_lut6_I1_O)        0.138     7.571 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54/O
                         net (fo=9, routed)           0.636     8.207    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54_n_0
    SLICE_X219Y74        LUT5 (Prop_lut5_I2_O)        0.043     8.250 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_47/O
                         net (fo=1, routed)           0.312     8.562    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_47_n_0
    SLICE_X219Y73        LUT6 (Prop_lut6_I3_O)        0.043     8.605 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_13/O
                         net (fo=3, routed)           0.533     9.139    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_13_n_0
    SLICE_X215Y72        LUT6 (Prop_lut6_I0_O)        0.043     9.182 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_7/O
                         net (fo=18, routed)          1.026    10.208    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_7_n_0
    SLICE_X210Y61        LUT4 (Prop_lut4_I0_O)        0.051    10.259 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_9__0/O
                         net (fo=3, routed)           0.336    10.595    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_9__0_n_0
    SLICE_X210Y60        LUT6 (Prop_lut6_I4_O)        0.136    10.731 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_5__0/O
                         net (fo=4, routed)           0.449    11.180    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_5__0_n_0
    SLICE_X210Y59        LUT2 (Prop_lut2_I1_O)        0.049    11.229 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[9]_i_2/O
                         net (fo=4, routed)           0.581    11.809    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O_reg[9]_1
    SLICE_X214Y59        LUT4 (Prop_lut4_I2_O)        0.147    11.956 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[9]_i_1__6/O
                         net (fo=1, routed)           0.287    12.244    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[9]
    SLICE_X214Y57        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X214Y57        FDCE (Setup_fdce_C_D)       -0.125    19.875    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[9]
  -------------------------------------------------------------------
                         required time                         19.875    
                         arrival time                         -12.244    
  -------------------------------------------------------------------
                         slack                                  7.631    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.170ns  (logic 1.559ns (12.811%)  route 10.611ns (87.189%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=6 LUT5=4 LUT6=8)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y56        FDCE                         0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
    SLICE_X218Y56        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/Q
                         net (fo=7, routed)           0.642     0.865    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/rxFrame_from_rxGearbox[25]
    SLICE_X218Y56        LUT4 (Prop_lut4_I3_O)        0.049     0.914 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238/O
                         net (fo=4, routed)           0.447     1.362    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238_n_0
    SLICE_X218Y58        LUT5 (Prop_lut5_I4_O)        0.136     1.498 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212/O
                         net (fo=1, routed)           0.448     1.946    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212_n_0
    SLICE_X217Y59        LUT5 (Prop_lut5_I0_O)        0.043     1.989 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_154/O
                         net (fo=19, routed)          0.759     2.748    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes[3]
    SLICE_X218Y66        LUT4 (Prop_lut4_I1_O)        0.051     2.799 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199/O
                         net (fo=20, routed)          0.536     3.335    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199_n_0
    SLICE_X216Y63        LUT6 (Prop_lut6_I5_O)        0.136     3.471 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300/O
                         net (fo=1, routed)           0.341     3.812    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300_n_0
    SLICE_X217Y63        LUT6 (Prop_lut6_I2_O)        0.043     3.855 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243/O
                         net (fo=18, routed)          0.620     4.475    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243_n_0
    SLICE_X215Y65        LUT4 (Prop_lut4_I2_O)        0.051     4.526 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181/O
                         net (fo=2, routed)           0.448     4.975    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181_n_0
    SLICE_X216Y65        LUT6 (Prop_lut6_I5_O)        0.136     5.111 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127/O
                         net (fo=7, routed)           0.553     5.664    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127_n_0
    SLICE_X216Y67        LUT5 (Prop_lut5_I1_O)        0.043     5.707 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124/O
                         net (fo=1, routed)           0.349     6.055    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124_n_0
    SLICE_X217Y67        LUT6 (Prop_lut6_I2_O)        0.043     6.098 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69/O
                         net (fo=31, routed)          0.720     6.818    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69_n_0
    SLICE_X220Y70        LUT4 (Prop_lut4_I3_O)        0.053     6.871 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21/O
                         net (fo=2, routed)           0.562     7.433    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21_n_0
    SLICE_X220Y71        LUT6 (Prop_lut6_I1_O)        0.138     7.571 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54/O
                         net (fo=9, routed)           0.391     7.962    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54_n_0
    SLICE_X218Y74        LUT3 (Prop_lut3_I2_O)        0.043     8.005 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_33/O
                         net (fo=2, routed)           0.656     8.661    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_33_n_0
    SLICE_X218Y73        LUT6 (Prop_lut6_I0_O)        0.043     8.704 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_10/O
                         net (fo=1, routed)           0.547     9.251    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_10_n_0
    SLICE_X215Y72        LUT6 (Prop_lut6_I2_O)        0.043     9.294 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_4/O
                         net (fo=18, routed)          0.804    10.098    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_4_n_0
    SLICE_X212Y61        LUT4 (Prop_lut4_I2_O)        0.043    10.141 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[19]_i_5__0/O
                         net (fo=6, routed)           0.467    10.608    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[19]_i_5__0_n_0
    SLICE_X210Y61        LUT6 (Prop_lut6_I0_O)        0.043    10.651 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[11]_i_3/O
                         net (fo=3, routed)           0.418    11.068    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[11]_i_3_n_0
    SLICE_X210Y58        LUT5 (Prop_lut5_I2_O)        0.052    11.120 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[11]_i_2__0/O
                         net (fo=6, routed)           0.597    11.717    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister_reg[11]
    SLICE_X214Y60        LUT4 (Prop_lut4_I2_O)        0.147    11.864 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[11]_i_1__5/O
                         net (fo=1, routed)           0.306    12.170    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[11]
    SLICE_X214Y61        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X214Y61        FDCE (Setup_fdce_C_D)       -0.116    19.884    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[11]
  -------------------------------------------------------------------
                         required time                         19.884    
                         arrival time                         -12.170    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.806ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.071ns  (logic 2.087ns (17.290%)  route 9.984ns (82.710%))
  Logic Levels:           20  (FDCE=1 LUT2=1 LUT3=2 LUT4=6 LUT5=2 LUT6=8)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y63        FDCE                         0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[9]/C
    SLICE_X212Y63        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[9]/Q
                         net (fo=8, routed)           0.676     0.935    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/Q[3]
    SLICE_X206Y64        LUT2 (Prop_lut2_I1_O)        0.054     0.989 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_334/O
                         net (fo=2, routed)           0.442     1.431    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_334_n_0
    SLICE_X207Y63        LUT6 (Prop_lut6_I5_O)        0.137     1.568 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_272/O
                         net (fo=1, routed)           0.371     1.939    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_272_n_0
    SLICE_X208Y65        LUT6 (Prop_lut6_I0_O)        0.043     1.982 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_204/O
                         net (fo=19, routed)          0.785     2.767    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/decoder/gbtFrame_gen.reedSolomonDecoder60to119/s2_from_syndromes[0]
    SLICE_X205Y69        LUT4 (Prop_lut4_I0_O)        0.051     2.818 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_219/O
                         net (fo=21, routed)          0.557     3.375    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_219_n_0
    SLICE_X205Y71        LUT6 (Prop_lut6_I3_O)        0.136     3.511 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_307/O
                         net (fo=1, routed)           0.439     3.950    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_307_n_0
    SLICE_X205Y72        LUT6 (Prop_lut6_I0_O)        0.043     3.993 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_237/O
                         net (fo=19, routed)          0.710     4.703    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_237_n_0
    SLICE_X212Y72        LUT4 (Prop_lut4_I0_O)        0.047     4.750 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_201/O
                         net (fo=3, routed)           0.322     5.071    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_201_n_0
    SLICE_X210Y72        LUT4 (Prop_lut4_I3_O)        0.143     5.214 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_207/O
                         net (fo=7, routed)           0.361     5.576    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_207_n_0
    SLICE_X210Y70        LUT4 (Prop_lut4_I2_O)        0.142     5.718 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_130/O
                         net (fo=13, routed)          0.565     6.282    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_130_n_0
    SLICE_X214Y69        LUT3 (Prop_lut3_I2_O)        0.145     6.427 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_95/O
                         net (fo=10, routed)          0.690     7.118    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_95_n_0
    SLICE_X209Y69        LUT4 (Prop_lut4_I0_O)        0.144     7.262 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_102/O
                         net (fo=2, routed)           0.461     7.722    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_102_n_0
    SLICE_X212Y69        LUT6 (Prop_lut6_I2_O)        0.136     7.858 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_80/O
                         net (fo=4, routed)           0.538     8.396    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_80_n_0
    SLICE_X212Y67        LUT6 (Prop_lut6_I1_O)        0.043     8.439 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_69/O
                         net (fo=1, routed)           0.316     8.755    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_69_n_0
    SLICE_X210Y67        LUT6 (Prop_lut6_I2_O)        0.043     8.798 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_27/O
                         net (fo=3, routed)           0.328     9.126    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_27_n_0
    SLICE_X210Y68        LUT5 (Prop_lut5_I4_O)        0.052     9.178 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_13/O
                         net (fo=13, routed)          0.637     9.815    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_13_n_0
    SLICE_X204Y67        LUT4 (Prop_lut4_I0_O)        0.140     9.955 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_21/O
                         net (fo=3, routed)           0.334    10.290    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_21_n_0
    SLICE_X204Y66        LUT6 (Prop_lut6_I4_O)        0.134    10.424 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_9/O
                         net (fo=4, routed)           0.484    10.908    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_9_n_0
    SLICE_X203Y65        LUT5 (Prop_lut5_I3_O)        0.049    10.957 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[19]_i_4/O
                         net (fo=7, routed)           0.680    11.636    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister_reg[16]
    SLICE_X205Y62        LUT3 (Prop_lut3_I2_O)        0.146    11.782 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[5]_i_1__3/O
                         net (fo=1, routed)           0.288    12.071    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[5]
    SLICE_X206Y62        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X206Y62        FDCE (Setup_fdce_C_D)       -0.123    19.877    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[5]
  -------------------------------------------------------------------
                         required time                         19.877    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  7.806    

Slack (MET) :             7.810ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[19]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.224ns  (logic 1.647ns (13.473%)  route 10.577ns (86.527%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=5 LUT5=5 LUT6=8)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y56        FDCE                         0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
    SLICE_X218Y56        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/Q
                         net (fo=7, routed)           0.642     0.865    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/rxFrame_from_rxGearbox[25]
    SLICE_X218Y56        LUT4 (Prop_lut4_I3_O)        0.049     0.914 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238/O
                         net (fo=4, routed)           0.447     1.362    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238_n_0
    SLICE_X218Y58        LUT5 (Prop_lut5_I4_O)        0.136     1.498 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212/O
                         net (fo=1, routed)           0.448     1.946    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212_n_0
    SLICE_X217Y59        LUT5 (Prop_lut5_I0_O)        0.043     1.989 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_154/O
                         net (fo=19, routed)          0.759     2.748    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes[3]
    SLICE_X218Y66        LUT4 (Prop_lut4_I1_O)        0.051     2.799 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199/O
                         net (fo=20, routed)          0.536     3.335    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199_n_0
    SLICE_X216Y63        LUT6 (Prop_lut6_I5_O)        0.136     3.471 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300/O
                         net (fo=1, routed)           0.341     3.812    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300_n_0
    SLICE_X217Y63        LUT6 (Prop_lut6_I2_O)        0.043     3.855 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243/O
                         net (fo=18, routed)          0.620     4.475    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243_n_0
    SLICE_X215Y65        LUT4 (Prop_lut4_I2_O)        0.051     4.526 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181/O
                         net (fo=2, routed)           0.448     4.975    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181_n_0
    SLICE_X216Y65        LUT6 (Prop_lut6_I5_O)        0.136     5.111 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127/O
                         net (fo=7, routed)           0.553     5.664    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127_n_0
    SLICE_X216Y67        LUT5 (Prop_lut5_I1_O)        0.043     5.707 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124/O
                         net (fo=1, routed)           0.349     6.055    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124_n_0
    SLICE_X217Y67        LUT6 (Prop_lut6_I2_O)        0.043     6.098 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69/O
                         net (fo=31, routed)          0.720     6.818    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69_n_0
    SLICE_X220Y70        LUT4 (Prop_lut4_I3_O)        0.053     6.871 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21/O
                         net (fo=2, routed)           0.562     7.433    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21_n_0
    SLICE_X220Y71        LUT6 (Prop_lut6_I1_O)        0.138     7.571 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54/O
                         net (fo=9, routed)           0.636     8.207    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54_n_0
    SLICE_X219Y74        LUT5 (Prop_lut5_I2_O)        0.043     8.250 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_47/O
                         net (fo=1, routed)           0.312     8.562    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_47_n_0
    SLICE_X219Y73        LUT6 (Prop_lut6_I3_O)        0.043     8.605 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_13/O
                         net (fo=3, routed)           0.533     9.139    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_13_n_0
    SLICE_X215Y72        LUT6 (Prop_lut6_I0_O)        0.043     9.182 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_7/O
                         net (fo=18, routed)          0.851    10.033    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_7_n_0
    SLICE_X214Y61        LUT4 (Prop_lut4_I1_O)        0.049    10.082 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[10]_i_3/O
                         net (fo=29, routed)          0.906    10.987    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O_reg[9]_0
    SLICE_X212Y60        LUT6 (Prop_lut6_I0_O)        0.136    11.123 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[16]_i_2/O
                         net (fo=5, routed)           0.370    11.493    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[16]_i_2_n_0
    SLICE_X213Y58        LUT3 (Prop_lut3_I0_O)        0.053    11.546 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[0]_i_1__6/O
                         net (fo=3, routed)           0.543    12.089    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/rxCommonFrame_from_decoder[21]
    SLICE_X209Y59        LUT5 (Prop_lut5_I4_O)        0.135    12.224 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[19]_i_1__0/O
                         net (fo=1, routed)           0.000    12.224    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/gbLatOpt40b_gen.reg2_reg[7][7]
    SLICE_X209Y59        FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X209Y59        FDRE (Setup_fdre_C_D)        0.034    20.034    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[19]
  -------------------------------------------------------------------
                         required time                         20.034    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                  7.810    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[12]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.040ns  (logic 1.455ns (12.085%)  route 10.585ns (87.915%))
  Logic Levels:           20  (FDCE=1 LUT3=2 LUT4=5 LUT5=4 LUT6=8)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y56        FDCE                         0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
    SLICE_X218Y56        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/Q
                         net (fo=7, routed)           0.642     0.865    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/rxFrame_from_rxGearbox[25]
    SLICE_X218Y56        LUT4 (Prop_lut4_I3_O)        0.049     0.914 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238/O
                         net (fo=4, routed)           0.447     1.362    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238_n_0
    SLICE_X218Y58        LUT5 (Prop_lut5_I4_O)        0.136     1.498 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212/O
                         net (fo=1, routed)           0.448     1.946    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212_n_0
    SLICE_X217Y59        LUT5 (Prop_lut5_I0_O)        0.043     1.989 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_154/O
                         net (fo=19, routed)          0.759     2.748    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes[3]
    SLICE_X218Y66        LUT4 (Prop_lut4_I1_O)        0.051     2.799 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199/O
                         net (fo=20, routed)          0.536     3.335    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199_n_0
    SLICE_X216Y63        LUT6 (Prop_lut6_I5_O)        0.136     3.471 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300/O
                         net (fo=1, routed)           0.341     3.812    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300_n_0
    SLICE_X217Y63        LUT6 (Prop_lut6_I2_O)        0.043     3.855 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243/O
                         net (fo=18, routed)          0.620     4.475    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243_n_0
    SLICE_X215Y65        LUT4 (Prop_lut4_I2_O)        0.051     4.526 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181/O
                         net (fo=2, routed)           0.448     4.975    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181_n_0
    SLICE_X216Y65        LUT6 (Prop_lut6_I5_O)        0.136     5.111 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127/O
                         net (fo=7, routed)           0.553     5.664    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127_n_0
    SLICE_X216Y67        LUT5 (Prop_lut5_I1_O)        0.043     5.707 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124/O
                         net (fo=1, routed)           0.349     6.055    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124_n_0
    SLICE_X217Y67        LUT6 (Prop_lut6_I2_O)        0.043     6.098 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69/O
                         net (fo=31, routed)          0.720     6.818    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69_n_0
    SLICE_X220Y70        LUT4 (Prop_lut4_I3_O)        0.053     6.871 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21/O
                         net (fo=2, routed)           0.562     7.433    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21_n_0
    SLICE_X220Y71        LUT6 (Prop_lut6_I1_O)        0.138     7.571 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54/O
                         net (fo=9, routed)           0.391     7.962    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54_n_0
    SLICE_X218Y74        LUT3 (Prop_lut3_I2_O)        0.043     8.005 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_33/O
                         net (fo=2, routed)           0.656     8.661    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_33_n_0
    SLICE_X218Y73        LUT6 (Prop_lut6_I0_O)        0.043     8.704 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_10/O
                         net (fo=1, routed)           0.547     9.251    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_10_n_0
    SLICE_X215Y72        LUT6 (Prop_lut6_I2_O)        0.043     9.294 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_4/O
                         net (fo=18, routed)          0.804    10.098    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_4_n_0
    SLICE_X212Y61        LUT4 (Prop_lut4_I2_O)        0.043    10.141 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[19]_i_5__0/O
                         net (fo=6, routed)           0.467    10.608    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[19]_i_5__0_n_0
    SLICE_X210Y61        LUT6 (Prop_lut6_I0_O)        0.043    10.651 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[11]_i_3/O
                         net (fo=3, routed)           0.418    11.068    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[11]_i_3_n_0
    SLICE_X210Y58        LUT5 (Prop_lut5_I0_O)        0.043    11.111 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[7]_i_2__0/O
                         net (fo=4, routed)           0.656    11.767    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister_reg[7]
    SLICE_X214Y59        LUT3 (Prop_lut3_I2_O)        0.052    11.819 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[12]_i_1__5/O
                         net (fo=1, routed)           0.220    12.040    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[12]
    SLICE_X214Y59        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X214Y59        FDCE (Setup_fdce_C_D)       -0.124    19.876    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[12]
  -------------------------------------------------------------------
                         required time                         19.876    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  7.836    

Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.017ns  (logic 1.554ns (12.932%)  route 10.463ns (87.068%))
  Logic Levels:           20  (FDCE=1 LUT3=2 LUT4=5 LUT5=4 LUT6=8)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y56        FDCE                         0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
    SLICE_X218Y56        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/Q
                         net (fo=7, routed)           0.642     0.865    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/rxFrame_from_rxGearbox[25]
    SLICE_X218Y56        LUT4 (Prop_lut4_I3_O)        0.049     0.914 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238/O
                         net (fo=4, routed)           0.447     1.362    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238_n_0
    SLICE_X218Y58        LUT5 (Prop_lut5_I4_O)        0.136     1.498 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212/O
                         net (fo=1, routed)           0.448     1.946    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212_n_0
    SLICE_X217Y59        LUT5 (Prop_lut5_I0_O)        0.043     1.989 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_154/O
                         net (fo=19, routed)          0.759     2.748    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes[3]
    SLICE_X218Y66        LUT4 (Prop_lut4_I1_O)        0.051     2.799 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199/O
                         net (fo=20, routed)          0.536     3.335    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199_n_0
    SLICE_X216Y63        LUT6 (Prop_lut6_I5_O)        0.136     3.471 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300/O
                         net (fo=1, routed)           0.341     3.812    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300_n_0
    SLICE_X217Y63        LUT6 (Prop_lut6_I2_O)        0.043     3.855 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243/O
                         net (fo=18, routed)          0.620     4.475    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243_n_0
    SLICE_X215Y65        LUT4 (Prop_lut4_I2_O)        0.051     4.526 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181/O
                         net (fo=2, routed)           0.448     4.975    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181_n_0
    SLICE_X216Y65        LUT6 (Prop_lut6_I5_O)        0.136     5.111 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127/O
                         net (fo=7, routed)           0.553     5.664    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127_n_0
    SLICE_X216Y67        LUT5 (Prop_lut5_I1_O)        0.043     5.707 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124/O
                         net (fo=1, routed)           0.349     6.055    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124_n_0
    SLICE_X217Y67        LUT6 (Prop_lut6_I2_O)        0.043     6.098 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69/O
                         net (fo=31, routed)          0.720     6.818    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69_n_0
    SLICE_X220Y70        LUT4 (Prop_lut4_I3_O)        0.053     6.871 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21/O
                         net (fo=2, routed)           0.562     7.433    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21_n_0
    SLICE_X220Y71        LUT6 (Prop_lut6_I1_O)        0.138     7.571 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54/O
                         net (fo=9, routed)           0.636     8.207    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54_n_0
    SLICE_X219Y74        LUT5 (Prop_lut5_I2_O)        0.043     8.250 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_47/O
                         net (fo=1, routed)           0.312     8.562    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_47_n_0
    SLICE_X219Y73        LUT6 (Prop_lut6_I3_O)        0.043     8.605 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_13/O
                         net (fo=3, routed)           0.533     9.139    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_13_n_0
    SLICE_X215Y72        LUT6 (Prop_lut6_I0_O)        0.043     9.182 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_7/O
                         net (fo=18, routed)          1.026    10.208    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_7_n_0
    SLICE_X210Y61        LUT4 (Prop_lut4_I0_O)        0.051    10.259 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_9__0/O
                         net (fo=3, routed)           0.336    10.595    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_9__0_n_0
    SLICE_X210Y60        LUT6 (Prop_lut6_I4_O)        0.136    10.731 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_5__0/O
                         net (fo=4, routed)           0.449    11.180    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_5__0_n_0
    SLICE_X210Y59        LUT3 (Prop_lut3_I1_O)        0.043    11.223 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[17]_i_2__1/O
                         net (fo=6, routed)           0.462    11.685    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister_reg[17]_0
    SLICE_X210Y58        LUT3 (Prop_lut3_I2_O)        0.050    11.735 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[1]_i_1__5/O
                         net (fo=1, routed)           0.282    12.017    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[1]
    SLICE_X210Y59        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X210Y59        FDCE (Setup_fdce_C_D)       -0.120    19.880    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[1]
  -------------------------------------------------------------------
                         required time                         19.880    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                  7.863    

Slack (MET) :             7.883ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.007ns  (logic 1.506ns (12.543%)  route 10.501ns (87.457%))
  Logic Levels:           19  (FDCE=1 LUT3=1 LUT4=5 LUT5=5 LUT6=7)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y56        FDCE                         0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
    SLICE_X218Y56        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/Q
                         net (fo=7, routed)           0.642     0.865    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/rxFrame_from_rxGearbox[25]
    SLICE_X218Y56        LUT4 (Prop_lut4_I3_O)        0.049     0.914 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238/O
                         net (fo=4, routed)           0.447     1.362    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238_n_0
    SLICE_X218Y58        LUT5 (Prop_lut5_I4_O)        0.136     1.498 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212/O
                         net (fo=1, routed)           0.448     1.946    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212_n_0
    SLICE_X217Y59        LUT5 (Prop_lut5_I0_O)        0.043     1.989 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_154/O
                         net (fo=19, routed)          0.759     2.748    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes[3]
    SLICE_X218Y66        LUT4 (Prop_lut4_I1_O)        0.051     2.799 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199/O
                         net (fo=20, routed)          0.536     3.335    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199_n_0
    SLICE_X216Y63        LUT6 (Prop_lut6_I5_O)        0.136     3.471 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300/O
                         net (fo=1, routed)           0.341     3.812    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300_n_0
    SLICE_X217Y63        LUT6 (Prop_lut6_I2_O)        0.043     3.855 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243/O
                         net (fo=18, routed)          0.620     4.475    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243_n_0
    SLICE_X215Y65        LUT4 (Prop_lut4_I2_O)        0.051     4.526 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181/O
                         net (fo=2, routed)           0.448     4.975    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181_n_0
    SLICE_X216Y65        LUT6 (Prop_lut6_I5_O)        0.136     5.111 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127/O
                         net (fo=7, routed)           0.553     5.664    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127_n_0
    SLICE_X216Y67        LUT5 (Prop_lut5_I1_O)        0.043     5.707 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124/O
                         net (fo=1, routed)           0.349     6.055    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124_n_0
    SLICE_X217Y67        LUT6 (Prop_lut6_I2_O)        0.043     6.098 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69/O
                         net (fo=31, routed)          0.720     6.818    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69_n_0
    SLICE_X220Y70        LUT4 (Prop_lut4_I3_O)        0.053     6.871 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21/O
                         net (fo=2, routed)           0.562     7.433    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21_n_0
    SLICE_X220Y71        LUT6 (Prop_lut6_I1_O)        0.138     7.571 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54/O
                         net (fo=9, routed)           0.636     8.207    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54_n_0
    SLICE_X219Y74        LUT5 (Prop_lut5_I2_O)        0.043     8.250 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_47/O
                         net (fo=1, routed)           0.312     8.562    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_47_n_0
    SLICE_X219Y73        LUT6 (Prop_lut6_I3_O)        0.043     8.605 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_13/O
                         net (fo=3, routed)           0.533     9.139    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_13_n_0
    SLICE_X215Y72        LUT6 (Prop_lut6_I0_O)        0.043     9.182 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_7/O
                         net (fo=18, routed)          0.851    10.033    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_7_n_0
    SLICE_X214Y61        LUT4 (Prop_lut4_I1_O)        0.049    10.082 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[10]_i_3/O
                         net (fo=29, routed)          0.889    10.971    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O_reg[9]_0
    SLICE_X210Y60        LUT5 (Prop_lut5_I0_O)        0.136    11.107 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_2/O
                         net (fo=6, routed)           0.650    11.757    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister_reg[6]
    SLICE_X212Y57        LUT3 (Prop_lut3_I1_O)        0.047    11.804 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[6]_i_1__5/O
                         net (fo=1, routed)           0.203    12.007    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[6]
    SLICE_X209Y57        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X209Y57        FDCE (Setup_fdce_C_D)       -0.110    19.890    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[6]
  -------------------------------------------------------------------
                         required time                         19.890    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                  7.883    

Slack (MET) :             7.886ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[20]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.014ns  (logic 1.456ns (12.119%)  route 10.558ns (87.881%))
  Logic Levels:           20  (FDCE=1 LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=8)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y56        FDCE                         0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
    SLICE_X218Y56        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/Q
                         net (fo=7, routed)           0.642     0.865    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/rxFrame_from_rxGearbox[25]
    SLICE_X218Y56        LUT4 (Prop_lut4_I3_O)        0.049     0.914 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238/O
                         net (fo=4, routed)           0.447     1.362    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238_n_0
    SLICE_X218Y58        LUT5 (Prop_lut5_I4_O)        0.136     1.498 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212/O
                         net (fo=1, routed)           0.448     1.946    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212_n_0
    SLICE_X217Y59        LUT5 (Prop_lut5_I0_O)        0.043     1.989 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_154/O
                         net (fo=19, routed)          0.759     2.748    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes[3]
    SLICE_X218Y66        LUT4 (Prop_lut4_I1_O)        0.051     2.799 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199/O
                         net (fo=20, routed)          0.536     3.335    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199_n_0
    SLICE_X216Y63        LUT6 (Prop_lut6_I5_O)        0.136     3.471 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300/O
                         net (fo=1, routed)           0.341     3.812    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300_n_0
    SLICE_X217Y63        LUT6 (Prop_lut6_I2_O)        0.043     3.855 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243/O
                         net (fo=18, routed)          0.620     4.475    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243_n_0
    SLICE_X215Y65        LUT4 (Prop_lut4_I2_O)        0.051     4.526 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181/O
                         net (fo=2, routed)           0.448     4.975    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181_n_0
    SLICE_X216Y65        LUT6 (Prop_lut6_I5_O)        0.136     5.111 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127/O
                         net (fo=7, routed)           0.553     5.664    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127_n_0
    SLICE_X216Y67        LUT5 (Prop_lut5_I1_O)        0.043     5.707 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124/O
                         net (fo=1, routed)           0.349     6.055    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124_n_0
    SLICE_X217Y67        LUT6 (Prop_lut6_I2_O)        0.043     6.098 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69/O
                         net (fo=31, routed)          0.720     6.818    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69_n_0
    SLICE_X220Y70        LUT4 (Prop_lut4_I3_O)        0.053     6.871 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21/O
                         net (fo=2, routed)           0.562     7.433    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21_n_0
    SLICE_X220Y71        LUT6 (Prop_lut6_I1_O)        0.138     7.571 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54/O
                         net (fo=9, routed)           0.391     7.962    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54_n_0
    SLICE_X218Y74        LUT3 (Prop_lut3_I2_O)        0.043     8.005 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_33/O
                         net (fo=2, routed)           0.656     8.661    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_33_n_0
    SLICE_X218Y73        LUT6 (Prop_lut6_I0_O)        0.043     8.704 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_10/O
                         net (fo=1, routed)           0.547     9.251    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_10_n_0
    SLICE_X215Y72        LUT6 (Prop_lut6_I2_O)        0.043     9.294 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_4/O
                         net (fo=18, routed)          0.804    10.098    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_4_n_0
    SLICE_X212Y61        LUT4 (Prop_lut4_I2_O)        0.043    10.141 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[19]_i_5__0/O
                         net (fo=6, routed)           0.378    10.519    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[19]_i_5__0_n_0
    SLICE_X212Y61        LUT6 (Prop_lut6_I3_O)        0.043    10.562 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_4__0/O
                         net (fo=1, routed)           0.467    11.029    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_4__0_n_0
    SLICE_X214Y59        LUT2 (Prop_lut2_I1_O)        0.043    11.072 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_2__0/O
                         net (fo=6, routed)           0.505    11.577    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister_reg[20]_2
    SLICE_X213Y59        LUT3 (Prop_lut3_I1_O)        0.053    11.630 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[20]_i_1__5/O
                         net (fo=1, routed)           0.384    12.014    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[20]
    SLICE_X213Y60        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X213Y60        FDCE (Setup_fdce_C_D)       -0.100    19.900    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[20]
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  7.886    

Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.952ns  (logic 1.985ns (16.609%)  route 9.967ns (83.391%))
  Logic Levels:           20  (FDCE=1 LUT2=1 LUT3=1 LUT4=7 LUT5=1 LUT6=9)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y63        FDCE                         0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[9]/C
    SLICE_X212Y63        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[9]/Q
                         net (fo=8, routed)           0.676     0.935    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/Q[3]
    SLICE_X206Y64        LUT2 (Prop_lut2_I1_O)        0.054     0.989 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_334/O
                         net (fo=2, routed)           0.442     1.431    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_334_n_0
    SLICE_X207Y63        LUT6 (Prop_lut6_I5_O)        0.137     1.568 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_272/O
                         net (fo=1, routed)           0.371     1.939    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_272_n_0
    SLICE_X208Y65        LUT6 (Prop_lut6_I0_O)        0.043     1.982 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_204/O
                         net (fo=19, routed)          0.785     2.767    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/decoder/gbtFrame_gen.reedSolomonDecoder60to119/s2_from_syndromes[0]
    SLICE_X205Y69        LUT4 (Prop_lut4_I0_O)        0.051     2.818 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_219/O
                         net (fo=21, routed)          0.557     3.375    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_219_n_0
    SLICE_X205Y71        LUT6 (Prop_lut6_I3_O)        0.136     3.511 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_307/O
                         net (fo=1, routed)           0.439     3.950    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_307_n_0
    SLICE_X205Y72        LUT6 (Prop_lut6_I0_O)        0.043     3.993 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_237/O
                         net (fo=19, routed)          0.710     4.703    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_237_n_0
    SLICE_X212Y72        LUT4 (Prop_lut4_I0_O)        0.047     4.750 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_201/O
                         net (fo=3, routed)           0.322     5.071    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_201_n_0
    SLICE_X210Y72        LUT4 (Prop_lut4_I3_O)        0.143     5.214 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_207/O
                         net (fo=7, routed)           0.361     5.576    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_207_n_0
    SLICE_X210Y70        LUT4 (Prop_lut4_I2_O)        0.142     5.718 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_130/O
                         net (fo=13, routed)          0.565     6.282    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_130_n_0
    SLICE_X214Y69        LUT3 (Prop_lut3_I2_O)        0.145     6.427 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_95/O
                         net (fo=10, routed)          0.690     7.118    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_95_n_0
    SLICE_X209Y69        LUT4 (Prop_lut4_I0_O)        0.144     7.262 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_102/O
                         net (fo=2, routed)           0.461     7.722    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_102_n_0
    SLICE_X212Y69        LUT6 (Prop_lut6_I2_O)        0.136     7.858 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_80/O
                         net (fo=4, routed)           0.538     8.396    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_80_n_0
    SLICE_X212Y67        LUT6 (Prop_lut6_I1_O)        0.043     8.439 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_69/O
                         net (fo=1, routed)           0.316     8.755    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_69_n_0
    SLICE_X210Y67        LUT6 (Prop_lut6_I2_O)        0.043     8.798 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_27/O
                         net (fo=3, routed)           0.442     9.240    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_27_n_0
    SLICE_X210Y68        LUT6 (Prop_lut6_I5_O)        0.043     9.283 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_10__0/O
                         net (fo=13, routed)          0.565     9.849    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_10__0_n_0
    SLICE_X205Y67        LUT4 (Prop_lut4_I2_O)        0.051     9.900 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_15/O
                         net (fo=7, routed)           0.450    10.350    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_15_n_0
    SLICE_X204Y66        LUT6 (Prop_lut6_I3_O)        0.136    10.486 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[19]_i_7/O
                         net (fo=6, routed)           0.399    10.885    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[19]_i_7_n_0
    SLICE_X202Y65        LUT5 (Prop_lut5_I4_O)        0.045    10.930 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[7]_i_2/O
                         net (fo=4, routed)           0.574    11.505    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister_reg[12]
    SLICE_X206Y63        LUT4 (Prop_lut4_I3_O)        0.144    11.649 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[7]_i_1__4/O
                         net (fo=1, routed)           0.303    11.952    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[7]
    SLICE_X207Y63        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X207Y63        FDCE (Setup_fdce_C_D)       -0.116    19.884    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[7]
  -------------------------------------------------------------------
                         required time                         19.884    
                         arrival time                         -11.952    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[18]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.898ns  (logic 1.657ns (13.927%)  route 10.241ns (86.073%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=5 LUT5=5 LUT6=8)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y56        FDCE                         0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/C
    SLICE_X218Y56        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[94]/Q
                         net (fo=7, routed)           0.642     0.865    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/rxFrame_from_rxGearbox[25]
    SLICE_X218Y56        LUT4 (Prop_lut4_I3_O)        0.049     0.914 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238/O
                         net (fo=4, routed)           0.447     1.362    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_238_n_0
    SLICE_X218Y58        LUT5 (Prop_lut5_I4_O)        0.136     1.498 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212/O
                         net (fo=1, routed)           0.448     1.946    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_212_n_0
    SLICE_X217Y59        LUT5 (Prop_lut5_I0_O)        0.043     1.989 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_154/O
                         net (fo=19, routed)          0.759     2.748    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes[3]
    SLICE_X218Y66        LUT4 (Prop_lut4_I1_O)        0.051     2.799 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199/O
                         net (fo=20, routed)          0.536     3.335    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_199_n_0
    SLICE_X216Y63        LUT6 (Prop_lut6_I5_O)        0.136     3.471 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300/O
                         net (fo=1, routed)           0.341     3.812    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_300_n_0
    SLICE_X217Y63        LUT6 (Prop_lut6_I2_O)        0.043     3.855 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243/O
                         net (fo=18, routed)          0.620     4.475    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_243_n_0
    SLICE_X215Y65        LUT4 (Prop_lut4_I2_O)        0.051     4.526 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181/O
                         net (fo=2, routed)           0.448     4.975    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_181_n_0
    SLICE_X216Y65        LUT6 (Prop_lut6_I5_O)        0.136     5.111 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127/O
                         net (fo=7, routed)           0.553     5.664    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_127_n_0
    SLICE_X216Y67        LUT5 (Prop_lut5_I1_O)        0.043     5.707 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124/O
                         net (fo=1, routed)           0.349     6.055    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_124_n_0
    SLICE_X217Y67        LUT6 (Prop_lut6_I2_O)        0.043     6.098 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69/O
                         net (fo=31, routed)          0.720     6.818    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_69_n_0
    SLICE_X220Y70        LUT4 (Prop_lut4_I3_O)        0.053     6.871 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21/O
                         net (fo=2, routed)           0.562     7.433    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_21_n_0
    SLICE_X220Y71        LUT6 (Prop_lut6_I1_O)        0.138     7.571 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54/O
                         net (fo=9, routed)           0.636     8.207    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_54_n_0
    SLICE_X219Y74        LUT5 (Prop_lut5_I2_O)        0.043     8.250 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_47/O
                         net (fo=1, routed)           0.312     8.562    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_47_n_0
    SLICE_X219Y73        LUT6 (Prop_lut6_I3_O)        0.043     8.605 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_13/O
                         net (fo=3, routed)           0.533     9.139    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_13_n_0
    SLICE_X215Y72        LUT6 (Prop_lut6_I0_O)        0.043     9.182 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_7/O
                         net (fo=18, routed)          1.026    10.208    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[1]_i_7_n_0
    SLICE_X210Y61        LUT4 (Prop_lut4_I0_O)        0.051    10.259 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_9__0/O
                         net (fo=3, routed)           0.252    10.511    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_9__0_n_0
    SLICE_X210Y61        LUT6 (Prop_lut6_I4_O)        0.136    10.647 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_4/O
                         net (fo=6, routed)           0.371    11.018    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[20]_i_4_n_0
    SLICE_X211Y60        LUT5 (Prop_lut5_I3_O)        0.051    11.069 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/RX_DATA_O[18]_i_2__0/O
                         net (fo=6, routed)           0.326    11.395    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister_reg[2]
    SLICE_X211Y59        LUT3 (Prop_lut3_I1_O)        0.145    11.540 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[18]_i_1__5/O
                         net (fo=1, routed)           0.358    11.898    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[18]
    SLICE_X213Y60        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X213Y60        FDCE (Setup_fdce_C_D)       -0.108    19.892    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[18]
  -------------------------------------------------------------------
                         required time                         19.892    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                  7.994    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_xlx_k7v7_tx_pll
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       12.678ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.678ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[37]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        3.356ns  (logic 0.395ns (11.768%)  route 2.961ns (88.232%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y26                                     0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[10]/C
    SLICE_X194Y26        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[10]/Q
                         net (fo=8, routed)           0.583     0.806    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/Q[8]
    SLICE_X197Y24        LUT2 (Prop_lut2_I0_O)        0.043     0.849 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[36]_i_4/O
                         net (fo=4, routed)           0.844     1.692    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_reg[10]_0
    SLICE_X198Y24        LUT6 (Prop_lut6_I0_O)        0.043     1.735 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[39]_i_7/O
                         net (fo=3, routed)           0.994     2.730    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O_reg[28]
    SLICE_X197Y26        LUT6 (Prop_lut6_I2_O)        0.043     2.773 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[37]_i_2/O
                         net (fo=1, routed)           0.541     3.313    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/encoder/gbtFrame_gen.reedSolomonEncoder0to59/polyDivider/gf16mult07_out
    SLICE_X201Y26        LUT5 (Prop_lut5_I0_O)        0.043     3.356 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[37]_i_1/O
                         net (fo=1, routed)           0.000     3.356    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/D[37]
    SLICE_X201Y26        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X201Y26        FDCE (Setup_fdce_C_D)        0.034    16.034    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[37]
  -------------------------------------------------------------------
                         required time                         16.034    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                 12.678    

Slack (MET) :             13.231ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[39]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.833ns  (logic 0.395ns (13.944%)  route 2.438ns (86.056%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y26                                     0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[10]/C
    SLICE_X194Y26        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[10]/Q
                         net (fo=8, routed)           0.583     0.806    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/Q[8]
    SLICE_X197Y24        LUT2 (Prop_lut2_I0_O)        0.043     0.849 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[36]_i_4/O
                         net (fo=4, routed)           0.844     1.692    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_reg[10]_0
    SLICE_X198Y24        LUT6 (Prop_lut6_I0_O)        0.043     1.735 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[39]_i_7/O
                         net (fo=3, routed)           0.645     2.380    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[19]_0
    SLICE_X200Y26        LUT6 (Prop_lut6_I4_O)        0.043     2.423 f  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[39]_i_2/O
                         net (fo=1, routed)           0.367     2.790    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[39]_i_2_n_0
    SLICE_X200Y26        LUT5 (Prop_lut5_I0_O)        0.043     2.833 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[39]_i_1/O
                         net (fo=1, routed)           0.000     2.833    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/D[39]
    SLICE_X200Y26        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X200Y26        FDCE (Setup_fdce_C_D)        0.064    16.064    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[39]
  -------------------------------------------------------------------
                         required time                         16.064    
                         arrival time                          -2.833    
  -------------------------------------------------------------------
                         slack                                 13.231    

Slack (MET) :             13.238ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[28]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.826ns  (logic 0.395ns (13.979%)  route 2.431ns (86.021%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y26                                     0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[10]/C
    SLICE_X194Y26        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[10]/Q
                         net (fo=8, routed)           0.583     0.806    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/Q[8]
    SLICE_X197Y24        LUT2 (Prop_lut2_I0_O)        0.043     0.849 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[36]_i_4/O
                         net (fo=4, routed)           0.844     1.692    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_reg[10]_0
    SLICE_X198Y24        LUT6 (Prop_lut6_I0_O)        0.043     1.735 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[39]_i_7/O
                         net (fo=3, routed)           0.638     2.373    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O_reg[28]
    SLICE_X198Y27        LUT6 (Prop_lut6_I1_O)        0.043     2.416 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[28]_i_2/O
                         net (fo=1, routed)           0.367     2.783    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/txFrame_from_encoder[11]
    SLICE_X198Y27        LUT5 (Prop_lut5_I0_O)        0.043     2.826 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[28]_i_1/O
                         net (fo=1, routed)           0.000     2.826    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/D[28]
    SLICE_X198Y27        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X198Y27        FDCE (Setup_fdce_C_D)        0.064    16.064    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[28]
  -------------------------------------------------------------------
                         required time                         16.064    
                         arrival time                          -2.826    
  -------------------------------------------------------------------
                         slack                                 13.238    

Slack (MET) :             13.414ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[31]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.652ns  (logic 0.395ns (14.892%)  route 2.257ns (85.108%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y24                                     0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[4]/C
    SLICE_X197Y24        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[4]/Q
                         net (fo=7, routed)           0.980     1.203    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/txCommonFrame_from_scrambler[4]
    SLICE_X195Y26        LUT6 (Prop_lut6_I3_O)        0.043     1.246 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[23]_i_2/O
                         net (fo=3, routed)           0.368     1.614    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_reg[19]_0
    SLICE_X195Y26        LUT6 (Prop_lut6_I0_O)        0.043     1.657 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[31]_i_3/O
                         net (fo=1, routed)           0.444     2.101    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[31]_i_3_n_0
    SLICE_X196Y26        LUT6 (Prop_lut6_I0_O)        0.043     2.144 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[31]_i_2/O
                         net (fo=1, routed)           0.465     2.609    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/txFrame_from_encoder[8]
    SLICE_X200Y26        LUT5 (Prop_lut5_I0_O)        0.043     2.652 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[31]_i_1/O
                         net (fo=1, routed)           0.000     2.652    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/D[31]
    SLICE_X200Y26        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X200Y26        FDCE (Setup_fdce_C_D)        0.066    16.066    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[31]
  -------------------------------------------------------------------
                         required time                         16.066    
                         arrival time                          -2.652    
  -------------------------------------------------------------------
                         slack                                 13.414    

Slack (MET) :             13.418ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[33]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.615ns  (logic 0.431ns (16.480%)  route 2.184ns (83.520%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y29                                     0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[12]/C
    SLICE_X196Y29        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[12]/Q
                         net (fo=7, routed)           0.756     1.015    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/Q[10]
    SLICE_X190Y31        LUT2 (Prop_lut2_I0_O)        0.043     1.058 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[26]_i_8/O
                         net (fo=5, routed)           0.440     1.498    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O_reg[19]_1
    SLICE_X193Y31        LUT6 (Prop_lut6_I0_O)        0.043     1.541 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[35]_i_7/O
                         net (fo=3, routed)           0.538     2.079    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O_reg[35]_0
    SLICE_X193Y30        LUT6 (Prop_lut6_I2_O)        0.043     2.122 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[33]_i_2/O
                         net (fo=1, routed)           0.450     2.572    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/encoder/gbtFrame_gen.reedSolomonEncoder60to119/polyDivider/gf16mult07_out
    SLICE_X197Y30        LUT5 (Prop_lut5_I0_O)        0.043     2.615 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[33]_i_1/O
                         net (fo=1, routed)           0.000     2.615    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/D[33]
    SLICE_X197Y30        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X197Y30        FDCE (Setup_fdce_C_D)        0.033    16.033    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[33]
  -------------------------------------------------------------------
                         required time                         16.033    
                         arrival time                          -2.615    
  -------------------------------------------------------------------
                         slack                                 13.418    

Slack (MET) :             13.429ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[38]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.605ns  (logic 0.395ns (15.160%)  route 2.210ns (84.840%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y25                                     0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[18]/C
    SLICE_X193Y25        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[18]/Q
                         net (fo=7, routed)           0.584     0.807    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/Q[15]
    SLICE_X197Y25        LUT4 (Prop_lut4_I1_O)        0.043     0.850 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[29]_i_4/O
                         net (fo=3, routed)           0.541     1.391    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[29]_i_4_n_0
    SLICE_X196Y26        LUT4 (Prop_lut4_I3_O)        0.043     1.434 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[38]_i_4/O
                         net (fo=4, routed)           0.651     2.085    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_reg[5]_0
    SLICE_X199Y26        LUT6 (Prop_lut6_I0_O)        0.043     2.128 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[38]_i_3/O
                         net (fo=1, routed)           0.434     2.562    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[5]_0
    SLICE_X199Y27        LUT6 (Prop_lut6_I1_O)        0.043     2.605 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[38]_i_1/O
                         net (fo=1, routed)           0.000     2.605    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/D[38]
    SLICE_X199Y27        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X199Y27        FDCE (Setup_fdce_C_D)        0.034    16.034    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[38]
  -------------------------------------------------------------------
                         required time                         16.034    
                         arrival time                          -2.605    
  -------------------------------------------------------------------
                         slack                                 13.429    

Slack (MET) :             13.552ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[34]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.482ns  (logic 0.534ns (21.516%)  route 1.948ns (78.484%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y31                                     0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[7]/C
    SLICE_X196Y31        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[7]/Q
                         net (fo=9, routed)           0.579     0.838    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/Q[7]
    SLICE_X192Y29        LUT2 (Prop_lut2_I1_O)        0.051     0.889 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[34]_i_8/O
                         net (fo=2, routed)           0.480     1.369    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[34]_i_8_n_0
    SLICE_X192Y29        LUT6 (Prop_lut6_I5_O)        0.138     1.507 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[34]_i_7/O
                         net (fo=1, routed)           0.367     1.874    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[20]_1
    SLICE_X192Y29        LUT5 (Prop_lut5_I4_O)        0.043     1.917 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[34]_i_4/O
                         net (fo=1, routed)           0.522     2.439    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[34]_i_4_n_0
    SLICE_X195Y28        LUT5 (Prop_lut5_I3_O)        0.043     2.482 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[34]_i_1/O
                         net (fo=1, routed)           0.000     2.482    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/D[34]
    SLICE_X195Y28        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X195Y28        FDCE (Setup_fdce_C_D)        0.034    16.034    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[34]
  -------------------------------------------------------------------
                         required time                         16.034    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 13.552    

Slack (MET) :             13.554ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.480ns  (logic 0.474ns (19.110%)  route 2.006ns (80.890%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y29                                     0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[12]/C
    SLICE_X196Y29        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[12]/Q
                         net (fo=7, routed)           0.756     1.015    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/Q[10]
    SLICE_X190Y31        LUT2 (Prop_lut2_I0_O)        0.043     1.058 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[26]_i_8/O
                         net (fo=5, routed)           0.355     1.413    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[12]_0
    SLICE_X190Y31        LUT6 (Prop_lut6_I0_O)        0.043     1.456 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[8]_i_4/O
                         net (fo=1, routed)           0.344     1.800    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[8]_i_4_n_0
    SLICE_X191Y31        LUT6 (Prop_lut6_I2_O)        0.043     1.843 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[8]_i_3/O
                         net (fo=1, routed)           0.231     2.074    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[8]_i_3_n_0
    SLICE_X193Y31        LUT6 (Prop_lut6_I0_O)        0.043     2.117 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[8]_i_2/O
                         net (fo=1, routed)           0.320     2.437    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/txFrame_from_encoder[31]
    SLICE_X195Y31        LUT5 (Prop_lut5_I0_O)        0.043     2.480 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[8]_i_1/O
                         net (fo=1, routed)           0.000     2.480    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/D[8]
    SLICE_X195Y31        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X195Y31        FDCE (Setup_fdce_C_D)        0.034    16.034    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[8]
  -------------------------------------------------------------------
                         required time                         16.034    
                         arrival time                          -2.480    
  -------------------------------------------------------------------
                         slack                                 13.554    

Slack (MET) :             13.573ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[16]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.492ns  (logic 0.352ns (14.127%)  route 2.140ns (85.873%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y28                                     0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[5]/C
    SLICE_X193Y28        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[5]/Q
                         net (fo=9, routed)           0.967     1.190    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[20]_0[5]
    SLICE_X190Y31        LUT3 (Prop_lut3_I1_O)        0.043     1.233 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[25]_i_3/O
                         net (fo=3, routed)           0.619     1.852    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[14]_0
    SLICE_X192Y31        LUT6 (Prop_lut6_I4_O)        0.043     1.895 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[16]_i_2/O
                         net (fo=1, routed)           0.554     2.449    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/txFrame_from_encoder[23]
    SLICE_X192Y32        LUT5 (Prop_lut5_I0_O)        0.043     2.492 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[16]_i_1/O
                         net (fo=1, routed)           0.000     2.492    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/D[16]
    SLICE_X192Y32        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X192Y32        FDCE (Setup_fdce_C_D)        0.065    16.065    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[16]
  -------------------------------------------------------------------
                         required time                         16.065    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                 13.573    

Slack (MET) :             13.608ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[24]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        2.426ns  (logic 0.431ns (17.769%)  route 1.995ns (82.231%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y29                                     0.000     0.000 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[12]/C
    SLICE_X196Y29        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[12]/Q
                         net (fo=7, routed)           0.756     1.015    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/Q[10]
    SLICE_X190Y31        LUT2 (Prop_lut2_I0_O)        0.043     1.058 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[26]_i_8/O
                         net (fo=5, routed)           0.440     1.498    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O_reg[19]_1
    SLICE_X193Y31        LUT6 (Prop_lut6_I0_O)        0.043     1.541 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[35]_i_7/O
                         net (fo=3, routed)           0.453     1.994    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/TX_HEADER_O_reg[0]
    SLICE_X194Y31        LUT6 (Prop_lut6_I1_O)        0.043     2.037 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[24]_i_2/O
                         net (fo=1, routed)           0.346     2.383    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/txFrame_from_encoder[15]
    SLICE_X194Y30        LUT5 (Prop_lut5_I0_O)        0.043     2.426 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/gbLatOpt40b_gen.TX_WORD_O[24]_i_1/O
                         net (fo=1, routed)           0.000     2.426    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/D[24]
    SLICE_X194Y30        FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X194Y30        FDCE (Setup_fdce_C_D)        0.034    16.034    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gbLatOpt40b_gen.TX_WORD_O_reg[24]
  -------------------------------------------------------------------
                         required time                         16.034    
                         arrival time                          -2.426    
  -------------------------------------------------------------------
                         slack                                 13.608    





