<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml logi_edu_test.twx logi_edu_test.ncd -o logi_edu_test.twr
logi_edu_test.pcf -ucf logipi_ra3.ucf

</twCmdLine><twDesign>logi_edu_test.ncd</twDesign><twDesignPath>logi_edu_test.ncd</twDesignPath><twPCF>logi_edu_test.pcf</twPCF><twPcfPath>logi_edu_test.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.21 2012-04-23</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns ;" ScopeName="">TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="7.010" period="10.000" constraintValue="10.000" deviceLimit="2.990" freqLimit="334.448" physResource="pll0/dcm_sp_inst/CLK2X" logResource="pll0/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="pll0/clk2x"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="pll0/dcm_sp_inst/CLKIN" logResource="pll0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pll0/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="pll0/dcm_sp_inst/CLKIN" logResource="pll0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pll0/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_PER_CLK32 = PERIOD &quot;clk32_grp&quot; 20.0 ns;" ScopeName="">TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>965</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>257</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.132</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_14 (SLICE_X13Y48.C2), 6 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.868</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_13</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_14</twDest><twTotPathDel>4.147</twTotPathDel><twClkSkew dest = "0.662" src = "0.612">-0.050</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_13</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.913</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5</twBEL><twBEL>mem_interface0/data_out_sr_14</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>3.085</twRouteDel><twTotDel>4.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.168</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_10</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_14</twDest><twTotPathDel>3.847</twTotPathDel><twClkSkew dest = "0.662" src = "0.612">-0.050</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_10</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.913</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5</twBEL><twBEL>mem_interface0/data_out_sr_14</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>2.739</twRouteDel><twTotDel>3.847</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.352</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_9</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_14</twDest><twTotPathDel>3.663</twTotPathDel><twClkSkew dest = "0.662" src = "0.612">-0.050</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_9</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.913</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5</twBEL><twBEL>mem_interface0/data_out_sr_14</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>2.555</twRouteDel><twTotDel>3.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_13 (SLICE_X13Y48.A3), 4 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.244</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_1</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_13</twDest><twTotPathDel>3.766</twTotPathDel><twClkSkew dest = "0.662" src = "0.617">-0.045</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_1</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;2&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT4_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT4</twBEL><twBEL>mem_interface0/data_out_sr_13</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>2.704</twRouteDel><twTotDel>3.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.688</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_2</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_13</twDest><twTotPathDel>3.322</twTotPathDel><twClkSkew dest = "0.662" src = "0.617">-0.045</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_2</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;2&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.B5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT4_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT4</twBEL><twBEL>mem_interface0/data_out_sr_13</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>2.260</twRouteDel><twTotDel>3.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.308</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_15</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_13</twDest><twTotPathDel>2.707</twTotPathDel><twClkSkew dest = "0.662" src = "0.612">-0.050</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_15</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT4_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>N111</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT4</twBEL><twBEL>mem_interface0/data_out_sr_13</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>1.645</twRouteDel><twTotDel>2.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_13 (SLICE_X13Y48.A4), 6 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.305</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_13</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_13</twDest><twTotPathDel>3.710</twTotPathDel><twClkSkew dest = "0.662" src = "0.612">-0.050</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_13</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT4</twBEL><twBEL>mem_interface0/data_out_sr_13</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>2.648</twRouteDel><twTotDel>3.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.605</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_10</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_13</twDest><twTotPathDel>3.410</twTotPathDel><twClkSkew dest = "0.662" src = "0.612">-0.050</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_10</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT4</twBEL><twBEL>mem_interface0/data_out_sr_13</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>2.302</twRouteDel><twTotDel>3.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.789</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_9</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_13</twDest><twTotPathDel>3.226</twTotPathDel><twClkSkew dest = "0.662" src = "0.612">-0.050</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_9</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y39.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y39.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/data_out_sr&lt;15&gt;</twComp><twBEL>intercon0/cs_vector&lt;0&gt;&lt;15&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>intercon0/cs_vector&lt;0&gt;&lt;15&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;14&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT4</twBEL><twBEL>mem_interface0/data_out_sr_13</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>2.118</twRouteDel><twTotDel>3.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_sr_3 (SLICE_X13Y33.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_2</twSrc><twDest BELType="FF">mem_interface0/data_in_sr_3</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_2</twSrc><twDest BELType='FF'>mem_interface0/data_in_sr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>mem_interface0/data_in_sr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y33.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>mem_interface0/data_in_sr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y33.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>mem_interface0/data_in_sr_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_sr_11 (SLICE_X13Y42.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.416</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_10</twSrc><twDest BELType="FF">mem_interface0/data_in_sr_11</twDest><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_10</twSrc><twDest BELType='FF'>mem_interface0/data_in_sr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_interface0/data_in_sr&lt;11&gt;</twComp><twBEL>mem_interface0/data_in_sr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y42.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>mem_interface0/data_in_sr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y42.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>mem_interface0/data_in_sr&lt;11&gt;</twComp><twBEL>mem_interface0/data_in_sr_11</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/bit_count_3 (SLICE_X14Y38.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.422</twSlack><twSrc BELType="FF">mem_interface0/bit_count_0</twSrc><twDest BELType="FF">mem_interface0/bit_count_3</twDest><twTotPathDel>0.424</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_0</twSrc><twDest BELType='FF'>mem_interface0/bit_count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/bit_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.105</twDelInfo><twComp>mem_interface0/bit_count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>mem_interface0/rd_latched</twComp><twBEL>mem_interface0/Result&lt;3&gt;1</twBEL><twBEL>mem_interface0/bit_count_3</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.105</twRouteDel><twTotDel>0.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>75.2</twPctLog><twPctRoute>24.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="SYS_SPI_SCK_BUFGP/BUFG/I0" logResource="SYS_SPI_SCK_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="SYS_SPI_SCK_BUFGP/IBUFG"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="mem_interface0/data_in_latched&lt;7&gt;/CLK" logResource="mem_interface0/data_in_latched_4/CK" locationPin="SLICE_X8Y39.CLK" clockNet="SYS_SPI_SCK_BUFGP"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="mem_interface0/data_in_latched&lt;7&gt;/CLK" logResource="mem_interface0/data_in_latched_5/CK" locationPin="SLICE_X8Y39.CLK" clockNet="SYS_SPI_SCK_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns ;" ScopeName="">TS_pll0_clk2x = PERIOD TIMEGRP &quot;pll0_clk2x&quot; TS_PER_CLK50 / 2 HIGH 50%;</twConstName><twItemCnt>1913</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>416</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sseg0/sseg_edu_regs_2_6 (SLICE_X13Y52.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.000</twSlack><twSrc BELType="FF">mem_interface0/strobe</twSrc><twDest BELType="FF">sseg0/sseg_edu_regs_2_6</twDest><twTotPathDel>3.808</twTotPathDel><twClkSkew dest = "0.657" src = "0.614">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/strobe</twSrc><twDest BELType='FF'>sseg0/sseg_edu_regs_2_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X14Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>mem_interface0/strobe</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>mem_interface0/strobe</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sseg0/_n0081_inv</twComp><twBEL>sseg0/_n0081_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>sseg0/_n0081_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>sseg0/sseg_edu_regs_2&lt;7&gt;</twComp><twBEL>sseg0/sseg_edu_regs_2_6</twBEL></twPathDel><twLogDel>1.143</twLogDel><twRouteDel>2.665</twRouteDel><twTotDel>3.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.430</twSlack><twSrc BELType="FF">mem_interface0/write</twSrc><twDest BELType="FF">sseg0/sseg_edu_regs_2_6</twDest><twTotPathDel>3.376</twTotPathDel><twClkSkew dest = "0.657" src = "0.616">-0.041</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/write</twSrc><twDest BELType='FF'>sseg0/sseg_edu_regs_2_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X12Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/write</twComp><twBEL>mem_interface0/write</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_interface0/write</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sseg0/_n0081_inv</twComp><twBEL>sseg0/_n0081_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>sseg0/_n0081_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>sseg0/sseg_edu_regs_2&lt;7&gt;</twComp><twBEL>sseg0/sseg_edu_regs_2_6</twBEL></twPathDel><twLogDel>1.192</twLogDel><twRouteDel>2.184</twRouteDel><twTotDel>3.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sseg0/sseg_edu_regs_2_5 (SLICE_X13Y52.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.018</twSlack><twSrc BELType="FF">mem_interface0/strobe</twSrc><twDest BELType="FF">sseg0/sseg_edu_regs_2_5</twDest><twTotPathDel>3.790</twTotPathDel><twClkSkew dest = "0.657" src = "0.614">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/strobe</twSrc><twDest BELType='FF'>sseg0/sseg_edu_regs_2_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X14Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>mem_interface0/strobe</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>mem_interface0/strobe</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sseg0/_n0081_inv</twComp><twBEL>sseg0/_n0081_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>sseg0/_n0081_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>sseg0/sseg_edu_regs_2&lt;7&gt;</twComp><twBEL>sseg0/sseg_edu_regs_2_5</twBEL></twPathDel><twLogDel>1.125</twLogDel><twRouteDel>2.665</twRouteDel><twTotDel>3.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.448</twSlack><twSrc BELType="FF">mem_interface0/write</twSrc><twDest BELType="FF">sseg0/sseg_edu_regs_2_5</twDest><twTotPathDel>3.358</twTotPathDel><twClkSkew dest = "0.657" src = "0.616">-0.041</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/write</twSrc><twDest BELType='FF'>sseg0/sseg_edu_regs_2_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X12Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/write</twComp><twBEL>mem_interface0/write</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_interface0/write</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sseg0/_n0081_inv</twComp><twBEL>sseg0/_n0081_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>sseg0/_n0081_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>sseg0/sseg_edu_regs_2&lt;7&gt;</twComp><twBEL>sseg0/sseg_edu_regs_2_5</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>2.184</twRouteDel><twTotDel>3.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sseg0/sseg_edu_regs_2_7 (SLICE_X13Y52.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.026</twSlack><twSrc BELType="FF">mem_interface0/strobe</twSrc><twDest BELType="FF">sseg0/sseg_edu_regs_2_7</twDest><twTotPathDel>3.782</twTotPathDel><twClkSkew dest = "0.657" src = "0.614">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/strobe</twSrc><twDest BELType='FF'>sseg0/sseg_edu_regs_2_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X14Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/strobe</twComp><twBEL>mem_interface0/strobe</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>mem_interface0/strobe</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sseg0/_n0081_inv</twComp><twBEL>sseg0/_n0081_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>sseg0/_n0081_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>sseg0/sseg_edu_regs_2&lt;7&gt;</twComp><twBEL>sseg0/sseg_edu_regs_2_7</twBEL></twPathDel><twLogDel>1.117</twLogDel><twRouteDel>2.665</twRouteDel><twTotDel>3.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.456</twSlack><twSrc BELType="FF">mem_interface0/write</twSrc><twDest BELType="FF">sseg0/sseg_edu_regs_2_7</twDest><twTotPathDel>3.350</twTotPathDel><twClkSkew dest = "0.657" src = "0.616">-0.041</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/write</twSrc><twDest BELType='FF'>sseg0/sseg_edu_regs_2_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X12Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>mem_interface0/write</twComp><twBEL>mem_interface0/write</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>mem_interface0/write</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sseg0/_n0081_inv</twComp><twBEL>sseg0/_n0081_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y52.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>sseg0/_n0081_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y52.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>sseg0/sseg_edu_regs_2&lt;7&gt;</twComp><twBEL>sseg0/sseg_edu_regs_2_7</twBEL></twPathDel><twLogDel>1.166</twLogDel><twRouteDel>2.184</twRouteDel><twTotDel>3.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll0_clk2x = PERIOD TIMEGRP &quot;pll0_clk2x&quot; TS_PER_CLK50 / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sseg0/cathode_buffer_3 (SLICE_X5Y50.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">sseg0/cathode_buffer_2</twSrc><twDest BELType="FF">sseg0/cathode_buffer_3</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sseg0/cathode_buffer_2</twSrc><twDest BELType='FF'>sseg0/cathode_buffer_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sseg0/cathode_buffer&lt;3&gt;</twComp><twBEL>sseg0/cathode_buffer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y50.DX</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.161</twDelInfo><twComp>sseg0/cathode_buffer&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>sseg0/cathode_buffer&lt;3&gt;</twComp><twBEL>sseg0/cathode_buffer_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sseg0/wbs_readdata_0 (SLICE_X11Y48.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.466</twSlack><twSrc BELType="FF">sseg0/sseg_edu_regs_1_0</twSrc><twDest BELType="FF">sseg0/wbs_readdata_0</twDest><twTotPathDel>0.535</twTotPathDel><twClkSkew dest = "0.391" src = "0.322">-0.069</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sseg0/sseg_edu_regs_1_0</twSrc><twDest BELType='FF'>sseg0/wbs_readdata_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X11Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sseg0/sseg_edu_regs_1&lt;3&gt;</twComp><twBEL>sseg0/sseg_edu_regs_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.122</twDelInfo><twComp>sseg0/sseg_edu_regs_1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>sseg0/wbs_readdata&lt;3&gt;</twComp><twBEL>sseg0/mux161</twBEL><twBEL>sseg0/wbs_readdata_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.122</twRouteDel><twTotDel>0.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sseg0/wbs_readdata_3 (SLICE_X11Y48.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.466</twSlack><twSrc BELType="FF">sseg0/sseg_edu_regs_1_3</twSrc><twDest BELType="FF">sseg0/wbs_readdata_3</twDest><twTotPathDel>0.535</twTotPathDel><twClkSkew dest = "0.391" src = "0.322">-0.069</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sseg0/sseg_edu_regs_1_3</twSrc><twDest BELType='FF'>sseg0/wbs_readdata_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twSrcClk><twPathDel><twSite>SLICE_X11Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sseg0/sseg_edu_regs_1&lt;3&gt;</twComp><twBEL>sseg0/sseg_edu_regs_1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.122</twDelInfo><twComp>sseg0/sseg_edu_regs_1&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>sseg0/wbs_readdata&lt;3&gt;</twComp><twBEL>sseg0/mux911</twBEL><twBEL>sseg0/wbs_readdata_3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.122</twRouteDel><twTotDel>0.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100Mhz</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_pll0_clk2x = PERIOD TIMEGRP &quot;pll0_clk2x&quot; TS_PER_CLK50 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="pll0/clkout1_buf/I0" logResource="pll0/clkout1_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="pll0/clk2x"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tcp" slack="8.601" period="10.000" constraintValue="10.000" deviceLimit="1.399" freqLimit="714.796" physResource="gpio0/wbs_readdata&lt;1&gt;/CLK" logResource="gpio0/Mshreg_wbs_readdata_3/CLK" locationPin="SLICE_X12Y51.CLK" clockNet="clk_100Mhz"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tcp" slack="8.601" period="10.000" constraintValue="10.000" deviceLimit="1.399" freqLimit="714.796" physResource="gpio0/wbs_readdata&lt;1&gt;/CLK" logResource="gpio0/Mshreg_wbs_readdata_4/CLK" locationPin="SLICE_X12Y51.CLK" clockNet="clk_100Mhz"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns ;" ScopeName="">TS_pll0_clk0 = PERIOD TIMEGRP &quot;pll0_clk0&quot; TS_PER_CLK50 HIGH 50%;</twConstName><twItemCnt>675</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>149</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.317</twMinPer></twConstHead><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point vga0/vga_sync_unit/v_count_reg_5 (SLICE_X6Y31.SR), 21 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.683</twSlack><twSrc BELType="FF">vga0/vga_sync_unit/h_count_reg_8</twSrc><twDest BELType="FF">vga0/vga_sync_unit/v_count_reg_5</twDest><twTotPathDel>4.151</twTotPathDel><twClkSkew dest = "0.724" src = "0.755">0.031</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga0/vga_sync_unit/h_count_reg_8</twSrc><twDest BELType='FF'>vga0/vga_sync_unit/v_count_reg_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50Mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;9&gt;</twComp><twBEL>vga0/vga_sync_unit/h_count_reg_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N47</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>vga0/vga_sync_unit/_n00501</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n0050</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>vga0/vga_sync_unit/_n0050</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>vga0/vga_sync_unit/v_count_reg&lt;7&gt;</twComp><twBEL>vga0/vga_sync_unit/v_count_reg_5</twBEL></twPathDel><twLogDel>1.731</twLogDel><twRouteDel>2.420</twRouteDel><twTotDel>4.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.893</twSlack><twSrc BELType="FF">vga0/vga_sync_unit/mod2_reg</twSrc><twDest BELType="FF">vga0/vga_sync_unit/v_count_reg_5</twDest><twTotPathDel>3.944</twTotPathDel><twClkSkew dest = "0.724" src = "0.752">0.028</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga0/vga_sync_unit/mod2_reg</twSrc><twDest BELType='FF'>vga0/vga_sync_unit/v_count_reg_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50Mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>vga0/vga_sync_unit/mod2_reg</twComp><twBEL>vga0/vga_sync_unit/mod2_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>vga0/vga_sync_unit/mod2_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N47</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>vga0/vga_sync_unit/_n00501</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n0050</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>vga0/vga_sync_unit/_n0050</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>vga0/vga_sync_unit/v_count_reg&lt;7&gt;</twComp><twBEL>vga0/vga_sync_unit/v_count_reg_5</twBEL></twPathDel><twLogDel>1.636</twLogDel><twRouteDel>2.308</twRouteDel><twTotDel>3.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.899</twSlack><twSrc BELType="FF">vga0/vga_sync_unit/h_count_reg_7</twSrc><twDest BELType="FF">vga0/vga_sync_unit/v_count_reg_5</twDest><twTotPathDel>3.935</twTotPathDel><twClkSkew dest = "0.724" src = "0.755">0.031</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga0/vga_sync_unit/h_count_reg_7</twSrc><twDest BELType='FF'>vga0/vga_sync_unit/v_count_reg_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50Mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;7&gt;</twComp><twBEL>vga0/vga_sync_unit/h_count_reg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N47</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>vga0/vga_sync_unit/_n00501</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n0050</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>vga0/vga_sync_unit/_n0050</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>vga0/vga_sync_unit/v_count_reg&lt;7&gt;</twComp><twBEL>vga0/vga_sync_unit/v_count_reg_5</twBEL></twPathDel><twLogDel>1.731</twLogDel><twRouteDel>2.204</twRouteDel><twTotDel>3.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point vga0/vga_sync_unit/v_count_reg_4 (SLICE_X6Y31.SR), 21 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.694</twSlack><twSrc BELType="FF">vga0/vga_sync_unit/h_count_reg_8</twSrc><twDest BELType="FF">vga0/vga_sync_unit/v_count_reg_4</twDest><twTotPathDel>4.140</twTotPathDel><twClkSkew dest = "0.724" src = "0.755">0.031</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga0/vga_sync_unit/h_count_reg_8</twSrc><twDest BELType='FF'>vga0/vga_sync_unit/v_count_reg_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50Mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;9&gt;</twComp><twBEL>vga0/vga_sync_unit/h_count_reg_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N47</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>vga0/vga_sync_unit/_n00501</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n0050</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>vga0/vga_sync_unit/_n0050</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>vga0/vga_sync_unit/v_count_reg&lt;7&gt;</twComp><twBEL>vga0/vga_sync_unit/v_count_reg_4</twBEL></twPathDel><twLogDel>1.720</twLogDel><twRouteDel>2.420</twRouteDel><twTotDel>4.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.904</twSlack><twSrc BELType="FF">vga0/vga_sync_unit/mod2_reg</twSrc><twDest BELType="FF">vga0/vga_sync_unit/v_count_reg_4</twDest><twTotPathDel>3.933</twTotPathDel><twClkSkew dest = "0.724" src = "0.752">0.028</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga0/vga_sync_unit/mod2_reg</twSrc><twDest BELType='FF'>vga0/vga_sync_unit/v_count_reg_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50Mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>vga0/vga_sync_unit/mod2_reg</twComp><twBEL>vga0/vga_sync_unit/mod2_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>vga0/vga_sync_unit/mod2_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N47</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>vga0/vga_sync_unit/_n00501</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n0050</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>vga0/vga_sync_unit/_n0050</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>vga0/vga_sync_unit/v_count_reg&lt;7&gt;</twComp><twBEL>vga0/vga_sync_unit/v_count_reg_4</twBEL></twPathDel><twLogDel>1.625</twLogDel><twRouteDel>2.308</twRouteDel><twTotDel>3.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.910</twSlack><twSrc BELType="FF">vga0/vga_sync_unit/h_count_reg_7</twSrc><twDest BELType="FF">vga0/vga_sync_unit/v_count_reg_4</twDest><twTotPathDel>3.924</twTotPathDel><twClkSkew dest = "0.724" src = "0.755">0.031</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga0/vga_sync_unit/h_count_reg_7</twSrc><twDest BELType='FF'>vga0/vga_sync_unit/v_count_reg_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50Mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;7&gt;</twComp><twBEL>vga0/vga_sync_unit/h_count_reg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N47</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>vga0/vga_sync_unit/_n00501</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n0050</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>vga0/vga_sync_unit/_n0050</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>vga0/vga_sync_unit/v_count_reg&lt;7&gt;</twComp><twBEL>vga0/vga_sync_unit/v_count_reg_4</twBEL></twPathDel><twLogDel>1.720</twLogDel><twRouteDel>2.204</twRouteDel><twTotDel>3.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point vga0/vga_sync_unit/v_count_reg_1 (SLICE_X6Y30.SR), 21 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.705</twSlack><twSrc BELType="FF">vga0/vga_sync_unit/h_count_reg_8</twSrc><twDest BELType="FF">vga0/vga_sync_unit/v_count_reg_1</twDest><twTotPathDel>4.129</twTotPathDel><twClkSkew dest = "0.724" src = "0.755">0.031</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga0/vga_sync_unit/h_count_reg_8</twSrc><twDest BELType='FF'>vga0/vga_sync_unit/v_count_reg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50Mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;9&gt;</twComp><twBEL>vga0/vga_sync_unit/h_count_reg_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N47</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>vga0/vga_sync_unit/_n00501</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n0050</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>vga0/vga_sync_unit/_n0050</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>vga0/vga_sync_unit/v_count_reg&lt;3&gt;</twComp><twBEL>vga0/vga_sync_unit/v_count_reg_1</twBEL></twPathDel><twLogDel>1.731</twLogDel><twRouteDel>2.398</twRouteDel><twTotDel>4.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.915</twSlack><twSrc BELType="FF">vga0/vga_sync_unit/mod2_reg</twSrc><twDest BELType="FF">vga0/vga_sync_unit/v_count_reg_1</twDest><twTotPathDel>3.922</twTotPathDel><twClkSkew dest = "0.724" src = "0.752">0.028</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga0/vga_sync_unit/mod2_reg</twSrc><twDest BELType='FF'>vga0/vga_sync_unit/v_count_reg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50Mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>vga0/vga_sync_unit/mod2_reg</twComp><twBEL>vga0/vga_sync_unit/mod2_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>vga0/vga_sync_unit/mod2_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N47</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>vga0/vga_sync_unit/_n00501</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n0050</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>vga0/vga_sync_unit/_n0050</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>vga0/vga_sync_unit/v_count_reg&lt;3&gt;</twComp><twBEL>vga0/vga_sync_unit/v_count_reg_1</twBEL></twPathDel><twLogDel>1.636</twLogDel><twRouteDel>2.286</twRouteDel><twTotDel>3.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.921</twSlack><twSrc BELType="FF">vga0/vga_sync_unit/h_count_reg_7</twSrc><twDest BELType="FF">vga0/vga_sync_unit/v_count_reg_1</twDest><twTotPathDel>3.913</twTotPathDel><twClkSkew dest = "0.724" src = "0.755">0.031</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga0/vga_sync_unit/h_count_reg_7</twSrc><twDest BELType='FF'>vga0/vga_sync_unit/v_count_reg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_50Mhz</twSrcClk><twPathDel><twSite>SLICE_X4Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;7&gt;</twComp><twBEL>vga0/vga_sync_unit/h_count_reg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N47</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n00501</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>vga0/vga_sync_unit/_n00501</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N45</twComp><twBEL>vga0/vga_sync_unit/_n0050</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>vga0/vga_sync_unit/_n0050</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>vga0/vga_sync_unit/v_count_reg&lt;3&gt;</twComp><twBEL>vga0/vga_sync_unit/v_count_reg_1</twBEL></twPathDel><twLogDel>1.731</twLogDel><twRouteDel>2.182</twRouteDel><twTotDel>3.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll0_clk0 = PERIOD TIMEGRP &quot;pll0_clk0&quot; TS_PER_CLK50 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga0/vga_sync_unit/h_count_reg_7 (SLICE_X4Y32.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">vga0/vga_sync_unit/mod2_reg</twSrc><twDest BELType="FF">vga0/vga_sync_unit/h_count_reg_7</twDest><twTotPathDel>0.430</twTotPathDel><twClkSkew dest = "0.045" src = "0.040">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga0/vga_sync_unit/mod2_reg</twSrc><twDest BELType='FF'>vga0/vga_sync_unit/h_count_reg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>vga0/vga_sync_unit/mod2_reg</twComp><twBEL>vga0/vga_sync_unit/mod2_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.340</twDelInfo><twComp>vga0/vga_sync_unit/mod2_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y32.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;7&gt;</twComp><twBEL>vga0/vga_sync_unit/h_count_reg_7</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.340</twRouteDel><twTotDel>0.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga0/vga_sync_unit/h_count_reg_6 (SLICE_X4Y32.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">vga0/vga_sync_unit/mod2_reg</twSrc><twDest BELType="FF">vga0/vga_sync_unit/h_count_reg_6</twDest><twTotPathDel>0.434</twTotPathDel><twClkSkew dest = "0.045" src = "0.040">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga0/vga_sync_unit/mod2_reg</twSrc><twDest BELType='FF'>vga0/vga_sync_unit/h_count_reg_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>vga0/vga_sync_unit/mod2_reg</twComp><twBEL>vga0/vga_sync_unit/mod2_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.340</twDelInfo><twComp>vga0/vga_sync_unit/mod2_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y32.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;7&gt;</twComp><twBEL>vga0/vga_sync_unit/h_count_reg_6</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.340</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga0/vga_sync_unit/h_count_reg_5 (SLICE_X4Y32.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">vga0/vga_sync_unit/mod2_reg</twSrc><twDest BELType="FF">vga0/vga_sync_unit/h_count_reg_5</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew dest = "0.045" src = "0.040">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga0/vga_sync_unit/mod2_reg</twSrc><twDest BELType='FF'>vga0/vga_sync_unit/h_count_reg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twSrcClk><twPathDel><twSite>SLICE_X5Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>vga0/vga_sync_unit/mod2_reg</twComp><twBEL>vga0/vga_sync_unit/mod2_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.340</twDelInfo><twComp>vga0/vga_sync_unit/mod2_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y32.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>vga0/vga_sync_unit/h_count_reg&lt;7&gt;</twComp><twBEL>vga0/vga_sync_unit/h_count_reg_5</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.340</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50Mhz</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_pll0_clk0 = PERIOD TIMEGRP &quot;pll0_clk0&quot; TS_PER_CLK50 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="pll0/clkout2_buf/I0" logResource="pll0/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="pll0/clk0"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="vga0/vga_sync_unit/h_count_reg&lt;3&gt;/CLK" logResource="vga0/vga_sync_unit/h_count_reg_0/CK" locationPin="SLICE_X4Y31.CLK" clockNet="clk_50Mhz"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="vga0/vga_sync_unit/h_count_reg&lt;3&gt;/CLK" logResource="vga0/vga_sync_unit/h_count_reg_1/CK" locationPin="SLICE_X4Y31.CLK" clockNet="clk_50Mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="91"><twConstRollup name="TS_PER_CLK50" fullName="TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="8.000" errors="0" errorRollup="0" items="0" itemsRollup="2588"/><twConstRollup name="TS_pll0_clk2x" fullName="TS_pll0_clk2x = PERIOD TIMEGRP &quot;pll0_clk2x&quot; TS_PER_CLK50 / 2 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="1913" itemsRollup="0"/><twConstRollup name="TS_pll0_clk0" fullName="TS_pll0_clk0 = PERIOD TIMEGRP &quot;pll0_clk0&quot; TS_PER_CLK50 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="4.317" actualRollup="N/A" errors="0" errorRollup="0" items="675" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="92">0</twUnmetConstCnt><twDataSheet anchorID="93" twNameLen="15"><twClk2SUList anchorID="94" twDestWidth="8"><twDest>OSC_FPGA</twDest><twClk2SU><twSrc>OSC_FPGA</twSrc><twRiseRise>4.317</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="95" twDestWidth="11"><twDest>SYS_SPI_SCK</twDest><twClk2SU><twSrc>SYS_SPI_SCK</twSrc><twRiseRise>4.132</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="96"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>3553</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>994</twConnCnt></twConstCov><twStats anchorID="97"><twMinPer>8.000</twMinPer><twFootnote number="1" /><twMaxFreq>125.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Mar 30 22:20:30 2014 </twTimestamp></twFoot><twClientInfo anchorID="98"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 398 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
