INFO: [VRFC 10-2263] Analyzing Verilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/Block_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/GR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/dmcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/instructionmen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionmen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplicationDivisionUnit
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'controlunit' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/controlunit.v:23]
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/ALU.v:22]
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/ALU.v:50]
INFO: [VRFC 10-311] analyzing module adder_4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder_4' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/ALU.v:80]
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DM' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/DM.v:23]
INFO: [VRFC 10-311] analyzing module GR
WARNING: [VRFC 10-3609] overwriting previous definition of module 'GR' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/GR.v:23]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module alucontrol
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alucontrol' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/alucontrol.v:25]
INFO: [VRFC 10-311] analyzing module instructionmen
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instructionmen' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/instructionmen.v:23]
INFO: [VRFC 10-311] analyzing module IF_ID
WARNING: [VRFC 10-3609] overwriting previous definition of module 'IF_ID' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/IF_ID.v:23]
INFO: [VRFC 10-311] analyzing module ID_EX
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ID_EX' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/ID_EX.v:23]
INFO: [VRFC 10-311] analyzing module EX_MEM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'EX_MEM' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/EX_MEM.v:23]
INFO: [VRFC 10-311] analyzing module MEM_WB
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MEM_WB' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/MEM_WB.v:23]
INFO: [VRFC 10-311] analyzing module Block_unit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Block_unit' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/Block_unit.v:43]
INFO: [VRFC 10-311] analyzing module Forwarding_unit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Forwarding_unit' [E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/Forwarding_unit.v:31]
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-311] analyzing module shiftleft2_26
INFO: [VRFC 10-311] analyzing module shiftleft2_32
INFO: [VRFC 10-311] analyzing module signextended
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-311] analyzing module mux2_2
INFO: [VRFC 10-311] analyzing module mux2_2_2
INFO: [VRFC 10-311] analyzing module mux3_2
INFO: [VRFC 10-311] analyzing module mux4_3
INFO: [VRFC 10-311] analyzing module shiftleft16_16
INFO: [VRFC 10-311] analyzing module nadd
INFO: [VRFC 10-311] analyzing module Equel_unit
INFO: [VRFC 10-311] analyzing module syscall_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/learn/cpuhomework/Pipeline50/pipline50/pipline50.srcs/sources_1/new/mutcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutcontrol
