var F2837xD__sysctrl_8h =
[
    [ "DEVCFGLOCK1_BITS", "structDEVCFGLOCK1__BITS.html", "structDEVCFGLOCK1__BITS" ],
    [ "DEVCFGLOCK1_REG", "unionDEVCFGLOCK1__REG.html", "unionDEVCFGLOCK1__REG" ],
    [ "PARTIDL_BITS", "structPARTIDL__BITS.html", "structPARTIDL__BITS" ],
    [ "PARTIDL_REG", "unionPARTIDL__REG.html", "unionPARTIDL__REG" ],
    [ "PARTIDH_BITS", "structPARTIDH__BITS.html", "structPARTIDH__BITS" ],
    [ "PARTIDH_REG", "unionPARTIDH__REG.html", "unionPARTIDH__REG" ],
    [ "DC0_BITS", "structDC0__BITS.html", "structDC0__BITS" ],
    [ "DC0_REG", "unionDC0__REG.html", "unionDC0__REG" ],
    [ "DC1_BITS", "structDC1__BITS.html", "structDC1__BITS" ],
    [ "DC1_REG", "unionDC1__REG.html", "unionDC1__REG" ],
    [ "DC2_BITS", "structDC2__BITS.html", "structDC2__BITS" ],
    [ "DC2_REG", "unionDC2__REG.html", "unionDC2__REG" ],
    [ "DC3_BITS", "structDC3__BITS.html", "structDC3__BITS" ],
    [ "DC3_REG", "unionDC3__REG.html", "unionDC3__REG" ],
    [ "DC4_BITS", "structDC4__BITS.html", "structDC4__BITS" ],
    [ "DC4_REG", "unionDC4__REG.html", "unionDC4__REG" ],
    [ "DC5_BITS", "structDC5__BITS.html", "structDC5__BITS" ],
    [ "DC5_REG", "unionDC5__REG.html", "unionDC5__REG" ],
    [ "DC6_BITS", "structDC6__BITS.html", "structDC6__BITS" ],
    [ "DC6_REG", "unionDC6__REG.html", "unionDC6__REG" ],
    [ "DC7_BITS", "structDC7__BITS.html", "structDC7__BITS" ],
    [ "DC7_REG", "unionDC7__REG.html", "unionDC7__REG" ],
    [ "DC8_BITS", "structDC8__BITS.html", "structDC8__BITS" ],
    [ "DC8_REG", "unionDC8__REG.html", "unionDC8__REG" ],
    [ "DC9_BITS", "structDC9__BITS.html", "structDC9__BITS" ],
    [ "DC9_REG", "unionDC9__REG.html", "unionDC9__REG" ],
    [ "DC10_BITS", "structDC10__BITS.html", "structDC10__BITS" ],
    [ "DC10_REG", "unionDC10__REG.html", "unionDC10__REG" ],
    [ "DC11_BITS", "structDC11__BITS.html", "structDC11__BITS" ],
    [ "DC11_REG", "unionDC11__REG.html", "unionDC11__REG" ],
    [ "DC12_BITS", "structDC12__BITS.html", "structDC12__BITS" ],
    [ "DC12_REG", "unionDC12__REG.html", "unionDC12__REG" ],
    [ "DC13_BITS", "structDC13__BITS.html", "structDC13__BITS" ],
    [ "DC13_REG", "unionDC13__REG.html", "unionDC13__REG" ],
    [ "DC14_BITS", "structDC14__BITS.html", "structDC14__BITS" ],
    [ "DC14_REG", "unionDC14__REG.html", "unionDC14__REG" ],
    [ "DC15_BITS", "structDC15__BITS.html", "structDC15__BITS" ],
    [ "DC15_REG", "unionDC15__REG.html", "unionDC15__REG" ],
    [ "DC17_BITS", "structDC17__BITS.html", "structDC17__BITS" ],
    [ "DC17_REG", "unionDC17__REG.html", "unionDC17__REG" ],
    [ "DC18_BITS", "structDC18__BITS.html", "structDC18__BITS" ],
    [ "DC18_REG", "unionDC18__REG.html", "unionDC18__REG" ],
    [ "DC19_BITS", "structDC19__BITS.html", "structDC19__BITS" ],
    [ "DC19_REG", "unionDC19__REG.html", "unionDC19__REG" ],
    [ "DC20_BITS", "structDC20__BITS.html", "structDC20__BITS" ],
    [ "DC20_REG", "unionDC20__REG.html", "unionDC20__REG" ],
    [ "PERCNF1_BITS", "structPERCNF1__BITS.html", "structPERCNF1__BITS" ],
    [ "PERCNF1_REG", "unionPERCNF1__REG.html", "unionPERCNF1__REG" ],
    [ "FUSEERR_BITS", "structFUSEERR__BITS.html", "structFUSEERR__BITS" ],
    [ "FUSEERR_REG", "unionFUSEERR__REG.html", "unionFUSEERR__REG" ],
    [ "SOFTPRES0_BITS", "structSOFTPRES0__BITS.html", "structSOFTPRES0__BITS" ],
    [ "SOFTPRES0_REG", "unionSOFTPRES0__REG.html", "unionSOFTPRES0__REG" ],
    [ "SOFTPRES1_BITS", "structSOFTPRES1__BITS.html", "structSOFTPRES1__BITS" ],
    [ "SOFTPRES1_REG", "unionSOFTPRES1__REG.html", "unionSOFTPRES1__REG" ],
    [ "SOFTPRES2_BITS", "structSOFTPRES2__BITS.html", "structSOFTPRES2__BITS" ],
    [ "SOFTPRES2_REG", "unionSOFTPRES2__REG.html", "unionSOFTPRES2__REG" ],
    [ "SOFTPRES3_BITS", "structSOFTPRES3__BITS.html", "structSOFTPRES3__BITS" ],
    [ "SOFTPRES3_REG", "unionSOFTPRES3__REG.html", "unionSOFTPRES3__REG" ],
    [ "SOFTPRES4_BITS", "structSOFTPRES4__BITS.html", "structSOFTPRES4__BITS" ],
    [ "SOFTPRES4_REG", "unionSOFTPRES4__REG.html", "unionSOFTPRES4__REG" ],
    [ "SOFTPRES6_BITS", "structSOFTPRES6__BITS.html", "structSOFTPRES6__BITS" ],
    [ "SOFTPRES6_REG", "unionSOFTPRES6__REG.html", "unionSOFTPRES6__REG" ],
    [ "SOFTPRES7_BITS", "structSOFTPRES7__BITS.html", "structSOFTPRES7__BITS" ],
    [ "SOFTPRES7_REG", "unionSOFTPRES7__REG.html", "unionSOFTPRES7__REG" ],
    [ "SOFTPRES8_BITS", "structSOFTPRES8__BITS.html", "structSOFTPRES8__BITS" ],
    [ "SOFTPRES8_REG", "unionSOFTPRES8__REG.html", "unionSOFTPRES8__REG" ],
    [ "SOFTPRES9_BITS", "structSOFTPRES9__BITS.html", "structSOFTPRES9__BITS" ],
    [ "SOFTPRES9_REG", "unionSOFTPRES9__REG.html", "unionSOFTPRES9__REG" ],
    [ "SOFTPRES11_BITS", "structSOFTPRES11__BITS.html", "structSOFTPRES11__BITS" ],
    [ "SOFTPRES11_REG", "unionSOFTPRES11__REG.html", "unionSOFTPRES11__REG" ],
    [ "SOFTPRES13_BITS", "structSOFTPRES13__BITS.html", "structSOFTPRES13__BITS" ],
    [ "SOFTPRES13_REG", "unionSOFTPRES13__REG.html", "unionSOFTPRES13__REG" ],
    [ "SOFTPRES14_BITS", "structSOFTPRES14__BITS.html", "structSOFTPRES14__BITS" ],
    [ "SOFTPRES14_REG", "unionSOFTPRES14__REG.html", "unionSOFTPRES14__REG" ],
    [ "SOFTPRES16_BITS", "structSOFTPRES16__BITS.html", "structSOFTPRES16__BITS" ],
    [ "SOFTPRES16_REG", "unionSOFTPRES16__REG.html", "unionSOFTPRES16__REG" ],
    [ "CPUSEL0_BITS", "structCPUSEL0__BITS.html", "structCPUSEL0__BITS" ],
    [ "CPUSEL0_REG", "unionCPUSEL0__REG.html", "unionCPUSEL0__REG" ],
    [ "CPUSEL1_BITS", "structCPUSEL1__BITS.html", "structCPUSEL1__BITS" ],
    [ "CPUSEL1_REG", "unionCPUSEL1__REG.html", "unionCPUSEL1__REG" ],
    [ "CPUSEL2_BITS", "structCPUSEL2__BITS.html", "structCPUSEL2__BITS" ],
    [ "CPUSEL2_REG", "unionCPUSEL2__REG.html", "unionCPUSEL2__REG" ],
    [ "CPUSEL4_BITS", "structCPUSEL4__BITS.html", "structCPUSEL4__BITS" ],
    [ "CPUSEL4_REG", "unionCPUSEL4__REG.html", "unionCPUSEL4__REG" ],
    [ "CPUSEL5_BITS", "structCPUSEL5__BITS.html", "structCPUSEL5__BITS" ],
    [ "CPUSEL5_REG", "unionCPUSEL5__REG.html", "unionCPUSEL5__REG" ],
    [ "CPUSEL6_BITS", "structCPUSEL6__BITS.html", "structCPUSEL6__BITS" ],
    [ "CPUSEL6_REG", "unionCPUSEL6__REG.html", "unionCPUSEL6__REG" ],
    [ "CPUSEL7_BITS", "structCPUSEL7__BITS.html", "structCPUSEL7__BITS" ],
    [ "CPUSEL7_REG", "unionCPUSEL7__REG.html", "unionCPUSEL7__REG" ],
    [ "CPUSEL8_BITS", "structCPUSEL8__BITS.html", "structCPUSEL8__BITS" ],
    [ "CPUSEL8_REG", "unionCPUSEL8__REG.html", "unionCPUSEL8__REG" ],
    [ "CPUSEL9_BITS", "structCPUSEL9__BITS.html", "structCPUSEL9__BITS" ],
    [ "CPUSEL9_REG", "unionCPUSEL9__REG.html", "unionCPUSEL9__REG" ],
    [ "CPUSEL11_BITS", "structCPUSEL11__BITS.html", "structCPUSEL11__BITS" ],
    [ "CPUSEL11_REG", "unionCPUSEL11__REG.html", "unionCPUSEL11__REG" ],
    [ "CPUSEL12_BITS", "structCPUSEL12__BITS.html", "structCPUSEL12__BITS" ],
    [ "CPUSEL12_REG", "unionCPUSEL12__REG.html", "unionCPUSEL12__REG" ],
    [ "CPUSEL14_BITS", "structCPUSEL14__BITS.html", "structCPUSEL14__BITS" ],
    [ "CPUSEL14_REG", "unionCPUSEL14__REG.html", "unionCPUSEL14__REG" ],
    [ "CPU2RESCTL_BITS", "structCPU2RESCTL__BITS.html", "structCPU2RESCTL__BITS" ],
    [ "CPU2RESCTL_REG", "unionCPU2RESCTL__REG.html", "unionCPU2RESCTL__REG" ],
    [ "RSTSTAT_BITS", "structRSTSTAT__BITS.html", "structRSTSTAT__BITS" ],
    [ "RSTSTAT_REG", "unionRSTSTAT__REG.html", "unionRSTSTAT__REG" ],
    [ "LPMSTAT_BITS", "structLPMSTAT__BITS.html", "structLPMSTAT__BITS" ],
    [ "LPMSTAT_REG", "unionLPMSTAT__REG.html", "unionLPMSTAT__REG" ],
    [ "SYSDBGCTL_BITS", "structSYSDBGCTL__BITS.html", "structSYSDBGCTL__BITS" ],
    [ "SYSDBGCTL_REG", "unionSYSDBGCTL__REG.html", "unionSYSDBGCTL__REG" ],
    [ "DEV_CFG_REGS", "structDEV__CFG__REGS.html", "structDEV__CFG__REGS" ],
    [ "CLKSEM_BITS", "structCLKSEM__BITS.html", "structCLKSEM__BITS" ],
    [ "CLKSEM_REG", "unionCLKSEM__REG.html", "unionCLKSEM__REG" ],
    [ "CLKCFGLOCK1_BITS", "structCLKCFGLOCK1__BITS.html", "structCLKCFGLOCK1__BITS" ],
    [ "CLKCFGLOCK1_REG", "unionCLKCFGLOCK1__REG.html", "unionCLKCFGLOCK1__REG" ],
    [ "CLKSRCCTL1_BITS", "structCLKSRCCTL1__BITS.html", "structCLKSRCCTL1__BITS" ],
    [ "CLKSRCCTL1_REG", "unionCLKSRCCTL1__REG.html", "unionCLKSRCCTL1__REG" ],
    [ "CLKSRCCTL2_BITS", "structCLKSRCCTL2__BITS.html", "structCLKSRCCTL2__BITS" ],
    [ "CLKSRCCTL2_REG", "unionCLKSRCCTL2__REG.html", "unionCLKSRCCTL2__REG" ],
    [ "CLKSRCCTL3_BITS", "structCLKSRCCTL3__BITS.html", "structCLKSRCCTL3__BITS" ],
    [ "CLKSRCCTL3_REG", "unionCLKSRCCTL3__REG.html", "unionCLKSRCCTL3__REG" ],
    [ "SYSPLLCTL1_BITS", "structSYSPLLCTL1__BITS.html", "structSYSPLLCTL1__BITS" ],
    [ "SYSPLLCTL1_REG", "unionSYSPLLCTL1__REG.html", "unionSYSPLLCTL1__REG" ],
    [ "SYSPLLMULT_BITS", "structSYSPLLMULT__BITS.html", "structSYSPLLMULT__BITS" ],
    [ "SYSPLLMULT_REG", "unionSYSPLLMULT__REG.html", "unionSYSPLLMULT__REG" ],
    [ "SYSPLLSTS_BITS", "structSYSPLLSTS__BITS.html", "structSYSPLLSTS__BITS" ],
    [ "SYSPLLSTS_REG", "unionSYSPLLSTS__REG.html", "unionSYSPLLSTS__REG" ],
    [ "AUXPLLCTL1_BITS", "structAUXPLLCTL1__BITS.html", "structAUXPLLCTL1__BITS" ],
    [ "AUXPLLCTL1_REG", "unionAUXPLLCTL1__REG.html", "unionAUXPLLCTL1__REG" ],
    [ "AUXPLLMULT_BITS", "structAUXPLLMULT__BITS.html", "structAUXPLLMULT__BITS" ],
    [ "AUXPLLMULT_REG", "unionAUXPLLMULT__REG.html", "unionAUXPLLMULT__REG" ],
    [ "AUXPLLSTS_BITS", "structAUXPLLSTS__BITS.html", "structAUXPLLSTS__BITS" ],
    [ "AUXPLLSTS_REG", "unionAUXPLLSTS__REG.html", "unionAUXPLLSTS__REG" ],
    [ "SYSCLKDIVSEL_BITS", "structSYSCLKDIVSEL__BITS.html", "structSYSCLKDIVSEL__BITS" ],
    [ "SYSCLKDIVSEL_REG", "unionSYSCLKDIVSEL__REG.html", "unionSYSCLKDIVSEL__REG" ],
    [ "AUXCLKDIVSEL_BITS", "structAUXCLKDIVSEL__BITS.html", "structAUXCLKDIVSEL__BITS" ],
    [ "AUXCLKDIVSEL_REG", "unionAUXCLKDIVSEL__REG.html", "unionAUXCLKDIVSEL__REG" ],
    [ "PERCLKDIVSEL_BITS", "structPERCLKDIVSEL__BITS.html", "structPERCLKDIVSEL__BITS" ],
    [ "PERCLKDIVSEL_REG", "unionPERCLKDIVSEL__REG.html", "unionPERCLKDIVSEL__REG" ],
    [ "XCLKOUTDIVSEL_BITS", "structXCLKOUTDIVSEL__BITS.html", "structXCLKOUTDIVSEL__BITS" ],
    [ "XCLKOUTDIVSEL_REG", "unionXCLKOUTDIVSEL__REG.html", "unionXCLKOUTDIVSEL__REG" ],
    [ "LOSPCP_BITS", "structLOSPCP__BITS.html", "structLOSPCP__BITS" ],
    [ "LOSPCP_REG", "unionLOSPCP__REG.html", "unionLOSPCP__REG" ],
    [ "MCDCR_BITS", "structMCDCR__BITS.html", "structMCDCR__BITS" ],
    [ "MCDCR_REG", "unionMCDCR__REG.html", "unionMCDCR__REG" ],
    [ "X1CNT_BITS", "structX1CNT__BITS.html", "structX1CNT__BITS" ],
    [ "X1CNT_REG", "unionX1CNT__REG.html", "unionX1CNT__REG" ],
    [ "CLK_CFG_REGS", "structCLK__CFG__REGS.html", "structCLK__CFG__REGS" ],
    [ "CPUSYSLOCK1_BITS", "structCPUSYSLOCK1__BITS.html", "structCPUSYSLOCK1__BITS" ],
    [ "CPUSYSLOCK1_REG", "unionCPUSYSLOCK1__REG.html", "unionCPUSYSLOCK1__REG" ],
    [ "IORESTOREADDR_BITS", "structIORESTOREADDR__BITS.html", "structIORESTOREADDR__BITS" ],
    [ "IORESTOREADDR_REG", "unionIORESTOREADDR__REG.html", "unionIORESTOREADDR__REG" ],
    [ "PIEVERRADDR_BITS", "structPIEVERRADDR__BITS.html", "structPIEVERRADDR__BITS" ],
    [ "PIEVERRADDR_REG", "unionPIEVERRADDR__REG.html", "unionPIEVERRADDR__REG" ],
    [ "PCLKCR0_BITS", "structPCLKCR0__BITS.html", "structPCLKCR0__BITS" ],
    [ "PCLKCR0_REG", "unionPCLKCR0__REG.html", "unionPCLKCR0__REG" ],
    [ "PCLKCR1_BITS", "structPCLKCR1__BITS.html", "structPCLKCR1__BITS" ],
    [ "PCLKCR1_REG", "unionPCLKCR1__REG.html", "unionPCLKCR1__REG" ],
    [ "PCLKCR2_BITS", "structPCLKCR2__BITS.html", "structPCLKCR2__BITS" ],
    [ "PCLKCR2_REG", "unionPCLKCR2__REG.html", "unionPCLKCR2__REG" ],
    [ "PCLKCR3_BITS", "structPCLKCR3__BITS.html", "structPCLKCR3__BITS" ],
    [ "PCLKCR3_REG", "unionPCLKCR3__REG.html", "unionPCLKCR3__REG" ],
    [ "PCLKCR4_BITS", "structPCLKCR4__BITS.html", "structPCLKCR4__BITS" ],
    [ "PCLKCR4_REG", "unionPCLKCR4__REG.html", "unionPCLKCR4__REG" ],
    [ "PCLKCR6_BITS", "structPCLKCR6__BITS.html", "structPCLKCR6__BITS" ],
    [ "PCLKCR6_REG", "unionPCLKCR6__REG.html", "unionPCLKCR6__REG" ],
    [ "PCLKCR7_BITS", "structPCLKCR7__BITS.html", "structPCLKCR7__BITS" ],
    [ "PCLKCR7_REG", "unionPCLKCR7__REG.html", "unionPCLKCR7__REG" ],
    [ "PCLKCR8_BITS", "structPCLKCR8__BITS.html", "structPCLKCR8__BITS" ],
    [ "PCLKCR8_REG", "unionPCLKCR8__REG.html", "unionPCLKCR8__REG" ],
    [ "PCLKCR9_BITS", "structPCLKCR9__BITS.html", "structPCLKCR9__BITS" ],
    [ "PCLKCR9_REG", "unionPCLKCR9__REG.html", "unionPCLKCR9__REG" ],
    [ "PCLKCR10_BITS", "structPCLKCR10__BITS.html", "structPCLKCR10__BITS" ],
    [ "PCLKCR10_REG", "unionPCLKCR10__REG.html", "unionPCLKCR10__REG" ],
    [ "PCLKCR11_BITS", "structPCLKCR11__BITS.html", "structPCLKCR11__BITS" ],
    [ "PCLKCR11_REG", "unionPCLKCR11__REG.html", "unionPCLKCR11__REG" ],
    [ "PCLKCR12_BITS", "structPCLKCR12__BITS.html", "structPCLKCR12__BITS" ],
    [ "PCLKCR12_REG", "unionPCLKCR12__REG.html", "unionPCLKCR12__REG" ],
    [ "PCLKCR13_BITS", "structPCLKCR13__BITS.html", "structPCLKCR13__BITS" ],
    [ "PCLKCR13_REG", "unionPCLKCR13__REG.html", "unionPCLKCR13__REG" ],
    [ "PCLKCR14_BITS", "structPCLKCR14__BITS.html", "structPCLKCR14__BITS" ],
    [ "PCLKCR14_REG", "unionPCLKCR14__REG.html", "unionPCLKCR14__REG" ],
    [ "PCLKCR16_BITS", "structPCLKCR16__BITS.html", "structPCLKCR16__BITS" ],
    [ "PCLKCR16_REG", "unionPCLKCR16__REG.html", "unionPCLKCR16__REG" ],
    [ "SECMSEL_BITS", "structSECMSEL__BITS.html", "structSECMSEL__BITS" ],
    [ "SECMSEL_REG", "unionSECMSEL__REG.html", "unionSECMSEL__REG" ],
    [ "LPMCR_BITS", "structLPMCR__BITS.html", "structLPMCR__BITS" ],
    [ "LPMCR_REG", "unionLPMCR__REG.html", "unionLPMCR__REG" ],
    [ "GPIOLPMSEL0_BITS", "structGPIOLPMSEL0__BITS.html", "structGPIOLPMSEL0__BITS" ],
    [ "GPIOLPMSEL0_REG", "unionGPIOLPMSEL0__REG.html", "unionGPIOLPMSEL0__REG" ],
    [ "GPIOLPMSEL1_BITS", "structGPIOLPMSEL1__BITS.html", "structGPIOLPMSEL1__BITS" ],
    [ "GPIOLPMSEL1_REG", "unionGPIOLPMSEL1__REG.html", "unionGPIOLPMSEL1__REG" ],
    [ "TMR2CLKCTL_BITS", "structTMR2CLKCTL__BITS.html", "structTMR2CLKCTL__BITS" ],
    [ "TMR2CLKCTL_REG", "unionTMR2CLKCTL__REG.html", "unionTMR2CLKCTL__REG" ],
    [ "RESC_BITS", "structRESC__BITS.html", "structRESC__BITS" ],
    [ "RESC_REG", "unionRESC__REG.html", "unionRESC__REG" ],
    [ "CPU_SYS_REGS", "structCPU__SYS__REGS.html", "structCPU__SYS__REGS" ],
    [ "SCSR_BITS", "structSCSR__BITS.html", "structSCSR__BITS" ],
    [ "SCSR_REG", "unionSCSR__REG.html", "unionSCSR__REG" ],
    [ "WDCNTR_BITS", "structWDCNTR__BITS.html", "structWDCNTR__BITS" ],
    [ "WDCNTR_REG", "unionWDCNTR__REG.html", "unionWDCNTR__REG" ],
    [ "WDKEY_BITS", "structWDKEY__BITS.html", "structWDKEY__BITS" ],
    [ "WDKEY_REG", "unionWDKEY__REG.html", "unionWDKEY__REG" ],
    [ "WDCR_BITS", "structWDCR__BITS.html", "structWDCR__BITS" ],
    [ "WDCR_REG", "unionWDCR__REG.html", "unionWDCR__REG" ],
    [ "WDWCR_BITS", "structWDWCR__BITS.html", "structWDWCR__BITS" ],
    [ "WDWCR_REG", "unionWDWCR__REG.html", "unionWDWCR__REG" ],
    [ "WD_REGS", "structWD__REGS.html", "structWD__REGS" ],
    [ "CLA1TASKSRCSELLOCK_BITS", "structCLA1TASKSRCSELLOCK__BITS.html", "structCLA1TASKSRCSELLOCK__BITS" ],
    [ "CLA1TASKSRCSELLOCK_REG", "unionCLA1TASKSRCSELLOCK__REG.html", "unionCLA1TASKSRCSELLOCK__REG" ],
    [ "DMACHSRCSELLOCK_BITS", "structDMACHSRCSELLOCK__BITS.html", "structDMACHSRCSELLOCK__BITS" ],
    [ "DMACHSRCSELLOCK_REG", "unionDMACHSRCSELLOCK__REG.html", "unionDMACHSRCSELLOCK__REG" ],
    [ "CLA1TASKSRCSEL1_BITS", "structCLA1TASKSRCSEL1__BITS.html", "structCLA1TASKSRCSEL1__BITS" ],
    [ "CLA1TASKSRCSEL1_REG", "unionCLA1TASKSRCSEL1__REG.html", "unionCLA1TASKSRCSEL1__REG" ],
    [ "CLA1TASKSRCSEL2_BITS", "structCLA1TASKSRCSEL2__BITS.html", "structCLA1TASKSRCSEL2__BITS" ],
    [ "CLA1TASKSRCSEL2_REG", "unionCLA1TASKSRCSEL2__REG.html", "unionCLA1TASKSRCSEL2__REG" ],
    [ "DMACHSRCSEL1_BITS", "structDMACHSRCSEL1__BITS.html", "structDMACHSRCSEL1__BITS" ],
    [ "DMACHSRCSEL1_REG", "unionDMACHSRCSEL1__REG.html", "unionDMACHSRCSEL1__REG" ],
    [ "DMACHSRCSEL2_BITS", "structDMACHSRCSEL2__BITS.html", "structDMACHSRCSEL2__BITS" ],
    [ "DMACHSRCSEL2_REG", "unionDMACHSRCSEL2__REG.html", "unionDMACHSRCSEL2__REG" ],
    [ "DMA_CLA_SRC_SEL_REGS", "structDMA__CLA__SRC__SEL__REGS.html", "structDMA__CLA__SRC__SEL__REGS" ],
    [ "SYNCSELECT_BITS", "structSYNCSELECT__BITS.html", "structSYNCSELECT__BITS" ],
    [ "SYNCSELECT_REG", "unionSYNCSELECT__REG.html", "unionSYNCSELECT__REG" ],
    [ "ADCSOCOUTSELECT_BITS", "structADCSOCOUTSELECT__BITS.html", "structADCSOCOUTSELECT__BITS" ],
    [ "ADCSOCOUTSELECT_REG", "unionADCSOCOUTSELECT__REG.html", "unionADCSOCOUTSELECT__REG" ],
    [ "SYNCSOCLOCK_BITS", "structSYNCSOCLOCK__BITS.html", "structSYNCSOCLOCK__BITS" ],
    [ "SYNCSOCLOCK_REG", "unionSYNCSOCLOCK__REG.html", "unionSYNCSOCLOCK__REG" ],
    [ "SYNC_SOC_REGS", "structSYNC__SOC__REGS.html", "structSYNC__SOC__REGS" ]
];