LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
--USE ieee.std_logic_unsigned.ALL; -- synopsis-developed file not recommended for new designs
--USE ieee.std_logic_arith.ALL;   
USE ieee.numeric_std.ALL;          -- IEEE-developed file forces explicit typing
-- Common type casts 
-- std_logic_vector(S)			std_logic_vector(U) 			-- from U/S to V
-- signed(V)						unsigned(V)						-- from V to U/S

ENTITY ADD IS
PORT (add1,add2: IN std_logic_vector(31 DOWNTO 0);
		Q: OUT std_logic_vector(31 DOWNTO 0));
END ADD;

ARCHITECTURE Beh OF ADD IS BEGIN PROCESS(add1,add2) BEGIN
		Q <= std_logic_vector(signed(add1)+signed(add2));
end process;
END Beh;