https://cwe.mitre.org/data/definitions/284.html

- [[CWE-269(improper-privilege-managment)]]
- [[CWE-282(Improper-Ownership-Management)]]
- [[CWE-285(improper-authorization)]]
- [[CWE-286(Incorrect-user-manager)]]
- [[CWE-287(improper-authentication)]]
- [[CWE-346(Origin-Validation-Error)]]
- [[CWE-749(Exposed-Dangerous-Method-or-Function)]]
- 
|ParentOf|![Class](https://cwe.mitre.org/images/icons/class.gif)|[923](https://cwe.mitre.org/data/definitions/923.html)|Improper Restriction of Communication Channel to Intended Endpoints|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1191](https://cwe.mitre.org/data/definitions/1191.html)|On-Chip Debug and Test Interface With Improper Access Control|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1220](https://cwe.mitre.org/data/definitions/1220.html)|Insufficient Granularity of Access Control|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1224](https://cwe.mitre.org/data/definitions/1224.html)|Improper Restriction of Write-Once Bit Fields|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1231](https://cwe.mitre.org/data/definitions/1231.html)|Improper Prevention of Lock Bit Modification|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1233](https://cwe.mitre.org/data/definitions/1233.html)|Security-Sensitive Hardware Controls with Missing Lock Bit Protection|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1252](https://cwe.mitre.org/data/definitions/1252.html)|CPU Hardware Not Configured to Support Exclusivity of Write and Execute Operations|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1257](https://cwe.mitre.org/data/definitions/1257.html)|Improper Access Control Applied to Mirrored or Aliased Memory Regions|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1259](https://cwe.mitre.org/data/definitions/1259.html)|Improper Restriction of Security Token Assignment|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1260](https://cwe.mitre.org/data/definitions/1260.html)|Improper Handling of Overlap Between Protected Memory Ranges|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1262](https://cwe.mitre.org/data/definitions/1262.html)|Improper Access Control for Register Interface|
|ParentOf|![Class](https://cwe.mitre.org/images/icons/class.gif)|[1263](https://cwe.mitre.org/data/definitions/1263.html)|Improper Physical Access Control|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1267](https://cwe.mitre.org/data/definitions/1267.html)|Policy Uses Obsolete Encoding|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1268](https://cwe.mitre.org/data/definitions/1268.html)|Policy Privileges are not Assigned Consistently Between Control and Data Agents|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1270](https://cwe.mitre.org/data/definitions/1270.html)|Generation of Incorrect Security Tokens|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1274](https://cwe.mitre.org/data/definitions/1274.html)|Improper Access Control for Volatile Memory Containing Boot Code|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1276](https://cwe.mitre.org/data/definitions/1276.html)|Hardware Child Block Incorrectly Connected to Parent System|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1280](https://cwe.mitre.org/data/definitions/1280.html)|Access Control Check Implemented After Asset is Accessed|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1283](https://cwe.mitre.org/data/definitions/1283.html)|Mutable Attestation or Measurement Reporting Data|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1290](https://cwe.mitre.org/data/definitions/1290.html)|Incorrect Decoding of Security Identifiers|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1292](https://cwe.mitre.org/data/definitions/1292.html)|Incorrect Conversion of Security Identifiers|
|ParentOf|![Class](https://cwe.mitre.org/images/icons/class.gif)|[1294](https://cwe.mitre.org/data/definitions/1294.html)|Insecure Security Identifier Mechanism|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1296](https://cwe.mitre.org/data/definitions/1296.html)|Incorrect Chaining or Granularity of Debug Components|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1304](https://cwe.mitre.org/data/definitions/1304.html)|Improperly Preserved Integrity of Hardware Configuration State During a Power Save/Restore Operation|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1311](https://cwe.mitre.org/data/definitions/1311.html)|Improper Translation of Security Attributes by Fabric Bridge|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1312](https://cwe.mitre.org/data/definitions/1312.html)|Missing Protection for Mirrored Regions in On-Chip Fabric Firewall|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1313](https://cwe.mitre.org/data/definitions/1313.html)|Hardware Allows Activation of Test or Debug Logic at Runtime|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1315](https://cwe.mitre.org/data/definitions/1315.html)|Improper Setting of Bus Controlling Capability in Fabric End-point|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1316](https://cwe.mitre.org/data/definitions/1316.html)|Fabric-Address Map Allows Programming of Unwarranted Overlaps of Protected and Unprotected Ranges|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1317](https://cwe.mitre.org/data/definitions/1317.html)|Improper Access Control in Fabric Bridge|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1320](https://cwe.mitre.org/data/definitions/1320.html)|Improper Protection for Outbound Error Messages and Alert Signals|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1323](https://cwe.mitre.org/data/definitions/1323.html)|Improper Management of Sensitive Trace Data|
|ParentOf|![Base](https://cwe.mitre.org/images/icons/base.gif)|[1334](https://cwe.mitre.org/data/definitions/1334.html)|Unauthorized Error Injection Can Degrade Hardware Redundancy|