// Seed: 933518997
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input logic id_6
);
  assign id_5 = id_3;
  assign id_1 = 1;
  assign id_5 = 1;
endmodule
module module_1 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8,
    output id_9,
    output id_10,
    output id_11
    , id_15,
    input id_12,
    output id_13,
    input id_14
);
  assign id_13 = 1 - id_0;
endmodule
