
ELCO_TX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000024f8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080025b8  080025b8  000125b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025f0  080025f0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080025f0  080025f0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080025f0  080025f0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025f0  080025f0  000125f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080025f4  080025f4  000125f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080025f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  2000000c  08002604  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  08002604  000200ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008f4e  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000015e5  00000000  00000000  00028f82  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b28  00000000  00000000  0002a568  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a60  00000000  00000000  0002b090  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000158b2  00000000  00000000  0002baf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008081  00000000  00000000  000413a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007b8ca  00000000  00000000  00049423  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c4ced  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002800  00000000  00000000  000c4d68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080025a0 	.word	0x080025a0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080025a0 	.word	0x080025a0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fa82 	bl	800072c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f807 	bl	800023a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f8f0 	bl	8000410 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000230:	f000 f8be 	bl	80003b0 <MX_USART2_UART_Init>
  MX_TIM15_Init();
 8000234:	f000 f864 	bl	8000300 <MX_TIM15_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000238:	e7fe      	b.n	8000238 <main+0x18>

0800023a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800023a:	b590      	push	{r4, r7, lr}
 800023c:	b099      	sub	sp, #100	; 0x64
 800023e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000240:	242c      	movs	r4, #44	; 0x2c
 8000242:	193b      	adds	r3, r7, r4
 8000244:	0018      	movs	r0, r3
 8000246:	2334      	movs	r3, #52	; 0x34
 8000248:	001a      	movs	r2, r3
 800024a:	2100      	movs	r1, #0
 800024c:	f002 f9a0 	bl	8002590 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000250:	231c      	movs	r3, #28
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	0018      	movs	r0, r3
 8000256:	2310      	movs	r3, #16
 8000258:	001a      	movs	r2, r3
 800025a:	2100      	movs	r1, #0
 800025c:	f002 f998 	bl	8002590 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000260:	003b      	movs	r3, r7
 8000262:	0018      	movs	r0, r3
 8000264:	231c      	movs	r3, #28
 8000266:	001a      	movs	r2, r3
 8000268:	2100      	movs	r1, #0
 800026a:	f002 f991 	bl	8002590 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800026e:	0021      	movs	r1, r4
 8000270:	187b      	adds	r3, r7, r1
 8000272:	2202      	movs	r2, #2
 8000274:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000276:	187b      	adds	r3, r7, r1
 8000278:	2201      	movs	r2, #1
 800027a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800027c:	187b      	adds	r3, r7, r1
 800027e:	2210      	movs	r2, #16
 8000280:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000282:	187b      	adds	r3, r7, r1
 8000284:	2202      	movs	r2, #2
 8000286:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000288:	187b      	adds	r3, r7, r1
 800028a:	2280      	movs	r2, #128	; 0x80
 800028c:	0212      	lsls	r2, r2, #8
 800028e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000290:	187b      	adds	r3, r7, r1
 8000292:	2280      	movs	r2, #128	; 0x80
 8000294:	0312      	lsls	r2, r2, #12
 8000296:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000298:	187b      	adds	r3, r7, r1
 800029a:	2200      	movs	r2, #0
 800029c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029e:	187b      	adds	r3, r7, r1
 80002a0:	0018      	movs	r0, r3
 80002a2:	f000 fd37 	bl	8000d14 <HAL_RCC_OscConfig>
 80002a6:	1e03      	subs	r3, r0, #0
 80002a8:	d001      	beq.n	80002ae <SystemClock_Config+0x74>
  {
    Error_Handler();
 80002aa:	f000 f951 	bl	8000550 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ae:	211c      	movs	r1, #28
 80002b0:	187b      	adds	r3, r7, r1
 80002b2:	2207      	movs	r2, #7
 80002b4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	2202      	movs	r2, #2
 80002ba:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2200      	movs	r2, #0
 80002c0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	2200      	movs	r2, #0
 80002c6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2101      	movs	r1, #1
 80002cc:	0018      	movs	r0, r3
 80002ce:	f001 f8a7 	bl	8001420 <HAL_RCC_ClockConfig>
 80002d2:	1e03      	subs	r3, r0, #0
 80002d4:	d001      	beq.n	80002da <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80002d6:	f000 f93b 	bl	8000550 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80002da:	003b      	movs	r3, r7
 80002dc:	2202      	movs	r2, #2
 80002de:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80002e0:	003b      	movs	r3, r7
 80002e2:	2200      	movs	r2, #0
 80002e4:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002e6:	003b      	movs	r3, r7
 80002e8:	0018      	movs	r0, r3
 80002ea:	f001 fa11 	bl	8001710 <HAL_RCCEx_PeriphCLKConfig>
 80002ee:	1e03      	subs	r3, r0, #0
 80002f0:	d001      	beq.n	80002f6 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80002f2:	f000 f92d 	bl	8000550 <Error_Handler>
  }
}
 80002f6:	46c0      	nop			; (mov r8, r8)
 80002f8:	46bd      	mov	sp, r7
 80002fa:	b019      	add	sp, #100	; 0x64
 80002fc:	bd90      	pop	{r4, r7, pc}
	...

08000300 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b086      	sub	sp, #24
 8000304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000306:	2308      	movs	r3, #8
 8000308:	18fb      	adds	r3, r7, r3
 800030a:	0018      	movs	r0, r3
 800030c:	2310      	movs	r3, #16
 800030e:	001a      	movs	r2, r3
 8000310:	2100      	movs	r1, #0
 8000312:	f002 f93d 	bl	8002590 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000316:	003b      	movs	r3, r7
 8000318:	0018      	movs	r0, r3
 800031a:	2308      	movs	r3, #8
 800031c:	001a      	movs	r2, r3
 800031e:	2100      	movs	r1, #0
 8000320:	f002 f936 	bl	8002590 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000324:	4b1f      	ldr	r3, [pc, #124]	; (80003a4 <MX_TIM15_Init+0xa4>)
 8000326:	4a20      	ldr	r2, [pc, #128]	; (80003a8 <MX_TIM15_Init+0xa8>)
 8000328:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 2;
 800032a:	4b1e      	ldr	r3, [pc, #120]	; (80003a4 <MX_TIM15_Init+0xa4>)
 800032c:	2202      	movs	r2, #2
 800032e:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000330:	4b1c      	ldr	r3, [pc, #112]	; (80003a4 <MX_TIM15_Init+0xa4>)
 8000332:	2200      	movs	r2, #0
 8000334:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 7999;
 8000336:	4b1b      	ldr	r3, [pc, #108]	; (80003a4 <MX_TIM15_Init+0xa4>)
 8000338:	4a1c      	ldr	r2, [pc, #112]	; (80003ac <MX_TIM15_Init+0xac>)
 800033a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800033c:	4b19      	ldr	r3, [pc, #100]	; (80003a4 <MX_TIM15_Init+0xa4>)
 800033e:	2200      	movs	r2, #0
 8000340:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000342:	4b18      	ldr	r3, [pc, #96]	; (80003a4 <MX_TIM15_Init+0xa4>)
 8000344:	2200      	movs	r2, #0
 8000346:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000348:	4b16      	ldr	r3, [pc, #88]	; (80003a4 <MX_TIM15_Init+0xa4>)
 800034a:	2200      	movs	r2, #0
 800034c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800034e:	4b15      	ldr	r3, [pc, #84]	; (80003a4 <MX_TIM15_Init+0xa4>)
 8000350:	0018      	movs	r0, r3
 8000352:	f001 fadd 	bl	8001910 <HAL_TIM_Base_Init>
 8000356:	1e03      	subs	r3, r0, #0
 8000358:	d001      	beq.n	800035e <MX_TIM15_Init+0x5e>
  {
    Error_Handler();
 800035a:	f000 f8f9 	bl	8000550 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800035e:	2108      	movs	r1, #8
 8000360:	187b      	adds	r3, r7, r1
 8000362:	2280      	movs	r2, #128	; 0x80
 8000364:	0152      	lsls	r2, r2, #5
 8000366:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8000368:	187a      	adds	r2, r7, r1
 800036a:	4b0e      	ldr	r3, [pc, #56]	; (80003a4 <MX_TIM15_Init+0xa4>)
 800036c:	0011      	movs	r1, r2
 800036e:	0018      	movs	r0, r3
 8000370:	f001 fb1c 	bl	80019ac <HAL_TIM_ConfigClockSource>
 8000374:	1e03      	subs	r3, r0, #0
 8000376:	d001      	beq.n	800037c <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8000378:	f000 f8ea 	bl	8000550 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800037c:	003b      	movs	r3, r7
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000382:	003b      	movs	r3, r7
 8000384:	2200      	movs	r2, #0
 8000386:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000388:	003a      	movs	r2, r7
 800038a:	4b06      	ldr	r3, [pc, #24]	; (80003a4 <MX_TIM15_Init+0xa4>)
 800038c:	0011      	movs	r1, r2
 800038e:	0018      	movs	r0, r3
 8000390:	f001 fce4 	bl	8001d5c <HAL_TIMEx_MasterConfigSynchronization>
 8000394:	1e03      	subs	r3, r0, #0
 8000396:	d001      	beq.n	800039c <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 8000398:	f000 f8da 	bl	8000550 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 800039c:	46c0      	nop			; (mov r8, r8)
 800039e:	46bd      	mov	sp, r7
 80003a0:	b006      	add	sp, #24
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	20000028 	.word	0x20000028
 80003a8:	40014000 	.word	0x40014000
 80003ac:	00001f3f 	.word	0x00001f3f

080003b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003b4:	4b14      	ldr	r3, [pc, #80]	; (8000408 <MX_USART2_UART_Init+0x58>)
 80003b6:	4a15      	ldr	r2, [pc, #84]	; (800040c <MX_USART2_UART_Init+0x5c>)
 80003b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80003ba:	4b13      	ldr	r3, [pc, #76]	; (8000408 <MX_USART2_UART_Init+0x58>)
 80003bc:	2296      	movs	r2, #150	; 0x96
 80003be:	0212      	lsls	r2, r2, #8
 80003c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003c2:	4b11      	ldr	r3, [pc, #68]	; (8000408 <MX_USART2_UART_Init+0x58>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003c8:	4b0f      	ldr	r3, [pc, #60]	; (8000408 <MX_USART2_UART_Init+0x58>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003ce:	4b0e      	ldr	r3, [pc, #56]	; (8000408 <MX_USART2_UART_Init+0x58>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003d4:	4b0c      	ldr	r3, [pc, #48]	; (8000408 <MX_USART2_UART_Init+0x58>)
 80003d6:	220c      	movs	r2, #12
 80003d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003da:	4b0b      	ldr	r3, [pc, #44]	; (8000408 <MX_USART2_UART_Init+0x58>)
 80003dc:	2200      	movs	r2, #0
 80003de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003e0:	4b09      	ldr	r3, [pc, #36]	; (8000408 <MX_USART2_UART_Init+0x58>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003e6:	4b08      	ldr	r3, [pc, #32]	; (8000408 <MX_USART2_UART_Init+0x58>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003ec:	4b06      	ldr	r3, [pc, #24]	; (8000408 <MX_USART2_UART_Init+0x58>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003f2:	4b05      	ldr	r3, [pc, #20]	; (8000408 <MX_USART2_UART_Init+0x58>)
 80003f4:	0018      	movs	r0, r3
 80003f6:	f001 fd0f 	bl	8001e18 <HAL_UART_Init>
 80003fa:	1e03      	subs	r3, r0, #0
 80003fc:	d001      	beq.n	8000402 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80003fe:	f000 f8a7 	bl	8000550 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000402:	46c0      	nop			; (mov r8, r8)
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}
 8000408:	20000068 	.word	0x20000068
 800040c:	40004400 	.word	0x40004400

08000410 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000410:	b590      	push	{r4, r7, lr}
 8000412:	b089      	sub	sp, #36	; 0x24
 8000414:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000416:	240c      	movs	r4, #12
 8000418:	193b      	adds	r3, r7, r4
 800041a:	0018      	movs	r0, r3
 800041c:	2314      	movs	r3, #20
 800041e:	001a      	movs	r2, r3
 8000420:	2100      	movs	r1, #0
 8000422:	f002 f8b5 	bl	8002590 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000426:	4b3b      	ldr	r3, [pc, #236]	; (8000514 <MX_GPIO_Init+0x104>)
 8000428:	695a      	ldr	r2, [r3, #20]
 800042a:	4b3a      	ldr	r3, [pc, #232]	; (8000514 <MX_GPIO_Init+0x104>)
 800042c:	2180      	movs	r1, #128	; 0x80
 800042e:	0309      	lsls	r1, r1, #12
 8000430:	430a      	orrs	r2, r1
 8000432:	615a      	str	r2, [r3, #20]
 8000434:	4b37      	ldr	r3, [pc, #220]	; (8000514 <MX_GPIO_Init+0x104>)
 8000436:	695a      	ldr	r2, [r3, #20]
 8000438:	2380      	movs	r3, #128	; 0x80
 800043a:	031b      	lsls	r3, r3, #12
 800043c:	4013      	ands	r3, r2
 800043e:	60bb      	str	r3, [r7, #8]
 8000440:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000442:	4b34      	ldr	r3, [pc, #208]	; (8000514 <MX_GPIO_Init+0x104>)
 8000444:	695a      	ldr	r2, [r3, #20]
 8000446:	4b33      	ldr	r3, [pc, #204]	; (8000514 <MX_GPIO_Init+0x104>)
 8000448:	2180      	movs	r1, #128	; 0x80
 800044a:	03c9      	lsls	r1, r1, #15
 800044c:	430a      	orrs	r2, r1
 800044e:	615a      	str	r2, [r3, #20]
 8000450:	4b30      	ldr	r3, [pc, #192]	; (8000514 <MX_GPIO_Init+0x104>)
 8000452:	695a      	ldr	r2, [r3, #20]
 8000454:	2380      	movs	r3, #128	; 0x80
 8000456:	03db      	lsls	r3, r3, #15
 8000458:	4013      	ands	r3, r2
 800045a:	607b      	str	r3, [r7, #4]
 800045c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800045e:	4b2d      	ldr	r3, [pc, #180]	; (8000514 <MX_GPIO_Init+0x104>)
 8000460:	695a      	ldr	r2, [r3, #20]
 8000462:	4b2c      	ldr	r3, [pc, #176]	; (8000514 <MX_GPIO_Init+0x104>)
 8000464:	2180      	movs	r1, #128	; 0x80
 8000466:	0289      	lsls	r1, r1, #10
 8000468:	430a      	orrs	r2, r1
 800046a:	615a      	str	r2, [r3, #20]
 800046c:	4b29      	ldr	r3, [pc, #164]	; (8000514 <MX_GPIO_Init+0x104>)
 800046e:	695a      	ldr	r2, [r3, #20]
 8000470:	2380      	movs	r3, #128	; 0x80
 8000472:	029b      	lsls	r3, r3, #10
 8000474:	4013      	ands	r3, r2
 8000476:	603b      	str	r3, [r7, #0]
 8000478:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_11, GPIO_PIN_RESET);
 800047a:	2382      	movs	r3, #130	; 0x82
 800047c:	0119      	lsls	r1, r3, #4
 800047e:	2390      	movs	r3, #144	; 0x90
 8000480:	05db      	lsls	r3, r3, #23
 8000482:	2200      	movs	r2, #0
 8000484:	0018      	movs	r0, r3
 8000486:	f000 fc0b 	bl	8000ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800048a:	193b      	adds	r3, r7, r4
 800048c:	2280      	movs	r2, #128	; 0x80
 800048e:	0192      	lsls	r2, r2, #6
 8000490:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000492:	193b      	adds	r3, r7, r4
 8000494:	4a20      	ldr	r2, [pc, #128]	; (8000518 <MX_GPIO_Init+0x108>)
 8000496:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000498:	193b      	adds	r3, r7, r4
 800049a:	2200      	movs	r2, #0
 800049c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800049e:	193b      	adds	r3, r7, r4
 80004a0:	4a1e      	ldr	r2, [pc, #120]	; (800051c <MX_GPIO_Init+0x10c>)
 80004a2:	0019      	movs	r1, r3
 80004a4:	0010      	movs	r0, r2
 80004a6:	f000 fa83 	bl	80009b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA11 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_11;
 80004aa:	0021      	movs	r1, r4
 80004ac:	187b      	adds	r3, r7, r1
 80004ae:	2282      	movs	r2, #130	; 0x82
 80004b0:	0112      	lsls	r2, r2, #4
 80004b2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b4:	187b      	adds	r3, r7, r1
 80004b6:	2201      	movs	r2, #1
 80004b8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	2200      	movs	r2, #0
 80004be:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c0:	187b      	adds	r3, r7, r1
 80004c2:	2200      	movs	r2, #0
 80004c4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c6:	000c      	movs	r4, r1
 80004c8:	187a      	adds	r2, r7, r1
 80004ca:	2390      	movs	r3, #144	; 0x90
 80004cc:	05db      	lsls	r3, r3, #23
 80004ce:	0011      	movs	r1, r2
 80004d0:	0018      	movs	r0, r3
 80004d2:	f000 fa6d 	bl	80009b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80004d6:	0021      	movs	r1, r4
 80004d8:	187b      	adds	r3, r7, r1
 80004da:	2280      	movs	r2, #128	; 0x80
 80004dc:	0152      	lsls	r2, r2, #5
 80004de:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004e0:	187b      	adds	r3, r7, r1
 80004e2:	4a0f      	ldr	r2, [pc, #60]	; (8000520 <MX_GPIO_Init+0x110>)
 80004e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e6:	187b      	adds	r3, r7, r1
 80004e8:	2200      	movs	r2, #0
 80004ea:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004ec:	187a      	adds	r2, r7, r1
 80004ee:	2390      	movs	r3, #144	; 0x90
 80004f0:	05db      	lsls	r3, r3, #23
 80004f2:	0011      	movs	r1, r2
 80004f4:	0018      	movs	r0, r3
 80004f6:	f000 fa5b 	bl	80009b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80004fa:	2200      	movs	r2, #0
 80004fc:	2100      	movs	r1, #0
 80004fe:	2007      	movs	r0, #7
 8000500:	f000 fa24 	bl	800094c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000504:	2007      	movs	r0, #7
 8000506:	f000 fa36 	bl	8000976 <HAL_NVIC_EnableIRQ>

}
 800050a:	46c0      	nop			; (mov r8, r8)
 800050c:	46bd      	mov	sp, r7
 800050e:	b009      	add	sp, #36	; 0x24
 8000510:	bd90      	pop	{r4, r7, pc}
 8000512:	46c0      	nop			; (mov r8, r8)
 8000514:	40021000 	.word	0x40021000
 8000518:	10210000 	.word	0x10210000
 800051c:	48000800 	.word	0x48000800
 8000520:	10110000 	.word	0x10110000

08000524 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	0002      	movs	r2, r0
 800052c:	1dbb      	adds	r3, r7, #6
 800052e:	801a      	strh	r2, [r3, #0]

	//Interrupcion externa realizada con la pulsacion de un boton
	if(GPIO_Pin == GPIO_PIN_12){
 8000530:	1dbb      	adds	r3, r7, #6
 8000532:	881a      	ldrh	r2, [r3, #0]
 8000534:	2380      	movs	r3, #128	; 0x80
 8000536:	015b      	lsls	r3, r3, #5
 8000538:	429a      	cmp	r2, r3
 800053a:	d103      	bne.n	8000544 <HAL_GPIO_EXTI_Callback+0x20>
		HAL_TIM_Base_Start_IT(&htim15); // Start del timer como interrupción de 1ms
 800053c:	4b03      	ldr	r3, [pc, #12]	; (800054c <HAL_GPIO_EXTI_Callback+0x28>)
 800053e:	0018      	movs	r0, r3
 8000540:	f001 fa12 	bl	8001968 <HAL_TIM_Base_Start_IT>
	}
}
 8000544:	46c0      	nop			; (mov r8, r8)
 8000546:	46bd      	mov	sp, r7
 8000548:	b002      	add	sp, #8
 800054a:	bd80      	pop	{r7, pc}
 800054c:	20000028 	.word	0x20000028

08000550 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000554:	46c0      	nop			; (mov r8, r8)
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
	...

0800055c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b082      	sub	sp, #8
 8000560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000562:	4b0f      	ldr	r3, [pc, #60]	; (80005a0 <HAL_MspInit+0x44>)
 8000564:	699a      	ldr	r2, [r3, #24]
 8000566:	4b0e      	ldr	r3, [pc, #56]	; (80005a0 <HAL_MspInit+0x44>)
 8000568:	2101      	movs	r1, #1
 800056a:	430a      	orrs	r2, r1
 800056c:	619a      	str	r2, [r3, #24]
 800056e:	4b0c      	ldr	r3, [pc, #48]	; (80005a0 <HAL_MspInit+0x44>)
 8000570:	699b      	ldr	r3, [r3, #24]
 8000572:	2201      	movs	r2, #1
 8000574:	4013      	ands	r3, r2
 8000576:	607b      	str	r3, [r7, #4]
 8000578:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800057a:	4b09      	ldr	r3, [pc, #36]	; (80005a0 <HAL_MspInit+0x44>)
 800057c:	69da      	ldr	r2, [r3, #28]
 800057e:	4b08      	ldr	r3, [pc, #32]	; (80005a0 <HAL_MspInit+0x44>)
 8000580:	2180      	movs	r1, #128	; 0x80
 8000582:	0549      	lsls	r1, r1, #21
 8000584:	430a      	orrs	r2, r1
 8000586:	61da      	str	r2, [r3, #28]
 8000588:	4b05      	ldr	r3, [pc, #20]	; (80005a0 <HAL_MspInit+0x44>)
 800058a:	69da      	ldr	r2, [r3, #28]
 800058c:	2380      	movs	r3, #128	; 0x80
 800058e:	055b      	lsls	r3, r3, #21
 8000590:	4013      	ands	r3, r2
 8000592:	603b      	str	r3, [r7, #0]
 8000594:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000596:	46c0      	nop			; (mov r8, r8)
 8000598:	46bd      	mov	sp, r7
 800059a:	b002      	add	sp, #8
 800059c:	bd80      	pop	{r7, pc}
 800059e:	46c0      	nop			; (mov r8, r8)
 80005a0:	40021000 	.word	0x40021000

080005a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM15)
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a0a      	ldr	r2, [pc, #40]	; (80005dc <HAL_TIM_Base_MspInit+0x38>)
 80005b2:	4293      	cmp	r3, r2
 80005b4:	d10d      	bne.n	80005d2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 80005b6:	4b0a      	ldr	r3, [pc, #40]	; (80005e0 <HAL_TIM_Base_MspInit+0x3c>)
 80005b8:	699a      	ldr	r2, [r3, #24]
 80005ba:	4b09      	ldr	r3, [pc, #36]	; (80005e0 <HAL_TIM_Base_MspInit+0x3c>)
 80005bc:	2180      	movs	r1, #128	; 0x80
 80005be:	0249      	lsls	r1, r1, #9
 80005c0:	430a      	orrs	r2, r1
 80005c2:	619a      	str	r2, [r3, #24]
 80005c4:	4b06      	ldr	r3, [pc, #24]	; (80005e0 <HAL_TIM_Base_MspInit+0x3c>)
 80005c6:	699a      	ldr	r2, [r3, #24]
 80005c8:	2380      	movs	r3, #128	; 0x80
 80005ca:	025b      	lsls	r3, r3, #9
 80005cc:	4013      	ands	r3, r2
 80005ce:	60fb      	str	r3, [r7, #12]
 80005d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 80005d2:	46c0      	nop			; (mov r8, r8)
 80005d4:	46bd      	mov	sp, r7
 80005d6:	b004      	add	sp, #16
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	46c0      	nop			; (mov r8, r8)
 80005dc:	40014000 	.word	0x40014000
 80005e0:	40021000 	.word	0x40021000

080005e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b08a      	sub	sp, #40	; 0x28
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ec:	2314      	movs	r3, #20
 80005ee:	18fb      	adds	r3, r7, r3
 80005f0:	0018      	movs	r0, r3
 80005f2:	2314      	movs	r3, #20
 80005f4:	001a      	movs	r2, r3
 80005f6:	2100      	movs	r1, #0
 80005f8:	f001 ffca 	bl	8002590 <memset>
  if(huart->Instance==USART2)
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a1c      	ldr	r2, [pc, #112]	; (8000674 <HAL_UART_MspInit+0x90>)
 8000602:	4293      	cmp	r3, r2
 8000604:	d132      	bne.n	800066c <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000606:	4b1c      	ldr	r3, [pc, #112]	; (8000678 <HAL_UART_MspInit+0x94>)
 8000608:	69da      	ldr	r2, [r3, #28]
 800060a:	4b1b      	ldr	r3, [pc, #108]	; (8000678 <HAL_UART_MspInit+0x94>)
 800060c:	2180      	movs	r1, #128	; 0x80
 800060e:	0289      	lsls	r1, r1, #10
 8000610:	430a      	orrs	r2, r1
 8000612:	61da      	str	r2, [r3, #28]
 8000614:	4b18      	ldr	r3, [pc, #96]	; (8000678 <HAL_UART_MspInit+0x94>)
 8000616:	69da      	ldr	r2, [r3, #28]
 8000618:	2380      	movs	r3, #128	; 0x80
 800061a:	029b      	lsls	r3, r3, #10
 800061c:	4013      	ands	r3, r2
 800061e:	613b      	str	r3, [r7, #16]
 8000620:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000622:	4b15      	ldr	r3, [pc, #84]	; (8000678 <HAL_UART_MspInit+0x94>)
 8000624:	695a      	ldr	r2, [r3, #20]
 8000626:	4b14      	ldr	r3, [pc, #80]	; (8000678 <HAL_UART_MspInit+0x94>)
 8000628:	2180      	movs	r1, #128	; 0x80
 800062a:	0289      	lsls	r1, r1, #10
 800062c:	430a      	orrs	r2, r1
 800062e:	615a      	str	r2, [r3, #20]
 8000630:	4b11      	ldr	r3, [pc, #68]	; (8000678 <HAL_UART_MspInit+0x94>)
 8000632:	695a      	ldr	r2, [r3, #20]
 8000634:	2380      	movs	r3, #128	; 0x80
 8000636:	029b      	lsls	r3, r3, #10
 8000638:	4013      	ands	r3, r2
 800063a:	60fb      	str	r3, [r7, #12]
 800063c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800063e:	2114      	movs	r1, #20
 8000640:	187b      	adds	r3, r7, r1
 8000642:	220c      	movs	r2, #12
 8000644:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000646:	187b      	adds	r3, r7, r1
 8000648:	2202      	movs	r2, #2
 800064a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064c:	187b      	adds	r3, r7, r1
 800064e:	2200      	movs	r2, #0
 8000650:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000652:	187b      	adds	r3, r7, r1
 8000654:	2200      	movs	r2, #0
 8000656:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000658:	187b      	adds	r3, r7, r1
 800065a:	2201      	movs	r2, #1
 800065c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800065e:	187a      	adds	r2, r7, r1
 8000660:	2390      	movs	r3, #144	; 0x90
 8000662:	05db      	lsls	r3, r3, #23
 8000664:	0011      	movs	r1, r2
 8000666:	0018      	movs	r0, r3
 8000668:	f000 f9a2 	bl	80009b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800066c:	46c0      	nop			; (mov r8, r8)
 800066e:	46bd      	mov	sp, r7
 8000670:	b00a      	add	sp, #40	; 0x28
 8000672:	bd80      	pop	{r7, pc}
 8000674:	40004400 	.word	0x40004400
 8000678:	40021000 	.word	0x40021000

0800067c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000680:	46c0      	nop			; (mov r8, r8)
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}

08000686 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000686:	b580      	push	{r7, lr}
 8000688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800068a:	e7fe      	b.n	800068a <HardFault_Handler+0x4>

0800068c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000690:	46c0      	nop			; (mov r8, r8)
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}

08000696 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000696:	b580      	push	{r7, lr}
 8000698:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}

080006a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006a4:	f000 f88a 	bl	80007bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006a8:	46c0      	nop			; (mov r8, r8)
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80006ae:	b580      	push	{r7, lr}
 80006b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80006b2:	2380      	movs	r3, #128	; 0x80
 80006b4:	015b      	lsls	r3, r3, #5
 80006b6:	0018      	movs	r0, r3
 80006b8:	f000 fb10 	bl	8000cdc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80006bc:	2380      	movs	r3, #128	; 0x80
 80006be:	019b      	lsls	r3, r3, #6
 80006c0:	0018      	movs	r0, r3
 80006c2:	f000 fb0b 	bl	8000cdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}

080006cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80006d0:	46c0      	nop			; (mov r8, r8)
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
	...

080006d8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006d8:	480d      	ldr	r0, [pc, #52]	; (8000710 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006da:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006dc:	480d      	ldr	r0, [pc, #52]	; (8000714 <LoopForever+0x6>)
  ldr r1, =_edata
 80006de:	490e      	ldr	r1, [pc, #56]	; (8000718 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006e0:	4a0e      	ldr	r2, [pc, #56]	; (800071c <LoopForever+0xe>)
  movs r3, #0
 80006e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006e4:	e002      	b.n	80006ec <LoopCopyDataInit>

080006e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ea:	3304      	adds	r3, #4

080006ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006f0:	d3f9      	bcc.n	80006e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006f2:	4a0b      	ldr	r2, [pc, #44]	; (8000720 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006f4:	4c0b      	ldr	r4, [pc, #44]	; (8000724 <LoopForever+0x16>)
  movs r3, #0
 80006f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006f8:	e001      	b.n	80006fe <LoopFillZerobss>

080006fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006fc:	3204      	adds	r2, #4

080006fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000700:	d3fb      	bcc.n	80006fa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000702:	f7ff ffe3 	bl	80006cc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000706:	f001 ff1f 	bl	8002548 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800070a:	f7ff fd89 	bl	8000220 <main>

0800070e <LoopForever>:

LoopForever:
    b LoopForever
 800070e:	e7fe      	b.n	800070e <LoopForever>
  ldr   r0, =_estack
 8000710:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000714:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000718:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800071c:	080025f8 	.word	0x080025f8
  ldr r2, =_sbss
 8000720:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000724:	200000ec 	.word	0x200000ec

08000728 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000728:	e7fe      	b.n	8000728 <ADC1_COMP_IRQHandler>
	...

0800072c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000730:	4b07      	ldr	r3, [pc, #28]	; (8000750 <HAL_Init+0x24>)
 8000732:	681a      	ldr	r2, [r3, #0]
 8000734:	4b06      	ldr	r3, [pc, #24]	; (8000750 <HAL_Init+0x24>)
 8000736:	2110      	movs	r1, #16
 8000738:	430a      	orrs	r2, r1
 800073a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800073c:	2000      	movs	r0, #0
 800073e:	f000 f809 	bl	8000754 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000742:	f7ff ff0b 	bl	800055c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000746:	2300      	movs	r3, #0
}
 8000748:	0018      	movs	r0, r3
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	40022000 	.word	0x40022000

08000754 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000754:	b590      	push	{r4, r7, lr}
 8000756:	b083      	sub	sp, #12
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800075c:	4b14      	ldr	r3, [pc, #80]	; (80007b0 <HAL_InitTick+0x5c>)
 800075e:	681c      	ldr	r4, [r3, #0]
 8000760:	4b14      	ldr	r3, [pc, #80]	; (80007b4 <HAL_InitTick+0x60>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	0019      	movs	r1, r3
 8000766:	23fa      	movs	r3, #250	; 0xfa
 8000768:	0098      	lsls	r0, r3, #2
 800076a:	f7ff fccd 	bl	8000108 <__udivsi3>
 800076e:	0003      	movs	r3, r0
 8000770:	0019      	movs	r1, r3
 8000772:	0020      	movs	r0, r4
 8000774:	f7ff fcc8 	bl	8000108 <__udivsi3>
 8000778:	0003      	movs	r3, r0
 800077a:	0018      	movs	r0, r3
 800077c:	f000 f90b 	bl	8000996 <HAL_SYSTICK_Config>
 8000780:	1e03      	subs	r3, r0, #0
 8000782:	d001      	beq.n	8000788 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000784:	2301      	movs	r3, #1
 8000786:	e00f      	b.n	80007a8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	2b03      	cmp	r3, #3
 800078c:	d80b      	bhi.n	80007a6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800078e:	6879      	ldr	r1, [r7, #4]
 8000790:	2301      	movs	r3, #1
 8000792:	425b      	negs	r3, r3
 8000794:	2200      	movs	r2, #0
 8000796:	0018      	movs	r0, r3
 8000798:	f000 f8d8 	bl	800094c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800079c:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <HAL_InitTick+0x64>)
 800079e:	687a      	ldr	r2, [r7, #4]
 80007a0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007a2:	2300      	movs	r3, #0
 80007a4:	e000      	b.n	80007a8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007a6:	2301      	movs	r3, #1
}
 80007a8:	0018      	movs	r0, r3
 80007aa:	46bd      	mov	sp, r7
 80007ac:	b003      	add	sp, #12
 80007ae:	bd90      	pop	{r4, r7, pc}
 80007b0:	20000000 	.word	0x20000000
 80007b4:	20000008 	.word	0x20000008
 80007b8:	20000004 	.word	0x20000004

080007bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007c0:	4b05      	ldr	r3, [pc, #20]	; (80007d8 <HAL_IncTick+0x1c>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	001a      	movs	r2, r3
 80007c6:	4b05      	ldr	r3, [pc, #20]	; (80007dc <HAL_IncTick+0x20>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	18d2      	adds	r2, r2, r3
 80007cc:	4b03      	ldr	r3, [pc, #12]	; (80007dc <HAL_IncTick+0x20>)
 80007ce:	601a      	str	r2, [r3, #0]
}
 80007d0:	46c0      	nop			; (mov r8, r8)
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	20000008 	.word	0x20000008
 80007dc:	200000e8 	.word	0x200000e8

080007e0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  return uwTick;
 80007e4:	4b02      	ldr	r3, [pc, #8]	; (80007f0 <HAL_GetTick+0x10>)
 80007e6:	681b      	ldr	r3, [r3, #0]
}
 80007e8:	0018      	movs	r0, r3
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	46c0      	nop			; (mov r8, r8)
 80007f0:	200000e8 	.word	0x200000e8

080007f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	0002      	movs	r2, r0
 80007fc:	1dfb      	adds	r3, r7, #7
 80007fe:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000800:	1dfb      	adds	r3, r7, #7
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	2b7f      	cmp	r3, #127	; 0x7f
 8000806:	d809      	bhi.n	800081c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000808:	1dfb      	adds	r3, r7, #7
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	001a      	movs	r2, r3
 800080e:	231f      	movs	r3, #31
 8000810:	401a      	ands	r2, r3
 8000812:	4b04      	ldr	r3, [pc, #16]	; (8000824 <__NVIC_EnableIRQ+0x30>)
 8000814:	2101      	movs	r1, #1
 8000816:	4091      	lsls	r1, r2
 8000818:	000a      	movs	r2, r1
 800081a:	601a      	str	r2, [r3, #0]
  }
}
 800081c:	46c0      	nop			; (mov r8, r8)
 800081e:	46bd      	mov	sp, r7
 8000820:	b002      	add	sp, #8
 8000822:	bd80      	pop	{r7, pc}
 8000824:	e000e100 	.word	0xe000e100

08000828 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000828:	b590      	push	{r4, r7, lr}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
 800082e:	0002      	movs	r2, r0
 8000830:	6039      	str	r1, [r7, #0]
 8000832:	1dfb      	adds	r3, r7, #7
 8000834:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000836:	1dfb      	adds	r3, r7, #7
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	2b7f      	cmp	r3, #127	; 0x7f
 800083c:	d828      	bhi.n	8000890 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800083e:	4a2f      	ldr	r2, [pc, #188]	; (80008fc <__NVIC_SetPriority+0xd4>)
 8000840:	1dfb      	adds	r3, r7, #7
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	b25b      	sxtb	r3, r3
 8000846:	089b      	lsrs	r3, r3, #2
 8000848:	33c0      	adds	r3, #192	; 0xc0
 800084a:	009b      	lsls	r3, r3, #2
 800084c:	589b      	ldr	r3, [r3, r2]
 800084e:	1dfa      	adds	r2, r7, #7
 8000850:	7812      	ldrb	r2, [r2, #0]
 8000852:	0011      	movs	r1, r2
 8000854:	2203      	movs	r2, #3
 8000856:	400a      	ands	r2, r1
 8000858:	00d2      	lsls	r2, r2, #3
 800085a:	21ff      	movs	r1, #255	; 0xff
 800085c:	4091      	lsls	r1, r2
 800085e:	000a      	movs	r2, r1
 8000860:	43d2      	mvns	r2, r2
 8000862:	401a      	ands	r2, r3
 8000864:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	019b      	lsls	r3, r3, #6
 800086a:	22ff      	movs	r2, #255	; 0xff
 800086c:	401a      	ands	r2, r3
 800086e:	1dfb      	adds	r3, r7, #7
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	0018      	movs	r0, r3
 8000874:	2303      	movs	r3, #3
 8000876:	4003      	ands	r3, r0
 8000878:	00db      	lsls	r3, r3, #3
 800087a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800087c:	481f      	ldr	r0, [pc, #124]	; (80008fc <__NVIC_SetPriority+0xd4>)
 800087e:	1dfb      	adds	r3, r7, #7
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	b25b      	sxtb	r3, r3
 8000884:	089b      	lsrs	r3, r3, #2
 8000886:	430a      	orrs	r2, r1
 8000888:	33c0      	adds	r3, #192	; 0xc0
 800088a:	009b      	lsls	r3, r3, #2
 800088c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800088e:	e031      	b.n	80008f4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000890:	4a1b      	ldr	r2, [pc, #108]	; (8000900 <__NVIC_SetPriority+0xd8>)
 8000892:	1dfb      	adds	r3, r7, #7
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	0019      	movs	r1, r3
 8000898:	230f      	movs	r3, #15
 800089a:	400b      	ands	r3, r1
 800089c:	3b08      	subs	r3, #8
 800089e:	089b      	lsrs	r3, r3, #2
 80008a0:	3306      	adds	r3, #6
 80008a2:	009b      	lsls	r3, r3, #2
 80008a4:	18d3      	adds	r3, r2, r3
 80008a6:	3304      	adds	r3, #4
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	1dfa      	adds	r2, r7, #7
 80008ac:	7812      	ldrb	r2, [r2, #0]
 80008ae:	0011      	movs	r1, r2
 80008b0:	2203      	movs	r2, #3
 80008b2:	400a      	ands	r2, r1
 80008b4:	00d2      	lsls	r2, r2, #3
 80008b6:	21ff      	movs	r1, #255	; 0xff
 80008b8:	4091      	lsls	r1, r2
 80008ba:	000a      	movs	r2, r1
 80008bc:	43d2      	mvns	r2, r2
 80008be:	401a      	ands	r2, r3
 80008c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	019b      	lsls	r3, r3, #6
 80008c6:	22ff      	movs	r2, #255	; 0xff
 80008c8:	401a      	ands	r2, r3
 80008ca:	1dfb      	adds	r3, r7, #7
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	0018      	movs	r0, r3
 80008d0:	2303      	movs	r3, #3
 80008d2:	4003      	ands	r3, r0
 80008d4:	00db      	lsls	r3, r3, #3
 80008d6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008d8:	4809      	ldr	r0, [pc, #36]	; (8000900 <__NVIC_SetPriority+0xd8>)
 80008da:	1dfb      	adds	r3, r7, #7
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	001c      	movs	r4, r3
 80008e0:	230f      	movs	r3, #15
 80008e2:	4023      	ands	r3, r4
 80008e4:	3b08      	subs	r3, #8
 80008e6:	089b      	lsrs	r3, r3, #2
 80008e8:	430a      	orrs	r2, r1
 80008ea:	3306      	adds	r3, #6
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	18c3      	adds	r3, r0, r3
 80008f0:	3304      	adds	r3, #4
 80008f2:	601a      	str	r2, [r3, #0]
}
 80008f4:	46c0      	nop			; (mov r8, r8)
 80008f6:	46bd      	mov	sp, r7
 80008f8:	b003      	add	sp, #12
 80008fa:	bd90      	pop	{r4, r7, pc}
 80008fc:	e000e100 	.word	0xe000e100
 8000900:	e000ed00 	.word	0xe000ed00

08000904 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	3b01      	subs	r3, #1
 8000910:	4a0c      	ldr	r2, [pc, #48]	; (8000944 <SysTick_Config+0x40>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d901      	bls.n	800091a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000916:	2301      	movs	r3, #1
 8000918:	e010      	b.n	800093c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800091a:	4b0b      	ldr	r3, [pc, #44]	; (8000948 <SysTick_Config+0x44>)
 800091c:	687a      	ldr	r2, [r7, #4]
 800091e:	3a01      	subs	r2, #1
 8000920:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000922:	2301      	movs	r3, #1
 8000924:	425b      	negs	r3, r3
 8000926:	2103      	movs	r1, #3
 8000928:	0018      	movs	r0, r3
 800092a:	f7ff ff7d 	bl	8000828 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800092e:	4b06      	ldr	r3, [pc, #24]	; (8000948 <SysTick_Config+0x44>)
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000934:	4b04      	ldr	r3, [pc, #16]	; (8000948 <SysTick_Config+0x44>)
 8000936:	2207      	movs	r2, #7
 8000938:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800093a:	2300      	movs	r3, #0
}
 800093c:	0018      	movs	r0, r3
 800093e:	46bd      	mov	sp, r7
 8000940:	b002      	add	sp, #8
 8000942:	bd80      	pop	{r7, pc}
 8000944:	00ffffff 	.word	0x00ffffff
 8000948:	e000e010 	.word	0xe000e010

0800094c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0
 8000952:	60b9      	str	r1, [r7, #8]
 8000954:	607a      	str	r2, [r7, #4]
 8000956:	210f      	movs	r1, #15
 8000958:	187b      	adds	r3, r7, r1
 800095a:	1c02      	adds	r2, r0, #0
 800095c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800095e:	68ba      	ldr	r2, [r7, #8]
 8000960:	187b      	adds	r3, r7, r1
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	b25b      	sxtb	r3, r3
 8000966:	0011      	movs	r1, r2
 8000968:	0018      	movs	r0, r3
 800096a:	f7ff ff5d 	bl	8000828 <__NVIC_SetPriority>
}
 800096e:	46c0      	nop			; (mov r8, r8)
 8000970:	46bd      	mov	sp, r7
 8000972:	b004      	add	sp, #16
 8000974:	bd80      	pop	{r7, pc}

08000976 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000976:	b580      	push	{r7, lr}
 8000978:	b082      	sub	sp, #8
 800097a:	af00      	add	r7, sp, #0
 800097c:	0002      	movs	r2, r0
 800097e:	1dfb      	adds	r3, r7, #7
 8000980:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000982:	1dfb      	adds	r3, r7, #7
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	b25b      	sxtb	r3, r3
 8000988:	0018      	movs	r0, r3
 800098a:	f7ff ff33 	bl	80007f4 <__NVIC_EnableIRQ>
}
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	46bd      	mov	sp, r7
 8000992:	b002      	add	sp, #8
 8000994:	bd80      	pop	{r7, pc}

08000996 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000996:	b580      	push	{r7, lr}
 8000998:	b082      	sub	sp, #8
 800099a:	af00      	add	r7, sp, #0
 800099c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	0018      	movs	r0, r3
 80009a2:	f7ff ffaf 	bl	8000904 <SysTick_Config>
 80009a6:	0003      	movs	r3, r0
}
 80009a8:	0018      	movs	r0, r3
 80009aa:	46bd      	mov	sp, r7
 80009ac:	b002      	add	sp, #8
 80009ae:	bd80      	pop	{r7, pc}

080009b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b086      	sub	sp, #24
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009ba:	2300      	movs	r3, #0
 80009bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009be:	e155      	b.n	8000c6c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	2101      	movs	r1, #1
 80009c6:	697a      	ldr	r2, [r7, #20]
 80009c8:	4091      	lsls	r1, r2
 80009ca:	000a      	movs	r2, r1
 80009cc:	4013      	ands	r3, r2
 80009ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d100      	bne.n	80009d8 <HAL_GPIO_Init+0x28>
 80009d6:	e146      	b.n	8000c66 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	2b02      	cmp	r3, #2
 80009de:	d003      	beq.n	80009e8 <HAL_GPIO_Init+0x38>
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	2b12      	cmp	r3, #18
 80009e6:	d123      	bne.n	8000a30 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	08da      	lsrs	r2, r3, #3
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	3208      	adds	r2, #8
 80009f0:	0092      	lsls	r2, r2, #2
 80009f2:	58d3      	ldr	r3, [r2, r3]
 80009f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	2207      	movs	r2, #7
 80009fa:	4013      	ands	r3, r2
 80009fc:	009b      	lsls	r3, r3, #2
 80009fe:	220f      	movs	r2, #15
 8000a00:	409a      	lsls	r2, r3
 8000a02:	0013      	movs	r3, r2
 8000a04:	43da      	mvns	r2, r3
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	4013      	ands	r3, r2
 8000a0a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	691a      	ldr	r2, [r3, #16]
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	2107      	movs	r1, #7
 8000a14:	400b      	ands	r3, r1
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	409a      	lsls	r2, r3
 8000a1a:	0013      	movs	r3, r2
 8000a1c:	693a      	ldr	r2, [r7, #16]
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	08da      	lsrs	r2, r3, #3
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	3208      	adds	r2, #8
 8000a2a:	0092      	lsls	r2, r2, #2
 8000a2c:	6939      	ldr	r1, [r7, #16]
 8000a2e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	005b      	lsls	r3, r3, #1
 8000a3a:	2203      	movs	r2, #3
 8000a3c:	409a      	lsls	r2, r3
 8000a3e:	0013      	movs	r3, r2
 8000a40:	43da      	mvns	r2, r3
 8000a42:	693b      	ldr	r3, [r7, #16]
 8000a44:	4013      	ands	r3, r2
 8000a46:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	2203      	movs	r2, #3
 8000a4e:	401a      	ands	r2, r3
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	005b      	lsls	r3, r3, #1
 8000a54:	409a      	lsls	r2, r3
 8000a56:	0013      	movs	r3, r2
 8000a58:	693a      	ldr	r2, [r7, #16]
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	693a      	ldr	r2, [r7, #16]
 8000a62:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d00b      	beq.n	8000a84 <HAL_GPIO_Init+0xd4>
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	2b02      	cmp	r3, #2
 8000a72:	d007      	beq.n	8000a84 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a78:	2b11      	cmp	r3, #17
 8000a7a:	d003      	beq.n	8000a84 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	2b12      	cmp	r3, #18
 8000a82:	d130      	bne.n	8000ae6 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	689b      	ldr	r3, [r3, #8]
 8000a88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	005b      	lsls	r3, r3, #1
 8000a8e:	2203      	movs	r2, #3
 8000a90:	409a      	lsls	r2, r3
 8000a92:	0013      	movs	r3, r2
 8000a94:	43da      	mvns	r2, r3
 8000a96:	693b      	ldr	r3, [r7, #16]
 8000a98:	4013      	ands	r3, r2
 8000a9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	68da      	ldr	r2, [r3, #12]
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	005b      	lsls	r3, r3, #1
 8000aa4:	409a      	lsls	r2, r3
 8000aa6:	0013      	movs	r3, r2
 8000aa8:	693a      	ldr	r2, [r7, #16]
 8000aaa:	4313      	orrs	r3, r2
 8000aac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	693a      	ldr	r2, [r7, #16]
 8000ab2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000aba:	2201      	movs	r2, #1
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	409a      	lsls	r2, r3
 8000ac0:	0013      	movs	r3, r2
 8000ac2:	43da      	mvns	r2, r3
 8000ac4:	693b      	ldr	r3, [r7, #16]
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	091b      	lsrs	r3, r3, #4
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	401a      	ands	r2, r3
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	409a      	lsls	r2, r3
 8000ad8:	0013      	movs	r3, r2
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	4313      	orrs	r3, r2
 8000ade:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	68db      	ldr	r3, [r3, #12]
 8000aea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	005b      	lsls	r3, r3, #1
 8000af0:	2203      	movs	r2, #3
 8000af2:	409a      	lsls	r2, r3
 8000af4:	0013      	movs	r3, r2
 8000af6:	43da      	mvns	r2, r3
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	4013      	ands	r3, r2
 8000afc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	689a      	ldr	r2, [r3, #8]
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	005b      	lsls	r3, r3, #1
 8000b06:	409a      	lsls	r2, r3
 8000b08:	0013      	movs	r3, r2
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	693a      	ldr	r2, [r7, #16]
 8000b14:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	685a      	ldr	r2, [r3, #4]
 8000b1a:	2380      	movs	r3, #128	; 0x80
 8000b1c:	055b      	lsls	r3, r3, #21
 8000b1e:	4013      	ands	r3, r2
 8000b20:	d100      	bne.n	8000b24 <HAL_GPIO_Init+0x174>
 8000b22:	e0a0      	b.n	8000c66 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b24:	4b57      	ldr	r3, [pc, #348]	; (8000c84 <HAL_GPIO_Init+0x2d4>)
 8000b26:	699a      	ldr	r2, [r3, #24]
 8000b28:	4b56      	ldr	r3, [pc, #344]	; (8000c84 <HAL_GPIO_Init+0x2d4>)
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	430a      	orrs	r2, r1
 8000b2e:	619a      	str	r2, [r3, #24]
 8000b30:	4b54      	ldr	r3, [pc, #336]	; (8000c84 <HAL_GPIO_Init+0x2d4>)
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	2201      	movs	r2, #1
 8000b36:	4013      	ands	r3, r2
 8000b38:	60bb      	str	r3, [r7, #8]
 8000b3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b3c:	4a52      	ldr	r2, [pc, #328]	; (8000c88 <HAL_GPIO_Init+0x2d8>)
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	089b      	lsrs	r3, r3, #2
 8000b42:	3302      	adds	r3, #2
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	589b      	ldr	r3, [r3, r2]
 8000b48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	2203      	movs	r2, #3
 8000b4e:	4013      	ands	r3, r2
 8000b50:	009b      	lsls	r3, r3, #2
 8000b52:	220f      	movs	r2, #15
 8000b54:	409a      	lsls	r2, r3
 8000b56:	0013      	movs	r3, r2
 8000b58:	43da      	mvns	r2, r3
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b60:	687a      	ldr	r2, [r7, #4]
 8000b62:	2390      	movs	r3, #144	; 0x90
 8000b64:	05db      	lsls	r3, r3, #23
 8000b66:	429a      	cmp	r2, r3
 8000b68:	d019      	beq.n	8000b9e <HAL_GPIO_Init+0x1ee>
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4a47      	ldr	r2, [pc, #284]	; (8000c8c <HAL_GPIO_Init+0x2dc>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d013      	beq.n	8000b9a <HAL_GPIO_Init+0x1ea>
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	4a46      	ldr	r2, [pc, #280]	; (8000c90 <HAL_GPIO_Init+0x2e0>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d00d      	beq.n	8000b96 <HAL_GPIO_Init+0x1e6>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	4a45      	ldr	r2, [pc, #276]	; (8000c94 <HAL_GPIO_Init+0x2e4>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d007      	beq.n	8000b92 <HAL_GPIO_Init+0x1e2>
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4a44      	ldr	r2, [pc, #272]	; (8000c98 <HAL_GPIO_Init+0x2e8>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d101      	bne.n	8000b8e <HAL_GPIO_Init+0x1de>
 8000b8a:	2304      	movs	r3, #4
 8000b8c:	e008      	b.n	8000ba0 <HAL_GPIO_Init+0x1f0>
 8000b8e:	2305      	movs	r3, #5
 8000b90:	e006      	b.n	8000ba0 <HAL_GPIO_Init+0x1f0>
 8000b92:	2303      	movs	r3, #3
 8000b94:	e004      	b.n	8000ba0 <HAL_GPIO_Init+0x1f0>
 8000b96:	2302      	movs	r3, #2
 8000b98:	e002      	b.n	8000ba0 <HAL_GPIO_Init+0x1f0>
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	e000      	b.n	8000ba0 <HAL_GPIO_Init+0x1f0>
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	697a      	ldr	r2, [r7, #20]
 8000ba2:	2103      	movs	r1, #3
 8000ba4:	400a      	ands	r2, r1
 8000ba6:	0092      	lsls	r2, r2, #2
 8000ba8:	4093      	lsls	r3, r2
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bb0:	4935      	ldr	r1, [pc, #212]	; (8000c88 <HAL_GPIO_Init+0x2d8>)
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	089b      	lsrs	r3, r3, #2
 8000bb6:	3302      	adds	r3, #2
 8000bb8:	009b      	lsls	r3, r3, #2
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000bbe:	4b37      	ldr	r3, [pc, #220]	; (8000c9c <HAL_GPIO_Init+0x2ec>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	43da      	mvns	r2, r3
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	4013      	ands	r3, r2
 8000bcc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	685a      	ldr	r2, [r3, #4]
 8000bd2:	2380      	movs	r3, #128	; 0x80
 8000bd4:	025b      	lsls	r3, r3, #9
 8000bd6:	4013      	ands	r3, r2
 8000bd8:	d003      	beq.n	8000be2 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000bda:	693a      	ldr	r2, [r7, #16]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	4313      	orrs	r3, r2
 8000be0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000be2:	4b2e      	ldr	r3, [pc, #184]	; (8000c9c <HAL_GPIO_Init+0x2ec>)
 8000be4:	693a      	ldr	r2, [r7, #16]
 8000be6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000be8:	4b2c      	ldr	r3, [pc, #176]	; (8000c9c <HAL_GPIO_Init+0x2ec>)
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	43da      	mvns	r2, r3
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	685a      	ldr	r2, [r3, #4]
 8000bfc:	2380      	movs	r3, #128	; 0x80
 8000bfe:	029b      	lsls	r3, r3, #10
 8000c00:	4013      	ands	r3, r2
 8000c02:	d003      	beq.n	8000c0c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000c04:	693a      	ldr	r2, [r7, #16]
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c0c:	4b23      	ldr	r3, [pc, #140]	; (8000c9c <HAL_GPIO_Init+0x2ec>)
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c12:	4b22      	ldr	r3, [pc, #136]	; (8000c9c <HAL_GPIO_Init+0x2ec>)
 8000c14:	689b      	ldr	r3, [r3, #8]
 8000c16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	43da      	mvns	r2, r3
 8000c1c:	693b      	ldr	r3, [r7, #16]
 8000c1e:	4013      	ands	r3, r2
 8000c20:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	685a      	ldr	r2, [r3, #4]
 8000c26:	2380      	movs	r3, #128	; 0x80
 8000c28:	035b      	lsls	r3, r3, #13
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	d003      	beq.n	8000c36 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	4313      	orrs	r3, r2
 8000c34:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c36:	4b19      	ldr	r3, [pc, #100]	; (8000c9c <HAL_GPIO_Init+0x2ec>)
 8000c38:	693a      	ldr	r2, [r7, #16]
 8000c3a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000c3c:	4b17      	ldr	r3, [pc, #92]	; (8000c9c <HAL_GPIO_Init+0x2ec>)
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	43da      	mvns	r2, r3
 8000c46:	693b      	ldr	r3, [r7, #16]
 8000c48:	4013      	ands	r3, r2
 8000c4a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	685a      	ldr	r2, [r3, #4]
 8000c50:	2380      	movs	r3, #128	; 0x80
 8000c52:	039b      	lsls	r3, r3, #14
 8000c54:	4013      	ands	r3, r2
 8000c56:	d003      	beq.n	8000c60 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000c58:	693a      	ldr	r2, [r7, #16]
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c60:	4b0e      	ldr	r3, [pc, #56]	; (8000c9c <HAL_GPIO_Init+0x2ec>)
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	40da      	lsrs	r2, r3
 8000c74:	1e13      	subs	r3, r2, #0
 8000c76:	d000      	beq.n	8000c7a <HAL_GPIO_Init+0x2ca>
 8000c78:	e6a2      	b.n	80009c0 <HAL_GPIO_Init+0x10>
  } 
}
 8000c7a:	46c0      	nop			; (mov r8, r8)
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	b006      	add	sp, #24
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	46c0      	nop			; (mov r8, r8)
 8000c84:	40021000 	.word	0x40021000
 8000c88:	40010000 	.word	0x40010000
 8000c8c:	48000400 	.word	0x48000400
 8000c90:	48000800 	.word	0x48000800
 8000c94:	48000c00 	.word	0x48000c00
 8000c98:	48001000 	.word	0x48001000
 8000c9c:	40010400 	.word	0x40010400

08000ca0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	0008      	movs	r0, r1
 8000caa:	0011      	movs	r1, r2
 8000cac:	1cbb      	adds	r3, r7, #2
 8000cae:	1c02      	adds	r2, r0, #0
 8000cb0:	801a      	strh	r2, [r3, #0]
 8000cb2:	1c7b      	adds	r3, r7, #1
 8000cb4:	1c0a      	adds	r2, r1, #0
 8000cb6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cb8:	1c7b      	adds	r3, r7, #1
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d004      	beq.n	8000cca <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000cc0:	1cbb      	adds	r3, r7, #2
 8000cc2:	881a      	ldrh	r2, [r3, #0]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000cc8:	e003      	b.n	8000cd2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cca:	1cbb      	adds	r3, r7, #2
 8000ccc:	881a      	ldrh	r2, [r3, #0]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b002      	add	sp, #8
 8000cd8:	bd80      	pop	{r7, pc}
	...

08000cdc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	0002      	movs	r2, r0
 8000ce4:	1dbb      	adds	r3, r7, #6
 8000ce6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000ce8:	4b09      	ldr	r3, [pc, #36]	; (8000d10 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8000cea:	695b      	ldr	r3, [r3, #20]
 8000cec:	1dba      	adds	r2, r7, #6
 8000cee:	8812      	ldrh	r2, [r2, #0]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	d008      	beq.n	8000d06 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000cf4:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8000cf6:	1dba      	adds	r2, r7, #6
 8000cf8:	8812      	ldrh	r2, [r2, #0]
 8000cfa:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000cfc:	1dbb      	adds	r3, r7, #6
 8000cfe:	881b      	ldrh	r3, [r3, #0]
 8000d00:	0018      	movs	r0, r3
 8000d02:	f7ff fc0f 	bl	8000524 <HAL_GPIO_EXTI_Callback>
  }
}
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	b002      	add	sp, #8
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	46c0      	nop			; (mov r8, r8)
 8000d10:	40010400 	.word	0x40010400

08000d14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b088      	sub	sp, #32
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d102      	bne.n	8000d28 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
 8000d24:	f000 fb76 	bl	8001414 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	4013      	ands	r3, r2
 8000d30:	d100      	bne.n	8000d34 <HAL_RCC_OscConfig+0x20>
 8000d32:	e08e      	b.n	8000e52 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d34:	4bc5      	ldr	r3, [pc, #788]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	220c      	movs	r2, #12
 8000d3a:	4013      	ands	r3, r2
 8000d3c:	2b04      	cmp	r3, #4
 8000d3e:	d00e      	beq.n	8000d5e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d40:	4bc2      	ldr	r3, [pc, #776]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	220c      	movs	r2, #12
 8000d46:	4013      	ands	r3, r2
 8000d48:	2b08      	cmp	r3, #8
 8000d4a:	d117      	bne.n	8000d7c <HAL_RCC_OscConfig+0x68>
 8000d4c:	4bbf      	ldr	r3, [pc, #764]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000d4e:	685a      	ldr	r2, [r3, #4]
 8000d50:	23c0      	movs	r3, #192	; 0xc0
 8000d52:	025b      	lsls	r3, r3, #9
 8000d54:	401a      	ands	r2, r3
 8000d56:	2380      	movs	r3, #128	; 0x80
 8000d58:	025b      	lsls	r3, r3, #9
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	d10e      	bne.n	8000d7c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d5e:	4bbb      	ldr	r3, [pc, #748]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	2380      	movs	r3, #128	; 0x80
 8000d64:	029b      	lsls	r3, r3, #10
 8000d66:	4013      	ands	r3, r2
 8000d68:	d100      	bne.n	8000d6c <HAL_RCC_OscConfig+0x58>
 8000d6a:	e071      	b.n	8000e50 <HAL_RCC_OscConfig+0x13c>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d000      	beq.n	8000d76 <HAL_RCC_OscConfig+0x62>
 8000d74:	e06c      	b.n	8000e50 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
 8000d78:	f000 fb4c 	bl	8001414 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	2b01      	cmp	r3, #1
 8000d82:	d107      	bne.n	8000d94 <HAL_RCC_OscConfig+0x80>
 8000d84:	4bb1      	ldr	r3, [pc, #708]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	4bb0      	ldr	r3, [pc, #704]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000d8a:	2180      	movs	r1, #128	; 0x80
 8000d8c:	0249      	lsls	r1, r1, #9
 8000d8e:	430a      	orrs	r2, r1
 8000d90:	601a      	str	r2, [r3, #0]
 8000d92:	e02f      	b.n	8000df4 <HAL_RCC_OscConfig+0xe0>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d10c      	bne.n	8000db6 <HAL_RCC_OscConfig+0xa2>
 8000d9c:	4bab      	ldr	r3, [pc, #684]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	4baa      	ldr	r3, [pc, #680]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000da2:	49ab      	ldr	r1, [pc, #684]	; (8001050 <HAL_RCC_OscConfig+0x33c>)
 8000da4:	400a      	ands	r2, r1
 8000da6:	601a      	str	r2, [r3, #0]
 8000da8:	4ba8      	ldr	r3, [pc, #672]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	4ba7      	ldr	r3, [pc, #668]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000dae:	49a9      	ldr	r1, [pc, #676]	; (8001054 <HAL_RCC_OscConfig+0x340>)
 8000db0:	400a      	ands	r2, r1
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	e01e      	b.n	8000df4 <HAL_RCC_OscConfig+0xe0>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	2b05      	cmp	r3, #5
 8000dbc:	d10e      	bne.n	8000ddc <HAL_RCC_OscConfig+0xc8>
 8000dbe:	4ba3      	ldr	r3, [pc, #652]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	4ba2      	ldr	r3, [pc, #648]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000dc4:	2180      	movs	r1, #128	; 0x80
 8000dc6:	02c9      	lsls	r1, r1, #11
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	601a      	str	r2, [r3, #0]
 8000dcc:	4b9f      	ldr	r3, [pc, #636]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	4b9e      	ldr	r3, [pc, #632]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000dd2:	2180      	movs	r1, #128	; 0x80
 8000dd4:	0249      	lsls	r1, r1, #9
 8000dd6:	430a      	orrs	r2, r1
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	e00b      	b.n	8000df4 <HAL_RCC_OscConfig+0xe0>
 8000ddc:	4b9b      	ldr	r3, [pc, #620]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	4b9a      	ldr	r3, [pc, #616]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000de2:	499b      	ldr	r1, [pc, #620]	; (8001050 <HAL_RCC_OscConfig+0x33c>)
 8000de4:	400a      	ands	r2, r1
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	4b98      	ldr	r3, [pc, #608]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	4b97      	ldr	r3, [pc, #604]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000dee:	4999      	ldr	r1, [pc, #612]	; (8001054 <HAL_RCC_OscConfig+0x340>)
 8000df0:	400a      	ands	r2, r1
 8000df2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d014      	beq.n	8000e26 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dfc:	f7ff fcf0 	bl	80007e0 <HAL_GetTick>
 8000e00:	0003      	movs	r3, r0
 8000e02:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e04:	e008      	b.n	8000e18 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e06:	f7ff fceb 	bl	80007e0 <HAL_GetTick>
 8000e0a:	0002      	movs	r2, r0
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	1ad3      	subs	r3, r2, r3
 8000e10:	2b64      	cmp	r3, #100	; 0x64
 8000e12:	d901      	bls.n	8000e18 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000e14:	2303      	movs	r3, #3
 8000e16:	e2fd      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e18:	4b8c      	ldr	r3, [pc, #560]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	2380      	movs	r3, #128	; 0x80
 8000e1e:	029b      	lsls	r3, r3, #10
 8000e20:	4013      	ands	r3, r2
 8000e22:	d0f0      	beq.n	8000e06 <HAL_RCC_OscConfig+0xf2>
 8000e24:	e015      	b.n	8000e52 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e26:	f7ff fcdb 	bl	80007e0 <HAL_GetTick>
 8000e2a:	0003      	movs	r3, r0
 8000e2c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e2e:	e008      	b.n	8000e42 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e30:	f7ff fcd6 	bl	80007e0 <HAL_GetTick>
 8000e34:	0002      	movs	r2, r0
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	2b64      	cmp	r3, #100	; 0x64
 8000e3c:	d901      	bls.n	8000e42 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	e2e8      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e42:	4b82      	ldr	r3, [pc, #520]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	2380      	movs	r3, #128	; 0x80
 8000e48:	029b      	lsls	r3, r3, #10
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	d1f0      	bne.n	8000e30 <HAL_RCC_OscConfig+0x11c>
 8000e4e:	e000      	b.n	8000e52 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e50:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2202      	movs	r2, #2
 8000e58:	4013      	ands	r3, r2
 8000e5a:	d100      	bne.n	8000e5e <HAL_RCC_OscConfig+0x14a>
 8000e5c:	e06c      	b.n	8000f38 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e5e:	4b7b      	ldr	r3, [pc, #492]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	220c      	movs	r2, #12
 8000e64:	4013      	ands	r3, r2
 8000e66:	d00e      	beq.n	8000e86 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e68:	4b78      	ldr	r3, [pc, #480]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	220c      	movs	r2, #12
 8000e6e:	4013      	ands	r3, r2
 8000e70:	2b08      	cmp	r3, #8
 8000e72:	d11f      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x1a0>
 8000e74:	4b75      	ldr	r3, [pc, #468]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000e76:	685a      	ldr	r2, [r3, #4]
 8000e78:	23c0      	movs	r3, #192	; 0xc0
 8000e7a:	025b      	lsls	r3, r3, #9
 8000e7c:	401a      	ands	r2, r3
 8000e7e:	2380      	movs	r3, #128	; 0x80
 8000e80:	021b      	lsls	r3, r3, #8
 8000e82:	429a      	cmp	r2, r3
 8000e84:	d116      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e86:	4b71      	ldr	r3, [pc, #452]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	2202      	movs	r2, #2
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	d005      	beq.n	8000e9c <HAL_RCC_OscConfig+0x188>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d001      	beq.n	8000e9c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	e2bb      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e9c:	4b6b      	ldr	r3, [pc, #428]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	22f8      	movs	r2, #248	; 0xf8
 8000ea2:	4393      	bics	r3, r2
 8000ea4:	0019      	movs	r1, r3
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	691b      	ldr	r3, [r3, #16]
 8000eaa:	00da      	lsls	r2, r3, #3
 8000eac:	4b67      	ldr	r3, [pc, #412]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000eae:	430a      	orrs	r2, r1
 8000eb0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eb2:	e041      	b.n	8000f38 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d024      	beq.n	8000f06 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ebc:	4b63      	ldr	r3, [pc, #396]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	4b62      	ldr	r3, [pc, #392]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	430a      	orrs	r2, r1
 8000ec6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ec8:	f7ff fc8a 	bl	80007e0 <HAL_GetTick>
 8000ecc:	0003      	movs	r3, r0
 8000ece:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ed0:	e008      	b.n	8000ee4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ed2:	f7ff fc85 	bl	80007e0 <HAL_GetTick>
 8000ed6:	0002      	movs	r2, r0
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	1ad3      	subs	r3, r2, r3
 8000edc:	2b02      	cmp	r3, #2
 8000ede:	d901      	bls.n	8000ee4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000ee0:	2303      	movs	r3, #3
 8000ee2:	e297      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ee4:	4b59      	ldr	r3, [pc, #356]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2202      	movs	r2, #2
 8000eea:	4013      	ands	r3, r2
 8000eec:	d0f1      	beq.n	8000ed2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eee:	4b57      	ldr	r3, [pc, #348]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	22f8      	movs	r2, #248	; 0xf8
 8000ef4:	4393      	bics	r3, r2
 8000ef6:	0019      	movs	r1, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	691b      	ldr	r3, [r3, #16]
 8000efc:	00da      	lsls	r2, r3, #3
 8000efe:	4b53      	ldr	r3, [pc, #332]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000f00:	430a      	orrs	r2, r1
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	e018      	b.n	8000f38 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f06:	4b51      	ldr	r3, [pc, #324]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000f08:	681a      	ldr	r2, [r3, #0]
 8000f0a:	4b50      	ldr	r3, [pc, #320]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	438a      	bics	r2, r1
 8000f10:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f12:	f7ff fc65 	bl	80007e0 <HAL_GetTick>
 8000f16:	0003      	movs	r3, r0
 8000f18:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f1a:	e008      	b.n	8000f2e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f1c:	f7ff fc60 	bl	80007e0 <HAL_GetTick>
 8000f20:	0002      	movs	r2, r0
 8000f22:	69bb      	ldr	r3, [r7, #24]
 8000f24:	1ad3      	subs	r3, r2, r3
 8000f26:	2b02      	cmp	r3, #2
 8000f28:	d901      	bls.n	8000f2e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000f2a:	2303      	movs	r3, #3
 8000f2c:	e272      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f2e:	4b47      	ldr	r3, [pc, #284]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	2202      	movs	r2, #2
 8000f34:	4013      	ands	r3, r2
 8000f36:	d1f1      	bne.n	8000f1c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	2208      	movs	r2, #8
 8000f3e:	4013      	ands	r3, r2
 8000f40:	d036      	beq.n	8000fb0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	69db      	ldr	r3, [r3, #28]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d019      	beq.n	8000f7e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f4a:	4b40      	ldr	r3, [pc, #256]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000f4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f4e:	4b3f      	ldr	r3, [pc, #252]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000f50:	2101      	movs	r1, #1
 8000f52:	430a      	orrs	r2, r1
 8000f54:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f56:	f7ff fc43 	bl	80007e0 <HAL_GetTick>
 8000f5a:	0003      	movs	r3, r0
 8000f5c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f5e:	e008      	b.n	8000f72 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f60:	f7ff fc3e 	bl	80007e0 <HAL_GetTick>
 8000f64:	0002      	movs	r2, r0
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d901      	bls.n	8000f72 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	e250      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f72:	4b36      	ldr	r3, [pc, #216]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f76:	2202      	movs	r2, #2
 8000f78:	4013      	ands	r3, r2
 8000f7a:	d0f1      	beq.n	8000f60 <HAL_RCC_OscConfig+0x24c>
 8000f7c:	e018      	b.n	8000fb0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f7e:	4b33      	ldr	r3, [pc, #204]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000f80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f82:	4b32      	ldr	r3, [pc, #200]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000f84:	2101      	movs	r1, #1
 8000f86:	438a      	bics	r2, r1
 8000f88:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f8a:	f7ff fc29 	bl	80007e0 <HAL_GetTick>
 8000f8e:	0003      	movs	r3, r0
 8000f90:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f92:	e008      	b.n	8000fa6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f94:	f7ff fc24 	bl	80007e0 <HAL_GetTick>
 8000f98:	0002      	movs	r2, r0
 8000f9a:	69bb      	ldr	r3, [r7, #24]
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d901      	bls.n	8000fa6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	e236      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fa6:	4b29      	ldr	r3, [pc, #164]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000faa:	2202      	movs	r2, #2
 8000fac:	4013      	ands	r3, r2
 8000fae:	d1f1      	bne.n	8000f94 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2204      	movs	r2, #4
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	d100      	bne.n	8000fbc <HAL_RCC_OscConfig+0x2a8>
 8000fba:	e0b5      	b.n	8001128 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fbc:	231f      	movs	r3, #31
 8000fbe:	18fb      	adds	r3, r7, r3
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fc4:	4b21      	ldr	r3, [pc, #132]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000fc6:	69da      	ldr	r2, [r3, #28]
 8000fc8:	2380      	movs	r3, #128	; 0x80
 8000fca:	055b      	lsls	r3, r3, #21
 8000fcc:	4013      	ands	r3, r2
 8000fce:	d111      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fd0:	4b1e      	ldr	r3, [pc, #120]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000fd2:	69da      	ldr	r2, [r3, #28]
 8000fd4:	4b1d      	ldr	r3, [pc, #116]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000fd6:	2180      	movs	r1, #128	; 0x80
 8000fd8:	0549      	lsls	r1, r1, #21
 8000fda:	430a      	orrs	r2, r1
 8000fdc:	61da      	str	r2, [r3, #28]
 8000fde:	4b1b      	ldr	r3, [pc, #108]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000fe0:	69da      	ldr	r2, [r3, #28]
 8000fe2:	2380      	movs	r3, #128	; 0x80
 8000fe4:	055b      	lsls	r3, r3, #21
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000fec:	231f      	movs	r3, #31
 8000fee:	18fb      	adds	r3, r7, r3
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ff4:	4b18      	ldr	r3, [pc, #96]	; (8001058 <HAL_RCC_OscConfig+0x344>)
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	2380      	movs	r3, #128	; 0x80
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	d11a      	bne.n	8001036 <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001000:	4b15      	ldr	r3, [pc, #84]	; (8001058 <HAL_RCC_OscConfig+0x344>)
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	4b14      	ldr	r3, [pc, #80]	; (8001058 <HAL_RCC_OscConfig+0x344>)
 8001006:	2180      	movs	r1, #128	; 0x80
 8001008:	0049      	lsls	r1, r1, #1
 800100a:	430a      	orrs	r2, r1
 800100c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800100e:	f7ff fbe7 	bl	80007e0 <HAL_GetTick>
 8001012:	0003      	movs	r3, r0
 8001014:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001016:	e008      	b.n	800102a <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001018:	f7ff fbe2 	bl	80007e0 <HAL_GetTick>
 800101c:	0002      	movs	r2, r0
 800101e:	69bb      	ldr	r3, [r7, #24]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	2b64      	cmp	r3, #100	; 0x64
 8001024:	d901      	bls.n	800102a <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8001026:	2303      	movs	r3, #3
 8001028:	e1f4      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800102a:	4b0b      	ldr	r3, [pc, #44]	; (8001058 <HAL_RCC_OscConfig+0x344>)
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	2380      	movs	r3, #128	; 0x80
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	4013      	ands	r3, r2
 8001034:	d0f0      	beq.n	8001018 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d10e      	bne.n	800105c <HAL_RCC_OscConfig+0x348>
 800103e:	4b03      	ldr	r3, [pc, #12]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8001040:	6a1a      	ldr	r2, [r3, #32]
 8001042:	4b02      	ldr	r3, [pc, #8]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8001044:	2101      	movs	r1, #1
 8001046:	430a      	orrs	r2, r1
 8001048:	621a      	str	r2, [r3, #32]
 800104a:	e035      	b.n	80010b8 <HAL_RCC_OscConfig+0x3a4>
 800104c:	40021000 	.word	0x40021000
 8001050:	fffeffff 	.word	0xfffeffff
 8001054:	fffbffff 	.word	0xfffbffff
 8001058:	40007000 	.word	0x40007000
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	689b      	ldr	r3, [r3, #8]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d10c      	bne.n	800107e <HAL_RCC_OscConfig+0x36a>
 8001064:	4bca      	ldr	r3, [pc, #808]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001066:	6a1a      	ldr	r2, [r3, #32]
 8001068:	4bc9      	ldr	r3, [pc, #804]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800106a:	2101      	movs	r1, #1
 800106c:	438a      	bics	r2, r1
 800106e:	621a      	str	r2, [r3, #32]
 8001070:	4bc7      	ldr	r3, [pc, #796]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001072:	6a1a      	ldr	r2, [r3, #32]
 8001074:	4bc6      	ldr	r3, [pc, #792]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001076:	2104      	movs	r1, #4
 8001078:	438a      	bics	r2, r1
 800107a:	621a      	str	r2, [r3, #32]
 800107c:	e01c      	b.n	80010b8 <HAL_RCC_OscConfig+0x3a4>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	2b05      	cmp	r3, #5
 8001084:	d10c      	bne.n	80010a0 <HAL_RCC_OscConfig+0x38c>
 8001086:	4bc2      	ldr	r3, [pc, #776]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001088:	6a1a      	ldr	r2, [r3, #32]
 800108a:	4bc1      	ldr	r3, [pc, #772]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800108c:	2104      	movs	r1, #4
 800108e:	430a      	orrs	r2, r1
 8001090:	621a      	str	r2, [r3, #32]
 8001092:	4bbf      	ldr	r3, [pc, #764]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001094:	6a1a      	ldr	r2, [r3, #32]
 8001096:	4bbe      	ldr	r3, [pc, #760]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001098:	2101      	movs	r1, #1
 800109a:	430a      	orrs	r2, r1
 800109c:	621a      	str	r2, [r3, #32]
 800109e:	e00b      	b.n	80010b8 <HAL_RCC_OscConfig+0x3a4>
 80010a0:	4bbb      	ldr	r3, [pc, #748]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80010a2:	6a1a      	ldr	r2, [r3, #32]
 80010a4:	4bba      	ldr	r3, [pc, #744]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80010a6:	2101      	movs	r1, #1
 80010a8:	438a      	bics	r2, r1
 80010aa:	621a      	str	r2, [r3, #32]
 80010ac:	4bb8      	ldr	r3, [pc, #736]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80010ae:	6a1a      	ldr	r2, [r3, #32]
 80010b0:	4bb7      	ldr	r3, [pc, #732]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80010b2:	2104      	movs	r1, #4
 80010b4:	438a      	bics	r2, r1
 80010b6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	689b      	ldr	r3, [r3, #8]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d014      	beq.n	80010ea <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010c0:	f7ff fb8e 	bl	80007e0 <HAL_GetTick>
 80010c4:	0003      	movs	r3, r0
 80010c6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010c8:	e009      	b.n	80010de <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010ca:	f7ff fb89 	bl	80007e0 <HAL_GetTick>
 80010ce:	0002      	movs	r2, r0
 80010d0:	69bb      	ldr	r3, [r7, #24]
 80010d2:	1ad3      	subs	r3, r2, r3
 80010d4:	4aaf      	ldr	r2, [pc, #700]	; (8001394 <HAL_RCC_OscConfig+0x680>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d901      	bls.n	80010de <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80010da:	2303      	movs	r3, #3
 80010dc:	e19a      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010de:	4bac      	ldr	r3, [pc, #688]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80010e0:	6a1b      	ldr	r3, [r3, #32]
 80010e2:	2202      	movs	r2, #2
 80010e4:	4013      	ands	r3, r2
 80010e6:	d0f0      	beq.n	80010ca <HAL_RCC_OscConfig+0x3b6>
 80010e8:	e013      	b.n	8001112 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ea:	f7ff fb79 	bl	80007e0 <HAL_GetTick>
 80010ee:	0003      	movs	r3, r0
 80010f0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010f2:	e009      	b.n	8001108 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010f4:	f7ff fb74 	bl	80007e0 <HAL_GetTick>
 80010f8:	0002      	movs	r2, r0
 80010fa:	69bb      	ldr	r3, [r7, #24]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	4aa5      	ldr	r2, [pc, #660]	; (8001394 <HAL_RCC_OscConfig+0x680>)
 8001100:	4293      	cmp	r3, r2
 8001102:	d901      	bls.n	8001108 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001104:	2303      	movs	r3, #3
 8001106:	e185      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001108:	4ba1      	ldr	r3, [pc, #644]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800110a:	6a1b      	ldr	r3, [r3, #32]
 800110c:	2202      	movs	r2, #2
 800110e:	4013      	ands	r3, r2
 8001110:	d1f0      	bne.n	80010f4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001112:	231f      	movs	r3, #31
 8001114:	18fb      	adds	r3, r7, r3
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	2b01      	cmp	r3, #1
 800111a:	d105      	bne.n	8001128 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800111c:	4b9c      	ldr	r3, [pc, #624]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800111e:	69da      	ldr	r2, [r3, #28]
 8001120:	4b9b      	ldr	r3, [pc, #620]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001122:	499d      	ldr	r1, [pc, #628]	; (8001398 <HAL_RCC_OscConfig+0x684>)
 8001124:	400a      	ands	r2, r1
 8001126:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2210      	movs	r2, #16
 800112e:	4013      	ands	r3, r2
 8001130:	d063      	beq.n	80011fa <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	695b      	ldr	r3, [r3, #20]
 8001136:	2b01      	cmp	r3, #1
 8001138:	d12a      	bne.n	8001190 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800113a:	4b95      	ldr	r3, [pc, #596]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800113c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800113e:	4b94      	ldr	r3, [pc, #592]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001140:	2104      	movs	r1, #4
 8001142:	430a      	orrs	r2, r1
 8001144:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001146:	4b92      	ldr	r3, [pc, #584]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001148:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800114a:	4b91      	ldr	r3, [pc, #580]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800114c:	2101      	movs	r1, #1
 800114e:	430a      	orrs	r2, r1
 8001150:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001152:	f7ff fb45 	bl	80007e0 <HAL_GetTick>
 8001156:	0003      	movs	r3, r0
 8001158:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800115a:	e008      	b.n	800116e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800115c:	f7ff fb40 	bl	80007e0 <HAL_GetTick>
 8001160:	0002      	movs	r2, r0
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	2b02      	cmp	r3, #2
 8001168:	d901      	bls.n	800116e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800116a:	2303      	movs	r3, #3
 800116c:	e152      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800116e:	4b88      	ldr	r3, [pc, #544]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001170:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001172:	2202      	movs	r2, #2
 8001174:	4013      	ands	r3, r2
 8001176:	d0f1      	beq.n	800115c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001178:	4b85      	ldr	r3, [pc, #532]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800117a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800117c:	22f8      	movs	r2, #248	; 0xf8
 800117e:	4393      	bics	r3, r2
 8001180:	0019      	movs	r1, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	699b      	ldr	r3, [r3, #24]
 8001186:	00da      	lsls	r2, r3, #3
 8001188:	4b81      	ldr	r3, [pc, #516]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800118a:	430a      	orrs	r2, r1
 800118c:	635a      	str	r2, [r3, #52]	; 0x34
 800118e:	e034      	b.n	80011fa <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	695b      	ldr	r3, [r3, #20]
 8001194:	3305      	adds	r3, #5
 8001196:	d111      	bne.n	80011bc <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001198:	4b7d      	ldr	r3, [pc, #500]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800119a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800119c:	4b7c      	ldr	r3, [pc, #496]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800119e:	2104      	movs	r1, #4
 80011a0:	438a      	bics	r2, r1
 80011a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80011a4:	4b7a      	ldr	r3, [pc, #488]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80011a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011a8:	22f8      	movs	r2, #248	; 0xf8
 80011aa:	4393      	bics	r3, r2
 80011ac:	0019      	movs	r1, r3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	699b      	ldr	r3, [r3, #24]
 80011b2:	00da      	lsls	r2, r3, #3
 80011b4:	4b76      	ldr	r3, [pc, #472]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80011b6:	430a      	orrs	r2, r1
 80011b8:	635a      	str	r2, [r3, #52]	; 0x34
 80011ba:	e01e      	b.n	80011fa <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80011bc:	4b74      	ldr	r3, [pc, #464]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80011be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011c0:	4b73      	ldr	r3, [pc, #460]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80011c2:	2104      	movs	r1, #4
 80011c4:	430a      	orrs	r2, r1
 80011c6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80011c8:	4b71      	ldr	r3, [pc, #452]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80011ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011cc:	4b70      	ldr	r3, [pc, #448]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80011ce:	2101      	movs	r1, #1
 80011d0:	438a      	bics	r2, r1
 80011d2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011d4:	f7ff fb04 	bl	80007e0 <HAL_GetTick>
 80011d8:	0003      	movs	r3, r0
 80011da:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80011dc:	e008      	b.n	80011f0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80011de:	f7ff faff 	bl	80007e0 <HAL_GetTick>
 80011e2:	0002      	movs	r2, r0
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	d901      	bls.n	80011f0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80011ec:	2303      	movs	r3, #3
 80011ee:	e111      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80011f0:	4b67      	ldr	r3, [pc, #412]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80011f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011f4:	2202      	movs	r2, #2
 80011f6:	4013      	ands	r3, r2
 80011f8:	d1f1      	bne.n	80011de <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	2220      	movs	r2, #32
 8001200:	4013      	ands	r3, r2
 8001202:	d05c      	beq.n	80012be <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001204:	4b62      	ldr	r3, [pc, #392]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	220c      	movs	r2, #12
 800120a:	4013      	ands	r3, r2
 800120c:	2b0c      	cmp	r3, #12
 800120e:	d00e      	beq.n	800122e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001210:	4b5f      	ldr	r3, [pc, #380]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	220c      	movs	r2, #12
 8001216:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001218:	2b08      	cmp	r3, #8
 800121a:	d114      	bne.n	8001246 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800121c:	4b5c      	ldr	r3, [pc, #368]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800121e:	685a      	ldr	r2, [r3, #4]
 8001220:	23c0      	movs	r3, #192	; 0xc0
 8001222:	025b      	lsls	r3, r3, #9
 8001224:	401a      	ands	r2, r3
 8001226:	23c0      	movs	r3, #192	; 0xc0
 8001228:	025b      	lsls	r3, r3, #9
 800122a:	429a      	cmp	r2, r3
 800122c:	d10b      	bne.n	8001246 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800122e:	4b58      	ldr	r3, [pc, #352]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001230:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001232:	2380      	movs	r3, #128	; 0x80
 8001234:	025b      	lsls	r3, r3, #9
 8001236:	4013      	ands	r3, r2
 8001238:	d040      	beq.n	80012bc <HAL_RCC_OscConfig+0x5a8>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6a1b      	ldr	r3, [r3, #32]
 800123e:	2b01      	cmp	r3, #1
 8001240:	d03c      	beq.n	80012bc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e0e6      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6a1b      	ldr	r3, [r3, #32]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d01b      	beq.n	8001286 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800124e:	4b50      	ldr	r3, [pc, #320]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001250:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001252:	4b4f      	ldr	r3, [pc, #316]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001254:	2180      	movs	r1, #128	; 0x80
 8001256:	0249      	lsls	r1, r1, #9
 8001258:	430a      	orrs	r2, r1
 800125a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800125c:	f7ff fac0 	bl	80007e0 <HAL_GetTick>
 8001260:	0003      	movs	r3, r0
 8001262:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001264:	e008      	b.n	8001278 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001266:	f7ff fabb 	bl	80007e0 <HAL_GetTick>
 800126a:	0002      	movs	r2, r0
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	2b02      	cmp	r3, #2
 8001272:	d901      	bls.n	8001278 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	e0cd      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001278:	4b45      	ldr	r3, [pc, #276]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800127a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800127c:	2380      	movs	r3, #128	; 0x80
 800127e:	025b      	lsls	r3, r3, #9
 8001280:	4013      	ands	r3, r2
 8001282:	d0f0      	beq.n	8001266 <HAL_RCC_OscConfig+0x552>
 8001284:	e01b      	b.n	80012be <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001286:	4b42      	ldr	r3, [pc, #264]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001288:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800128a:	4b41      	ldr	r3, [pc, #260]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800128c:	4943      	ldr	r1, [pc, #268]	; (800139c <HAL_RCC_OscConfig+0x688>)
 800128e:	400a      	ands	r2, r1
 8001290:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001292:	f7ff faa5 	bl	80007e0 <HAL_GetTick>
 8001296:	0003      	movs	r3, r0
 8001298:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800129a:	e008      	b.n	80012ae <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800129c:	f7ff faa0 	bl	80007e0 <HAL_GetTick>
 80012a0:	0002      	movs	r2, r0
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	2b02      	cmp	r3, #2
 80012a8:	d901      	bls.n	80012ae <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80012aa:	2303      	movs	r3, #3
 80012ac:	e0b2      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80012ae:	4b38      	ldr	r3, [pc, #224]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80012b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012b2:	2380      	movs	r3, #128	; 0x80
 80012b4:	025b      	lsls	r3, r3, #9
 80012b6:	4013      	ands	r3, r2
 80012b8:	d1f0      	bne.n	800129c <HAL_RCC_OscConfig+0x588>
 80012ba:	e000      	b.n	80012be <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80012bc:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d100      	bne.n	80012c8 <HAL_RCC_OscConfig+0x5b4>
 80012c6:	e0a4      	b.n	8001412 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012c8:	4b31      	ldr	r3, [pc, #196]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	220c      	movs	r2, #12
 80012ce:	4013      	ands	r3, r2
 80012d0:	2b08      	cmp	r3, #8
 80012d2:	d100      	bne.n	80012d6 <HAL_RCC_OscConfig+0x5c2>
 80012d4:	e078      	b.n	80013c8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d14c      	bne.n	8001378 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012de:	4b2c      	ldr	r3, [pc, #176]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	4b2b      	ldr	r3, [pc, #172]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 80012e4:	492e      	ldr	r1, [pc, #184]	; (80013a0 <HAL_RCC_OscConfig+0x68c>)
 80012e6:	400a      	ands	r2, r1
 80012e8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ea:	f7ff fa79 	bl	80007e0 <HAL_GetTick>
 80012ee:	0003      	movs	r3, r0
 80012f0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012f2:	e008      	b.n	8001306 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012f4:	f7ff fa74 	bl	80007e0 <HAL_GetTick>
 80012f8:	0002      	movs	r2, r0
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d901      	bls.n	8001306 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001302:	2303      	movs	r3, #3
 8001304:	e086      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001306:	4b22      	ldr	r3, [pc, #136]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	2380      	movs	r3, #128	; 0x80
 800130c:	049b      	lsls	r3, r3, #18
 800130e:	4013      	ands	r3, r2
 8001310:	d1f0      	bne.n	80012f4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001312:	4b1f      	ldr	r3, [pc, #124]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001316:	220f      	movs	r2, #15
 8001318:	4393      	bics	r3, r2
 800131a:	0019      	movs	r1, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001320:	4b1b      	ldr	r3, [pc, #108]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001322:	430a      	orrs	r2, r1
 8001324:	62da      	str	r2, [r3, #44]	; 0x2c
 8001326:	4b1a      	ldr	r3, [pc, #104]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	4a1e      	ldr	r2, [pc, #120]	; (80013a4 <HAL_RCC_OscConfig+0x690>)
 800132c:	4013      	ands	r3, r2
 800132e:	0019      	movs	r1, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001338:	431a      	orrs	r2, r3
 800133a:	4b15      	ldr	r3, [pc, #84]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800133c:	430a      	orrs	r2, r1
 800133e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001340:	4b13      	ldr	r3, [pc, #76]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	4b12      	ldr	r3, [pc, #72]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 8001346:	2180      	movs	r1, #128	; 0x80
 8001348:	0449      	lsls	r1, r1, #17
 800134a:	430a      	orrs	r2, r1
 800134c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800134e:	f7ff fa47 	bl	80007e0 <HAL_GetTick>
 8001352:	0003      	movs	r3, r0
 8001354:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001356:	e008      	b.n	800136a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001358:	f7ff fa42 	bl	80007e0 <HAL_GetTick>
 800135c:	0002      	movs	r2, r0
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b02      	cmp	r3, #2
 8001364:	d901      	bls.n	800136a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e054      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800136a:	4b09      	ldr	r3, [pc, #36]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	2380      	movs	r3, #128	; 0x80
 8001370:	049b      	lsls	r3, r3, #18
 8001372:	4013      	ands	r3, r2
 8001374:	d0f0      	beq.n	8001358 <HAL_RCC_OscConfig+0x644>
 8001376:	e04c      	b.n	8001412 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001378:	4b05      	ldr	r3, [pc, #20]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	4b04      	ldr	r3, [pc, #16]	; (8001390 <HAL_RCC_OscConfig+0x67c>)
 800137e:	4908      	ldr	r1, [pc, #32]	; (80013a0 <HAL_RCC_OscConfig+0x68c>)
 8001380:	400a      	ands	r2, r1
 8001382:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001384:	f7ff fa2c 	bl	80007e0 <HAL_GetTick>
 8001388:	0003      	movs	r3, r0
 800138a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800138c:	e015      	b.n	80013ba <HAL_RCC_OscConfig+0x6a6>
 800138e:	46c0      	nop			; (mov r8, r8)
 8001390:	40021000 	.word	0x40021000
 8001394:	00001388 	.word	0x00001388
 8001398:	efffffff 	.word	0xefffffff
 800139c:	fffeffff 	.word	0xfffeffff
 80013a0:	feffffff 	.word	0xfeffffff
 80013a4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013a8:	f7ff fa1a 	bl	80007e0 <HAL_GetTick>
 80013ac:	0002      	movs	r2, r0
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d901      	bls.n	80013ba <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80013b6:	2303      	movs	r3, #3
 80013b8:	e02c      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013ba:	4b18      	ldr	r3, [pc, #96]	; (800141c <HAL_RCC_OscConfig+0x708>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	2380      	movs	r3, #128	; 0x80
 80013c0:	049b      	lsls	r3, r3, #18
 80013c2:	4013      	ands	r3, r2
 80013c4:	d1f0      	bne.n	80013a8 <HAL_RCC_OscConfig+0x694>
 80013c6:	e024      	b.n	8001412 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d101      	bne.n	80013d4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e01f      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80013d4:	4b11      	ldr	r3, [pc, #68]	; (800141c <HAL_RCC_OscConfig+0x708>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80013da:	4b10      	ldr	r3, [pc, #64]	; (800141c <HAL_RCC_OscConfig+0x708>)
 80013dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013de:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013e0:	697a      	ldr	r2, [r7, #20]
 80013e2:	23c0      	movs	r3, #192	; 0xc0
 80013e4:	025b      	lsls	r3, r3, #9
 80013e6:	401a      	ands	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d10e      	bne.n	800140e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	220f      	movs	r2, #15
 80013f4:	401a      	ands	r2, r3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013fa:	429a      	cmp	r2, r3
 80013fc:	d107      	bne.n	800140e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80013fe:	697a      	ldr	r2, [r7, #20]
 8001400:	23f0      	movs	r3, #240	; 0xf0
 8001402:	039b      	lsls	r3, r3, #14
 8001404:	401a      	ands	r2, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800140a:	429a      	cmp	r2, r3
 800140c:	d001      	beq.n	8001412 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e000      	b.n	8001414 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001412:	2300      	movs	r3, #0
}
 8001414:	0018      	movs	r0, r3
 8001416:	46bd      	mov	sp, r7
 8001418:	b008      	add	sp, #32
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40021000 	.word	0x40021000

08001420 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d101      	bne.n	8001434 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	e0bf      	b.n	80015b4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001434:	4b61      	ldr	r3, [pc, #388]	; (80015bc <HAL_RCC_ClockConfig+0x19c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2201      	movs	r2, #1
 800143a:	4013      	ands	r3, r2
 800143c:	683a      	ldr	r2, [r7, #0]
 800143e:	429a      	cmp	r2, r3
 8001440:	d911      	bls.n	8001466 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001442:	4b5e      	ldr	r3, [pc, #376]	; (80015bc <HAL_RCC_ClockConfig+0x19c>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2201      	movs	r2, #1
 8001448:	4393      	bics	r3, r2
 800144a:	0019      	movs	r1, r3
 800144c:	4b5b      	ldr	r3, [pc, #364]	; (80015bc <HAL_RCC_ClockConfig+0x19c>)
 800144e:	683a      	ldr	r2, [r7, #0]
 8001450:	430a      	orrs	r2, r1
 8001452:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001454:	4b59      	ldr	r3, [pc, #356]	; (80015bc <HAL_RCC_ClockConfig+0x19c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2201      	movs	r2, #1
 800145a:	4013      	ands	r3, r2
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	429a      	cmp	r2, r3
 8001460:	d001      	beq.n	8001466 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e0a6      	b.n	80015b4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2202      	movs	r2, #2
 800146c:	4013      	ands	r3, r2
 800146e:	d015      	beq.n	800149c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2204      	movs	r2, #4
 8001476:	4013      	ands	r3, r2
 8001478:	d006      	beq.n	8001488 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800147a:	4b51      	ldr	r3, [pc, #324]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 800147c:	685a      	ldr	r2, [r3, #4]
 800147e:	4b50      	ldr	r3, [pc, #320]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 8001480:	21e0      	movs	r1, #224	; 0xe0
 8001482:	00c9      	lsls	r1, r1, #3
 8001484:	430a      	orrs	r2, r1
 8001486:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001488:	4b4d      	ldr	r3, [pc, #308]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	22f0      	movs	r2, #240	; 0xf0
 800148e:	4393      	bics	r3, r2
 8001490:	0019      	movs	r1, r3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	4b4a      	ldr	r3, [pc, #296]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 8001498:	430a      	orrs	r2, r1
 800149a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2201      	movs	r2, #1
 80014a2:	4013      	ands	r3, r2
 80014a4:	d04c      	beq.n	8001540 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d107      	bne.n	80014be <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ae:	4b44      	ldr	r3, [pc, #272]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	2380      	movs	r3, #128	; 0x80
 80014b4:	029b      	lsls	r3, r3, #10
 80014b6:	4013      	ands	r3, r2
 80014b8:	d120      	bne.n	80014fc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
 80014bc:	e07a      	b.n	80015b4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d107      	bne.n	80014d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014c6:	4b3e      	ldr	r3, [pc, #248]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	2380      	movs	r3, #128	; 0x80
 80014cc:	049b      	lsls	r3, r3, #18
 80014ce:	4013      	ands	r3, r2
 80014d0:	d114      	bne.n	80014fc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e06e      	b.n	80015b4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	2b03      	cmp	r3, #3
 80014dc:	d107      	bne.n	80014ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80014de:	4b38      	ldr	r3, [pc, #224]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 80014e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014e2:	2380      	movs	r3, #128	; 0x80
 80014e4:	025b      	lsls	r3, r3, #9
 80014e6:	4013      	ands	r3, r2
 80014e8:	d108      	bne.n	80014fc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e062      	b.n	80015b4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ee:	4b34      	ldr	r3, [pc, #208]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2202      	movs	r2, #2
 80014f4:	4013      	ands	r3, r2
 80014f6:	d101      	bne.n	80014fc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80014f8:	2301      	movs	r3, #1
 80014fa:	e05b      	b.n	80015b4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014fc:	4b30      	ldr	r3, [pc, #192]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	2203      	movs	r2, #3
 8001502:	4393      	bics	r3, r2
 8001504:	0019      	movs	r1, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	685a      	ldr	r2, [r3, #4]
 800150a:	4b2d      	ldr	r3, [pc, #180]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 800150c:	430a      	orrs	r2, r1
 800150e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001510:	f7ff f966 	bl	80007e0 <HAL_GetTick>
 8001514:	0003      	movs	r3, r0
 8001516:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001518:	e009      	b.n	800152e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800151a:	f7ff f961 	bl	80007e0 <HAL_GetTick>
 800151e:	0002      	movs	r2, r0
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	4a27      	ldr	r2, [pc, #156]	; (80015c4 <HAL_RCC_ClockConfig+0x1a4>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d901      	bls.n	800152e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e042      	b.n	80015b4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800152e:	4b24      	ldr	r3, [pc, #144]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	220c      	movs	r2, #12
 8001534:	401a      	ands	r2, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	429a      	cmp	r2, r3
 800153e:	d1ec      	bne.n	800151a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001540:	4b1e      	ldr	r3, [pc, #120]	; (80015bc <HAL_RCC_ClockConfig+0x19c>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2201      	movs	r2, #1
 8001546:	4013      	ands	r3, r2
 8001548:	683a      	ldr	r2, [r7, #0]
 800154a:	429a      	cmp	r2, r3
 800154c:	d211      	bcs.n	8001572 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800154e:	4b1b      	ldr	r3, [pc, #108]	; (80015bc <HAL_RCC_ClockConfig+0x19c>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2201      	movs	r2, #1
 8001554:	4393      	bics	r3, r2
 8001556:	0019      	movs	r1, r3
 8001558:	4b18      	ldr	r3, [pc, #96]	; (80015bc <HAL_RCC_ClockConfig+0x19c>)
 800155a:	683a      	ldr	r2, [r7, #0]
 800155c:	430a      	orrs	r2, r1
 800155e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001560:	4b16      	ldr	r3, [pc, #88]	; (80015bc <HAL_RCC_ClockConfig+0x19c>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2201      	movs	r2, #1
 8001566:	4013      	ands	r3, r2
 8001568:	683a      	ldr	r2, [r7, #0]
 800156a:	429a      	cmp	r2, r3
 800156c:	d001      	beq.n	8001572 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e020      	b.n	80015b4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2204      	movs	r2, #4
 8001578:	4013      	ands	r3, r2
 800157a:	d009      	beq.n	8001590 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800157c:	4b10      	ldr	r3, [pc, #64]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	4a11      	ldr	r2, [pc, #68]	; (80015c8 <HAL_RCC_ClockConfig+0x1a8>)
 8001582:	4013      	ands	r3, r2
 8001584:	0019      	movs	r1, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	68da      	ldr	r2, [r3, #12]
 800158a:	4b0d      	ldr	r3, [pc, #52]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 800158c:	430a      	orrs	r2, r1
 800158e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001590:	f000 f820 	bl	80015d4 <HAL_RCC_GetSysClockFreq>
 8001594:	0001      	movs	r1, r0
 8001596:	4b0a      	ldr	r3, [pc, #40]	; (80015c0 <HAL_RCC_ClockConfig+0x1a0>)
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	091b      	lsrs	r3, r3, #4
 800159c:	220f      	movs	r2, #15
 800159e:	4013      	ands	r3, r2
 80015a0:	4a0a      	ldr	r2, [pc, #40]	; (80015cc <HAL_RCC_ClockConfig+0x1ac>)
 80015a2:	5cd3      	ldrb	r3, [r2, r3]
 80015a4:	000a      	movs	r2, r1
 80015a6:	40da      	lsrs	r2, r3
 80015a8:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <HAL_RCC_ClockConfig+0x1b0>)
 80015aa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80015ac:	2000      	movs	r0, #0
 80015ae:	f7ff f8d1 	bl	8000754 <HAL_InitTick>
  
  return HAL_OK;
 80015b2:	2300      	movs	r3, #0
}
 80015b4:	0018      	movs	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	b004      	add	sp, #16
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	40022000 	.word	0x40022000
 80015c0:	40021000 	.word	0x40021000
 80015c4:	00001388 	.word	0x00001388
 80015c8:	fffff8ff 	.word	0xfffff8ff
 80015cc:	080025d8 	.word	0x080025d8
 80015d0:	20000000 	.word	0x20000000

080015d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015d4:	b590      	push	{r4, r7, lr}
 80015d6:	b08f      	sub	sp, #60	; 0x3c
 80015d8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80015da:	2314      	movs	r3, #20
 80015dc:	18fb      	adds	r3, r7, r3
 80015de:	4a37      	ldr	r2, [pc, #220]	; (80016bc <HAL_RCC_GetSysClockFreq+0xe8>)
 80015e0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80015e2:	c313      	stmia	r3!, {r0, r1, r4}
 80015e4:	6812      	ldr	r2, [r2, #0]
 80015e6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80015e8:	1d3b      	adds	r3, r7, #4
 80015ea:	4a35      	ldr	r2, [pc, #212]	; (80016c0 <HAL_RCC_GetSysClockFreq+0xec>)
 80015ec:	ca13      	ldmia	r2!, {r0, r1, r4}
 80015ee:	c313      	stmia	r3!, {r0, r1, r4}
 80015f0:	6812      	ldr	r2, [r2, #0]
 80015f2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015f4:	2300      	movs	r3, #0
 80015f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015f8:	2300      	movs	r3, #0
 80015fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80015fc:	2300      	movs	r3, #0
 80015fe:	637b      	str	r3, [r7, #52]	; 0x34
 8001600:	2300      	movs	r3, #0
 8001602:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001604:	2300      	movs	r3, #0
 8001606:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001608:	4b2e      	ldr	r3, [pc, #184]	; (80016c4 <HAL_RCC_GetSysClockFreq+0xf0>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800160e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001610:	220c      	movs	r2, #12
 8001612:	4013      	ands	r3, r2
 8001614:	2b08      	cmp	r3, #8
 8001616:	d006      	beq.n	8001626 <HAL_RCC_GetSysClockFreq+0x52>
 8001618:	2b0c      	cmp	r3, #12
 800161a:	d043      	beq.n	80016a4 <HAL_RCC_GetSysClockFreq+0xd0>
 800161c:	2b04      	cmp	r3, #4
 800161e:	d144      	bne.n	80016aa <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001620:	4b29      	ldr	r3, [pc, #164]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001622:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001624:	e044      	b.n	80016b0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001628:	0c9b      	lsrs	r3, r3, #18
 800162a:	220f      	movs	r2, #15
 800162c:	4013      	ands	r3, r2
 800162e:	2214      	movs	r2, #20
 8001630:	18ba      	adds	r2, r7, r2
 8001632:	5cd3      	ldrb	r3, [r2, r3]
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001636:	4b23      	ldr	r3, [pc, #140]	; (80016c4 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800163a:	220f      	movs	r2, #15
 800163c:	4013      	ands	r3, r2
 800163e:	1d3a      	adds	r2, r7, #4
 8001640:	5cd3      	ldrb	r3, [r2, r3]
 8001642:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001644:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001646:	23c0      	movs	r3, #192	; 0xc0
 8001648:	025b      	lsls	r3, r3, #9
 800164a:	401a      	ands	r2, r3
 800164c:	2380      	movs	r3, #128	; 0x80
 800164e:	025b      	lsls	r3, r3, #9
 8001650:	429a      	cmp	r2, r3
 8001652:	d109      	bne.n	8001668 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001654:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001656:	481c      	ldr	r0, [pc, #112]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001658:	f7fe fd56 	bl	8000108 <__udivsi3>
 800165c:	0003      	movs	r3, r0
 800165e:	001a      	movs	r2, r3
 8001660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001662:	4353      	muls	r3, r2
 8001664:	637b      	str	r3, [r7, #52]	; 0x34
 8001666:	e01a      	b.n	800169e <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001668:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800166a:	23c0      	movs	r3, #192	; 0xc0
 800166c:	025b      	lsls	r3, r3, #9
 800166e:	401a      	ands	r2, r3
 8001670:	23c0      	movs	r3, #192	; 0xc0
 8001672:	025b      	lsls	r3, r3, #9
 8001674:	429a      	cmp	r2, r3
 8001676:	d109      	bne.n	800168c <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001678:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800167a:	4814      	ldr	r0, [pc, #80]	; (80016cc <HAL_RCC_GetSysClockFreq+0xf8>)
 800167c:	f7fe fd44 	bl	8000108 <__udivsi3>
 8001680:	0003      	movs	r3, r0
 8001682:	001a      	movs	r2, r3
 8001684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001686:	4353      	muls	r3, r2
 8001688:	637b      	str	r3, [r7, #52]	; 0x34
 800168a:	e008      	b.n	800169e <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800168c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800168e:	480e      	ldr	r0, [pc, #56]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001690:	f7fe fd3a 	bl	8000108 <__udivsi3>
 8001694:	0003      	movs	r3, r0
 8001696:	001a      	movs	r2, r3
 8001698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169a:	4353      	muls	r3, r2
 800169c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800169e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016a0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80016a2:	e005      	b.n	80016b0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80016a4:	4b09      	ldr	r3, [pc, #36]	; (80016cc <HAL_RCC_GetSysClockFreq+0xf8>)
 80016a6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80016a8:	e002      	b.n	80016b0 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016aa:	4b07      	ldr	r3, [pc, #28]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf4>)
 80016ac:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80016ae:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80016b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80016b2:	0018      	movs	r0, r3
 80016b4:	46bd      	mov	sp, r7
 80016b6:	b00f      	add	sp, #60	; 0x3c
 80016b8:	bd90      	pop	{r4, r7, pc}
 80016ba:	46c0      	nop			; (mov r8, r8)
 80016bc:	080025b8 	.word	0x080025b8
 80016c0:	080025c8 	.word	0x080025c8
 80016c4:	40021000 	.word	0x40021000
 80016c8:	007a1200 	.word	0x007a1200
 80016cc:	02dc6c00 	.word	0x02dc6c00

080016d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016d4:	4b02      	ldr	r3, [pc, #8]	; (80016e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80016d6:	681b      	ldr	r3, [r3, #0]
}
 80016d8:	0018      	movs	r0, r3
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	20000000 	.word	0x20000000

080016e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80016e8:	f7ff fff2 	bl	80016d0 <HAL_RCC_GetHCLKFreq>
 80016ec:	0001      	movs	r1, r0
 80016ee:	4b06      	ldr	r3, [pc, #24]	; (8001708 <HAL_RCC_GetPCLK1Freq+0x24>)
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	0a1b      	lsrs	r3, r3, #8
 80016f4:	2207      	movs	r2, #7
 80016f6:	4013      	ands	r3, r2
 80016f8:	4a04      	ldr	r2, [pc, #16]	; (800170c <HAL_RCC_GetPCLK1Freq+0x28>)
 80016fa:	5cd3      	ldrb	r3, [r2, r3]
 80016fc:	40d9      	lsrs	r1, r3
 80016fe:	000b      	movs	r3, r1
}    
 8001700:	0018      	movs	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	46c0      	nop			; (mov r8, r8)
 8001708:	40021000 	.word	0x40021000
 800170c:	080025e8 	.word	0x080025e8

08001710 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b086      	sub	sp, #24
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001718:	2300      	movs	r3, #0
 800171a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800171c:	2300      	movs	r3, #0
 800171e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	2380      	movs	r3, #128	; 0x80
 8001726:	025b      	lsls	r3, r3, #9
 8001728:	4013      	ands	r3, r2
 800172a:	d100      	bne.n	800172e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800172c:	e08f      	b.n	800184e <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800172e:	2317      	movs	r3, #23
 8001730:	18fb      	adds	r3, r7, r3
 8001732:	2200      	movs	r2, #0
 8001734:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001736:	4b6f      	ldr	r3, [pc, #444]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001738:	69da      	ldr	r2, [r3, #28]
 800173a:	2380      	movs	r3, #128	; 0x80
 800173c:	055b      	lsls	r3, r3, #21
 800173e:	4013      	ands	r3, r2
 8001740:	d111      	bne.n	8001766 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001742:	4b6c      	ldr	r3, [pc, #432]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001744:	69da      	ldr	r2, [r3, #28]
 8001746:	4b6b      	ldr	r3, [pc, #428]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001748:	2180      	movs	r1, #128	; 0x80
 800174a:	0549      	lsls	r1, r1, #21
 800174c:	430a      	orrs	r2, r1
 800174e:	61da      	str	r2, [r3, #28]
 8001750:	4b68      	ldr	r3, [pc, #416]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001752:	69da      	ldr	r2, [r3, #28]
 8001754:	2380      	movs	r3, #128	; 0x80
 8001756:	055b      	lsls	r3, r3, #21
 8001758:	4013      	ands	r3, r2
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800175e:	2317      	movs	r3, #23
 8001760:	18fb      	adds	r3, r7, r3
 8001762:	2201      	movs	r2, #1
 8001764:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001766:	4b64      	ldr	r3, [pc, #400]	; (80018f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	2380      	movs	r3, #128	; 0x80
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	4013      	ands	r3, r2
 8001770:	d11a      	bne.n	80017a8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001772:	4b61      	ldr	r3, [pc, #388]	; (80018f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	4b60      	ldr	r3, [pc, #384]	; (80018f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001778:	2180      	movs	r1, #128	; 0x80
 800177a:	0049      	lsls	r1, r1, #1
 800177c:	430a      	orrs	r2, r1
 800177e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001780:	f7ff f82e 	bl	80007e0 <HAL_GetTick>
 8001784:	0003      	movs	r3, r0
 8001786:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001788:	e008      	b.n	800179c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800178a:	f7ff f829 	bl	80007e0 <HAL_GetTick>
 800178e:	0002      	movs	r2, r0
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	2b64      	cmp	r3, #100	; 0x64
 8001796:	d901      	bls.n	800179c <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8001798:	2303      	movs	r3, #3
 800179a:	e0a6      	b.n	80018ea <HAL_RCCEx_PeriphCLKConfig+0x1da>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800179c:	4b56      	ldr	r3, [pc, #344]	; (80018f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	2380      	movs	r3, #128	; 0x80
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	4013      	ands	r3, r2
 80017a6:	d0f0      	beq.n	800178a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80017a8:	4b52      	ldr	r3, [pc, #328]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80017aa:	6a1a      	ldr	r2, [r3, #32]
 80017ac:	23c0      	movs	r3, #192	; 0xc0
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	4013      	ands	r3, r2
 80017b2:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d034      	beq.n	8001824 <HAL_RCCEx_PeriphCLKConfig+0x114>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685a      	ldr	r2, [r3, #4]
 80017be:	23c0      	movs	r3, #192	; 0xc0
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	4013      	ands	r3, r2
 80017c4:	68fa      	ldr	r2, [r7, #12]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d02c      	beq.n	8001824 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80017ca:	4b4a      	ldr	r3, [pc, #296]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80017cc:	6a1b      	ldr	r3, [r3, #32]
 80017ce:	4a4b      	ldr	r2, [pc, #300]	; (80018fc <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80017d0:	4013      	ands	r3, r2
 80017d2:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80017d4:	4b47      	ldr	r3, [pc, #284]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80017d6:	6a1a      	ldr	r2, [r3, #32]
 80017d8:	4b46      	ldr	r3, [pc, #280]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80017da:	2180      	movs	r1, #128	; 0x80
 80017dc:	0249      	lsls	r1, r1, #9
 80017de:	430a      	orrs	r2, r1
 80017e0:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80017e2:	4b44      	ldr	r3, [pc, #272]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80017e4:	6a1a      	ldr	r2, [r3, #32]
 80017e6:	4b43      	ldr	r3, [pc, #268]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80017e8:	4945      	ldr	r1, [pc, #276]	; (8001900 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80017ea:	400a      	ands	r2, r1
 80017ec:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80017ee:	4b41      	ldr	r3, [pc, #260]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80017f0:	68fa      	ldr	r2, [r7, #12]
 80017f2:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	2201      	movs	r2, #1
 80017f8:	4013      	ands	r3, r2
 80017fa:	d013      	beq.n	8001824 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017fc:	f7fe fff0 	bl	80007e0 <HAL_GetTick>
 8001800:	0003      	movs	r3, r0
 8001802:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001804:	e009      	b.n	800181a <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001806:	f7fe ffeb 	bl	80007e0 <HAL_GetTick>
 800180a:	0002      	movs	r2, r0
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	4a3c      	ldr	r2, [pc, #240]	; (8001904 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d901      	bls.n	800181a <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e067      	b.n	80018ea <HAL_RCCEx_PeriphCLKConfig+0x1da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800181a:	4b36      	ldr	r3, [pc, #216]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800181c:	6a1b      	ldr	r3, [r3, #32]
 800181e:	2202      	movs	r2, #2
 8001820:	4013      	ands	r3, r2
 8001822:	d0f0      	beq.n	8001806 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001824:	4b33      	ldr	r3, [pc, #204]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001826:	6a1b      	ldr	r3, [r3, #32]
 8001828:	4a34      	ldr	r2, [pc, #208]	; (80018fc <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800182a:	4013      	ands	r3, r2
 800182c:	0019      	movs	r1, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685a      	ldr	r2, [r3, #4]
 8001832:	4b30      	ldr	r3, [pc, #192]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001834:	430a      	orrs	r2, r1
 8001836:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001838:	2317      	movs	r3, #23
 800183a:	18fb      	adds	r3, r7, r3
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d105      	bne.n	800184e <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001842:	4b2c      	ldr	r3, [pc, #176]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001844:	69da      	ldr	r2, [r3, #28]
 8001846:	4b2b      	ldr	r3, [pc, #172]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001848:	492f      	ldr	r1, [pc, #188]	; (8001908 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800184a:	400a      	ands	r2, r1
 800184c:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2201      	movs	r2, #1
 8001854:	4013      	ands	r3, r2
 8001856:	d009      	beq.n	800186c <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001858:	4b26      	ldr	r3, [pc, #152]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800185a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185c:	2203      	movs	r2, #3
 800185e:	4393      	bics	r3, r2
 8001860:	0019      	movs	r1, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	689a      	ldr	r2, [r3, #8]
 8001866:	4b23      	ldr	r3, [pc, #140]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001868:	430a      	orrs	r2, r1
 800186a:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2202      	movs	r2, #2
 8001872:	4013      	ands	r3, r2
 8001874:	d009      	beq.n	800188a <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001876:	4b1f      	ldr	r3, [pc, #124]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	4a24      	ldr	r2, [pc, #144]	; (800190c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800187c:	4013      	ands	r3, r2
 800187e:	0019      	movs	r1, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	68da      	ldr	r2, [r3, #12]
 8001884:	4b1b      	ldr	r3, [pc, #108]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001886:	430a      	orrs	r2, r1
 8001888:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2220      	movs	r2, #32
 8001890:	4013      	ands	r3, r2
 8001892:	d009      	beq.n	80018a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001894:	4b17      	ldr	r3, [pc, #92]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001898:	2210      	movs	r2, #16
 800189a:	4393      	bics	r3, r2
 800189c:	0019      	movs	r1, r3
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	691a      	ldr	r2, [r3, #16]
 80018a2:	4b14      	ldr	r3, [pc, #80]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80018a4:	430a      	orrs	r2, r1
 80018a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	2380      	movs	r3, #128	; 0x80
 80018ae:	029b      	lsls	r3, r3, #10
 80018b0:	4013      	ands	r3, r2
 80018b2:	d009      	beq.n	80018c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80018b4:	4b0f      	ldr	r3, [pc, #60]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80018b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b8:	2280      	movs	r2, #128	; 0x80
 80018ba:	4393      	bics	r3, r2
 80018bc:	0019      	movs	r1, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	699a      	ldr	r2, [r3, #24]
 80018c2:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80018c4:	430a      	orrs	r2, r1
 80018c6:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	2380      	movs	r3, #128	; 0x80
 80018ce:	00db      	lsls	r3, r3, #3
 80018d0:	4013      	ands	r3, r2
 80018d2:	d009      	beq.n	80018e8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80018d4:	4b07      	ldr	r3, [pc, #28]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80018d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d8:	2240      	movs	r2, #64	; 0x40
 80018da:	4393      	bics	r3, r2
 80018dc:	0019      	movs	r1, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	695a      	ldr	r2, [r3, #20]
 80018e2:	4b04      	ldr	r3, [pc, #16]	; (80018f4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80018e4:	430a      	orrs	r2, r1
 80018e6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	0018      	movs	r0, r3
 80018ec:	46bd      	mov	sp, r7
 80018ee:	b006      	add	sp, #24
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	46c0      	nop			; (mov r8, r8)
 80018f4:	40021000 	.word	0x40021000
 80018f8:	40007000 	.word	0x40007000
 80018fc:	fffffcff 	.word	0xfffffcff
 8001900:	fffeffff 	.word	0xfffeffff
 8001904:	00001388 	.word	0x00001388
 8001908:	efffffff 	.word	0xefffffff
 800190c:	fffcffff 	.word	0xfffcffff

08001910 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d101      	bne.n	8001922 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e01e      	b.n	8001960 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	223d      	movs	r2, #61	; 0x3d
 8001926:	5c9b      	ldrb	r3, [r3, r2]
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b00      	cmp	r3, #0
 800192c:	d107      	bne.n	800193e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	223c      	movs	r2, #60	; 0x3c
 8001932:	2100      	movs	r1, #0
 8001934:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	0018      	movs	r0, r3
 800193a:	f7fe fe33 	bl	80005a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	223d      	movs	r2, #61	; 0x3d
 8001942:	2102      	movs	r1, #2
 8001944:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3304      	adds	r3, #4
 800194e:	0019      	movs	r1, r3
 8001950:	0010      	movs	r0, r2
 8001952:	f000 f8e9 	bl	8001b28 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	223d      	movs	r2, #61	; 0x3d
 800195a:	2101      	movs	r1, #1
 800195c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800195e:	2300      	movs	r3, #0
}
 8001960:	0018      	movs	r0, r3
 8001962:	46bd      	mov	sp, r7
 8001964:	b002      	add	sp, #8
 8001966:	bd80      	pop	{r7, pc}

08001968 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	68da      	ldr	r2, [r3, #12]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2101      	movs	r1, #1
 800197c:	430a      	orrs	r2, r1
 800197e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	2207      	movs	r2, #7
 8001988:	4013      	ands	r3, r2
 800198a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2b06      	cmp	r3, #6
 8001990:	d007      	beq.n	80019a2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2101      	movs	r1, #1
 800199e:	430a      	orrs	r2, r1
 80019a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80019a2:	2300      	movs	r3, #0
}
 80019a4:	0018      	movs	r0, r3
 80019a6:	46bd      	mov	sp, r7
 80019a8:	b004      	add	sp, #16
 80019aa:	bd80      	pop	{r7, pc}

080019ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	223c      	movs	r2, #60	; 0x3c
 80019ba:	5c9b      	ldrb	r3, [r3, r2]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d101      	bne.n	80019c4 <HAL_TIM_ConfigClockSource+0x18>
 80019c0:	2302      	movs	r3, #2
 80019c2:	e0ab      	b.n	8001b1c <HAL_TIM_ConfigClockSource+0x170>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	223c      	movs	r2, #60	; 0x3c
 80019c8:	2101      	movs	r1, #1
 80019ca:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	223d      	movs	r2, #61	; 0x3d
 80019d0:	2102      	movs	r1, #2
 80019d2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2277      	movs	r2, #119	; 0x77
 80019e0:	4393      	bics	r3, r2
 80019e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	4a4f      	ldr	r2, [pc, #316]	; (8001b24 <HAL_TIM_ConfigClockSource+0x178>)
 80019e8:	4013      	ands	r3, r2
 80019ea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	68fa      	ldr	r2, [r7, #12]
 80019f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2b40      	cmp	r3, #64	; 0x40
 80019fa:	d100      	bne.n	80019fe <HAL_TIM_ConfigClockSource+0x52>
 80019fc:	e06b      	b.n	8001ad6 <HAL_TIM_ConfigClockSource+0x12a>
 80019fe:	d80e      	bhi.n	8001a1e <HAL_TIM_ConfigClockSource+0x72>
 8001a00:	2b10      	cmp	r3, #16
 8001a02:	d100      	bne.n	8001a06 <HAL_TIM_ConfigClockSource+0x5a>
 8001a04:	e077      	b.n	8001af6 <HAL_TIM_ConfigClockSource+0x14a>
 8001a06:	d803      	bhi.n	8001a10 <HAL_TIM_ConfigClockSource+0x64>
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d100      	bne.n	8001a0e <HAL_TIM_ConfigClockSource+0x62>
 8001a0c:	e073      	b.n	8001af6 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8001a0e:	e07c      	b.n	8001b0a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8001a10:	2b20      	cmp	r3, #32
 8001a12:	d100      	bne.n	8001a16 <HAL_TIM_ConfigClockSource+0x6a>
 8001a14:	e06f      	b.n	8001af6 <HAL_TIM_ConfigClockSource+0x14a>
 8001a16:	2b30      	cmp	r3, #48	; 0x30
 8001a18:	d100      	bne.n	8001a1c <HAL_TIM_ConfigClockSource+0x70>
 8001a1a:	e06c      	b.n	8001af6 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8001a1c:	e075      	b.n	8001b0a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8001a1e:	2b70      	cmp	r3, #112	; 0x70
 8001a20:	d00e      	beq.n	8001a40 <HAL_TIM_ConfigClockSource+0x94>
 8001a22:	d804      	bhi.n	8001a2e <HAL_TIM_ConfigClockSource+0x82>
 8001a24:	2b50      	cmp	r3, #80	; 0x50
 8001a26:	d036      	beq.n	8001a96 <HAL_TIM_ConfigClockSource+0xea>
 8001a28:	2b60      	cmp	r3, #96	; 0x60
 8001a2a:	d044      	beq.n	8001ab6 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8001a2c:	e06d      	b.n	8001b0a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8001a2e:	2280      	movs	r2, #128	; 0x80
 8001a30:	0152      	lsls	r2, r2, #5
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d068      	beq.n	8001b08 <HAL_TIM_ConfigClockSource+0x15c>
 8001a36:	2280      	movs	r2, #128	; 0x80
 8001a38:	0192      	lsls	r2, r2, #6
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d017      	beq.n	8001a6e <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8001a3e:	e064      	b.n	8001b0a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6818      	ldr	r0, [r3, #0]
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	6899      	ldr	r1, [r3, #8]
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685a      	ldr	r2, [r3, #4]
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	f000 f964 	bl	8001d1c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2277      	movs	r2, #119	; 0x77
 8001a60:	4313      	orrs	r3, r2
 8001a62:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	68fa      	ldr	r2, [r7, #12]
 8001a6a:	609a      	str	r2, [r3, #8]
      break;
 8001a6c:	e04d      	b.n	8001b0a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6818      	ldr	r0, [r3, #0]
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	6899      	ldr	r1, [r3, #8]
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685a      	ldr	r2, [r3, #4]
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	f000 f94d 	bl	8001d1c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	689a      	ldr	r2, [r3, #8]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2180      	movs	r1, #128	; 0x80
 8001a8e:	01c9      	lsls	r1, r1, #7
 8001a90:	430a      	orrs	r2, r1
 8001a92:	609a      	str	r2, [r3, #8]
      break;
 8001a94:	e039      	b.n	8001b0a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6818      	ldr	r0, [r3, #0]
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	6859      	ldr	r1, [r3, #4]
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	68db      	ldr	r3, [r3, #12]
 8001aa2:	001a      	movs	r2, r3
 8001aa4:	f000 f8c0 	bl	8001c28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2150      	movs	r1, #80	; 0x50
 8001aae:	0018      	movs	r0, r3
 8001ab0:	f000 f91a 	bl	8001ce8 <TIM_ITRx_SetConfig>
      break;
 8001ab4:	e029      	b.n	8001b0a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6818      	ldr	r0, [r3, #0]
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	6859      	ldr	r1, [r3, #4]
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	001a      	movs	r2, r3
 8001ac4:	f000 f8de 	bl	8001c84 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2160      	movs	r1, #96	; 0x60
 8001ace:	0018      	movs	r0, r3
 8001ad0:	f000 f90a 	bl	8001ce8 <TIM_ITRx_SetConfig>
      break;
 8001ad4:	e019      	b.n	8001b0a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6818      	ldr	r0, [r3, #0]
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	6859      	ldr	r1, [r3, #4]
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	001a      	movs	r2, r3
 8001ae4:	f000 f8a0 	bl	8001c28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2140      	movs	r1, #64	; 0x40
 8001aee:	0018      	movs	r0, r3
 8001af0:	f000 f8fa 	bl	8001ce8 <TIM_ITRx_SetConfig>
      break;
 8001af4:	e009      	b.n	8001b0a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	0019      	movs	r1, r3
 8001b00:	0010      	movs	r0, r2
 8001b02:	f000 f8f1 	bl	8001ce8 <TIM_ITRx_SetConfig>
      break;
 8001b06:	e000      	b.n	8001b0a <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8001b08:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	223d      	movs	r2, #61	; 0x3d
 8001b0e:	2101      	movs	r1, #1
 8001b10:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	223c      	movs	r2, #60	; 0x3c
 8001b16:	2100      	movs	r1, #0
 8001b18:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b1a:	2300      	movs	r3, #0
}
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	b004      	add	sp, #16
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	ffff00ff 	.word	0xffff00ff

08001b28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	4a34      	ldr	r2, [pc, #208]	; (8001c0c <TIM_Base_SetConfig+0xe4>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d008      	beq.n	8001b52 <TIM_Base_SetConfig+0x2a>
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	2380      	movs	r3, #128	; 0x80
 8001b44:	05db      	lsls	r3, r3, #23
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d003      	beq.n	8001b52 <TIM_Base_SetConfig+0x2a>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4a30      	ldr	r2, [pc, #192]	; (8001c10 <TIM_Base_SetConfig+0xe8>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d108      	bne.n	8001b64 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2270      	movs	r2, #112	; 0x70
 8001b56:	4393      	bics	r3, r2
 8001b58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	68fa      	ldr	r2, [r7, #12]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	4a29      	ldr	r2, [pc, #164]	; (8001c0c <TIM_Base_SetConfig+0xe4>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d018      	beq.n	8001b9e <TIM_Base_SetConfig+0x76>
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	2380      	movs	r3, #128	; 0x80
 8001b70:	05db      	lsls	r3, r3, #23
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d013      	beq.n	8001b9e <TIM_Base_SetConfig+0x76>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a25      	ldr	r2, [pc, #148]	; (8001c10 <TIM_Base_SetConfig+0xe8>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d00f      	beq.n	8001b9e <TIM_Base_SetConfig+0x76>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a24      	ldr	r2, [pc, #144]	; (8001c14 <TIM_Base_SetConfig+0xec>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d00b      	beq.n	8001b9e <TIM_Base_SetConfig+0x76>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a23      	ldr	r2, [pc, #140]	; (8001c18 <TIM_Base_SetConfig+0xf0>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d007      	beq.n	8001b9e <TIM_Base_SetConfig+0x76>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a22      	ldr	r2, [pc, #136]	; (8001c1c <TIM_Base_SetConfig+0xf4>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d003      	beq.n	8001b9e <TIM_Base_SetConfig+0x76>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a21      	ldr	r2, [pc, #132]	; (8001c20 <TIM_Base_SetConfig+0xf8>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d108      	bne.n	8001bb0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	4a20      	ldr	r2, [pc, #128]	; (8001c24 <TIM_Base_SetConfig+0xfc>)
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	68db      	ldr	r3, [r3, #12]
 8001baa:	68fa      	ldr	r2, [r7, #12]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2280      	movs	r2, #128	; 0x80
 8001bb4:	4393      	bics	r3, r2
 8001bb6:	001a      	movs	r2, r3
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	695b      	ldr	r3, [r3, #20]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	689a      	ldr	r2, [r3, #8]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a0c      	ldr	r2, [pc, #48]	; (8001c0c <TIM_Base_SetConfig+0xe4>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d00b      	beq.n	8001bf6 <TIM_Base_SetConfig+0xce>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a0d      	ldr	r2, [pc, #52]	; (8001c18 <TIM_Base_SetConfig+0xf0>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d007      	beq.n	8001bf6 <TIM_Base_SetConfig+0xce>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4a0c      	ldr	r2, [pc, #48]	; (8001c1c <TIM_Base_SetConfig+0xf4>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d003      	beq.n	8001bf6 <TIM_Base_SetConfig+0xce>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a0b      	ldr	r2, [pc, #44]	; (8001c20 <TIM_Base_SetConfig+0xf8>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d103      	bne.n	8001bfe <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	691a      	ldr	r2, [r3, #16]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2201      	movs	r2, #1
 8001c02:	615a      	str	r2, [r3, #20]
}
 8001c04:	46c0      	nop			; (mov r8, r8)
 8001c06:	46bd      	mov	sp, r7
 8001c08:	b004      	add	sp, #16
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40012c00 	.word	0x40012c00
 8001c10:	40000400 	.word	0x40000400
 8001c14:	40002000 	.word	0x40002000
 8001c18:	40014000 	.word	0x40014000
 8001c1c:	40014400 	.word	0x40014400
 8001c20:	40014800 	.word	0x40014800
 8001c24:	fffffcff 	.word	0xfffffcff

08001c28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	6a1b      	ldr	r3, [r3, #32]
 8001c38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	6a1b      	ldr	r3, [r3, #32]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	4393      	bics	r3, r2
 8001c42:	001a      	movs	r2, r3
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	699b      	ldr	r3, [r3, #24]
 8001c4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	22f0      	movs	r2, #240	; 0xf0
 8001c52:	4393      	bics	r3, r2
 8001c54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	011b      	lsls	r3, r3, #4
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	220a      	movs	r2, #10
 8001c64:	4393      	bics	r3, r2
 8001c66:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001c68:	697a      	ldr	r2, [r7, #20]
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	693a      	ldr	r2, [r7, #16]
 8001c74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	697a      	ldr	r2, [r7, #20]
 8001c7a:	621a      	str	r2, [r3, #32]
}
 8001c7c:	46c0      	nop			; (mov r8, r8)
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	b006      	add	sp, #24
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b086      	sub	sp, #24
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	6a1b      	ldr	r3, [r3, #32]
 8001c94:	2210      	movs	r2, #16
 8001c96:	4393      	bics	r3, r2
 8001c98:	001a      	movs	r2, r3
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	699b      	ldr	r3, [r3, #24]
 8001ca2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	6a1b      	ldr	r3, [r3, #32]
 8001ca8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	4a0d      	ldr	r2, [pc, #52]	; (8001ce4 <TIM_TI2_ConfigInputStage+0x60>)
 8001cae:	4013      	ands	r3, r2
 8001cb0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	031b      	lsls	r3, r3, #12
 8001cb6:	697a      	ldr	r2, [r7, #20]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	22a0      	movs	r2, #160	; 0xa0
 8001cc0:	4393      	bics	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	011b      	lsls	r3, r3, #4
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	697a      	ldr	r2, [r7, #20]
 8001cd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	621a      	str	r2, [r3, #32]
}
 8001cda:	46c0      	nop			; (mov r8, r8)
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	b006      	add	sp, #24
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	46c0      	nop			; (mov r8, r8)
 8001ce4:	ffff0fff 	.word	0xffff0fff

08001ce8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2270      	movs	r2, #112	; 0x70
 8001cfc:	4393      	bics	r3, r2
 8001cfe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001d00:	683a      	ldr	r2, [r7, #0]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	2207      	movs	r2, #7
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	609a      	str	r2, [r3, #8]
}
 8001d12:	46c0      	nop			; (mov r8, r8)
 8001d14:	46bd      	mov	sp, r7
 8001d16:	b004      	add	sp, #16
 8001d18:	bd80      	pop	{r7, pc}
	...

08001d1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
 8001d28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	4a09      	ldr	r2, [pc, #36]	; (8001d58 <TIM_ETR_SetConfig+0x3c>)
 8001d34:	4013      	ands	r3, r2
 8001d36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	021a      	lsls	r2, r3, #8
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	697a      	ldr	r2, [r7, #20]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	697a      	ldr	r2, [r7, #20]
 8001d4e:	609a      	str	r2, [r3, #8]
}
 8001d50:	46c0      	nop			; (mov r8, r8)
 8001d52:	46bd      	mov	sp, r7
 8001d54:	b006      	add	sp, #24
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	ffff00ff 	.word	0xffff00ff

08001d5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	223c      	movs	r2, #60	; 0x3c
 8001d6a:	5c9b      	ldrb	r3, [r3, r2]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d101      	bne.n	8001d74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001d70:	2302      	movs	r3, #2
 8001d72:	e047      	b.n	8001e04 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	223c      	movs	r2, #60	; 0x3c
 8001d78:	2101      	movs	r1, #1
 8001d7a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	223d      	movs	r2, #61	; 0x3d
 8001d80:	2102      	movs	r1, #2
 8001d82:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2270      	movs	r2, #112	; 0x70
 8001d98:	4393      	bics	r3, r2
 8001d9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	68fa      	ldr	r2, [r7, #12]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68fa      	ldr	r2, [r7, #12]
 8001dac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a16      	ldr	r2, [pc, #88]	; (8001e0c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d00f      	beq.n	8001dd8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	2380      	movs	r3, #128	; 0x80
 8001dbe:	05db      	lsls	r3, r3, #23
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d009      	beq.n	8001dd8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a11      	ldr	r2, [pc, #68]	; (8001e10 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d004      	beq.n	8001dd8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a10      	ldr	r2, [pc, #64]	; (8001e14 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d10c      	bne.n	8001df2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	2280      	movs	r2, #128	; 0x80
 8001ddc:	4393      	bics	r3, r2
 8001dde:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	68ba      	ldr	r2, [r7, #8]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	68ba      	ldr	r2, [r7, #8]
 8001df0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	223d      	movs	r2, #61	; 0x3d
 8001df6:	2101      	movs	r1, #1
 8001df8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	223c      	movs	r2, #60	; 0x3c
 8001dfe:	2100      	movs	r1, #0
 8001e00:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001e02:	2300      	movs	r3, #0
}
 8001e04:	0018      	movs	r0, r3
 8001e06:	46bd      	mov	sp, r7
 8001e08:	b004      	add	sp, #16
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40012c00 	.word	0x40012c00
 8001e10:	40000400 	.word	0x40000400
 8001e14:	40014000 	.word	0x40014000

08001e18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d101      	bne.n	8001e2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e044      	b.n	8001eb4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d107      	bne.n	8001e42 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2270      	movs	r2, #112	; 0x70
 8001e36:	2100      	movs	r1, #0
 8001e38:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	f7fe fbd1 	bl	80005e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2224      	movs	r2, #36	; 0x24
 8001e46:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2101      	movs	r1, #1
 8001e54:	438a      	bics	r2, r1
 8001e56:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	f000 f830 	bl	8001ec0 <UART_SetConfig>
 8001e60:	0003      	movs	r3, r0
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d101      	bne.n	8001e6a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e024      	b.n	8001eb4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d003      	beq.n	8001e7a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	0018      	movs	r0, r3
 8001e76:	f000 f9ef 	bl	8002258 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	685a      	ldr	r2, [r3, #4]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	490d      	ldr	r1, [pc, #52]	; (8001ebc <HAL_UART_Init+0xa4>)
 8001e86:	400a      	ands	r2, r1
 8001e88:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	689a      	ldr	r2, [r3, #8]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	212a      	movs	r1, #42	; 0x2a
 8001e96:	438a      	bics	r2, r1
 8001e98:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2101      	movs	r1, #1
 8001ea6:	430a      	orrs	r2, r1
 8001ea8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	0018      	movs	r0, r3
 8001eae:	f000 fa87 	bl	80023c0 <UART_CheckIdleState>
 8001eb2:	0003      	movs	r3, r0
}
 8001eb4:	0018      	movs	r0, r3
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	b002      	add	sp, #8
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	ffffb7ff 	.word	0xffffb7ff

08001ec0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b088      	sub	sp, #32
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001ecc:	2317      	movs	r3, #23
 8001ece:	18fb      	adds	r3, r7, r3
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	689a      	ldr	r2, [r3, #8]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	691b      	ldr	r3, [r3, #16]
 8001edc:	431a      	orrs	r2, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	695b      	ldr	r3, [r3, #20]
 8001ee2:	431a      	orrs	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	69db      	ldr	r3, [r3, #28]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4ac5      	ldr	r2, [pc, #788]	; (8002208 <UART_SetConfig+0x348>)
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	0019      	movs	r1, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	693a      	ldr	r2, [r7, #16]
 8001efe:	430a      	orrs	r2, r1
 8001f00:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	4ac0      	ldr	r2, [pc, #768]	; (800220c <UART_SetConfig+0x34c>)
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	0019      	movs	r1, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	68da      	ldr	r2, [r3, #12]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	430a      	orrs	r2, r1
 8001f18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	699b      	ldr	r3, [r3, #24]
 8001f1e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a1b      	ldr	r3, [r3, #32]
 8001f24:	693a      	ldr	r2, [r7, #16]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	4ab7      	ldr	r2, [pc, #732]	; (8002210 <UART_SetConfig+0x350>)
 8001f32:	4013      	ands	r3, r2
 8001f34:	0019      	movs	r1, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	693a      	ldr	r2, [r7, #16]
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4ab3      	ldr	r2, [pc, #716]	; (8002214 <UART_SetConfig+0x354>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d125      	bne.n	8001f96 <UART_SetConfig+0xd6>
 8001f4a:	4bb3      	ldr	r3, [pc, #716]	; (8002218 <UART_SetConfig+0x358>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	2203      	movs	r2, #3
 8001f50:	4013      	ands	r3, r2
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d00f      	beq.n	8001f76 <UART_SetConfig+0xb6>
 8001f56:	d304      	bcc.n	8001f62 <UART_SetConfig+0xa2>
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d011      	beq.n	8001f80 <UART_SetConfig+0xc0>
 8001f5c:	2b03      	cmp	r3, #3
 8001f5e:	d005      	beq.n	8001f6c <UART_SetConfig+0xac>
 8001f60:	e013      	b.n	8001f8a <UART_SetConfig+0xca>
 8001f62:	231f      	movs	r3, #31
 8001f64:	18fb      	adds	r3, r7, r3
 8001f66:	2200      	movs	r2, #0
 8001f68:	701a      	strb	r2, [r3, #0]
 8001f6a:	e064      	b.n	8002036 <UART_SetConfig+0x176>
 8001f6c:	231f      	movs	r3, #31
 8001f6e:	18fb      	adds	r3, r7, r3
 8001f70:	2202      	movs	r2, #2
 8001f72:	701a      	strb	r2, [r3, #0]
 8001f74:	e05f      	b.n	8002036 <UART_SetConfig+0x176>
 8001f76:	231f      	movs	r3, #31
 8001f78:	18fb      	adds	r3, r7, r3
 8001f7a:	2204      	movs	r2, #4
 8001f7c:	701a      	strb	r2, [r3, #0]
 8001f7e:	e05a      	b.n	8002036 <UART_SetConfig+0x176>
 8001f80:	231f      	movs	r3, #31
 8001f82:	18fb      	adds	r3, r7, r3
 8001f84:	2208      	movs	r2, #8
 8001f86:	701a      	strb	r2, [r3, #0]
 8001f88:	e055      	b.n	8002036 <UART_SetConfig+0x176>
 8001f8a:	231f      	movs	r3, #31
 8001f8c:	18fb      	adds	r3, r7, r3
 8001f8e:	2210      	movs	r2, #16
 8001f90:	701a      	strb	r2, [r3, #0]
 8001f92:	46c0      	nop			; (mov r8, r8)
 8001f94:	e04f      	b.n	8002036 <UART_SetConfig+0x176>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4aa0      	ldr	r2, [pc, #640]	; (800221c <UART_SetConfig+0x35c>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d132      	bne.n	8002006 <UART_SetConfig+0x146>
 8001fa0:	4b9d      	ldr	r3, [pc, #628]	; (8002218 <UART_SetConfig+0x358>)
 8001fa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fa4:	23c0      	movs	r3, #192	; 0xc0
 8001fa6:	029b      	lsls	r3, r3, #10
 8001fa8:	4013      	ands	r3, r2
 8001faa:	2280      	movs	r2, #128	; 0x80
 8001fac:	0252      	lsls	r2, r2, #9
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d019      	beq.n	8001fe6 <UART_SetConfig+0x126>
 8001fb2:	2280      	movs	r2, #128	; 0x80
 8001fb4:	0252      	lsls	r2, r2, #9
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d802      	bhi.n	8001fc0 <UART_SetConfig+0x100>
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d009      	beq.n	8001fd2 <UART_SetConfig+0x112>
 8001fbe:	e01c      	b.n	8001ffa <UART_SetConfig+0x13a>
 8001fc0:	2280      	movs	r2, #128	; 0x80
 8001fc2:	0292      	lsls	r2, r2, #10
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d013      	beq.n	8001ff0 <UART_SetConfig+0x130>
 8001fc8:	22c0      	movs	r2, #192	; 0xc0
 8001fca:	0292      	lsls	r2, r2, #10
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d005      	beq.n	8001fdc <UART_SetConfig+0x11c>
 8001fd0:	e013      	b.n	8001ffa <UART_SetConfig+0x13a>
 8001fd2:	231f      	movs	r3, #31
 8001fd4:	18fb      	adds	r3, r7, r3
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	701a      	strb	r2, [r3, #0]
 8001fda:	e02c      	b.n	8002036 <UART_SetConfig+0x176>
 8001fdc:	231f      	movs	r3, #31
 8001fde:	18fb      	adds	r3, r7, r3
 8001fe0:	2202      	movs	r2, #2
 8001fe2:	701a      	strb	r2, [r3, #0]
 8001fe4:	e027      	b.n	8002036 <UART_SetConfig+0x176>
 8001fe6:	231f      	movs	r3, #31
 8001fe8:	18fb      	adds	r3, r7, r3
 8001fea:	2204      	movs	r2, #4
 8001fec:	701a      	strb	r2, [r3, #0]
 8001fee:	e022      	b.n	8002036 <UART_SetConfig+0x176>
 8001ff0:	231f      	movs	r3, #31
 8001ff2:	18fb      	adds	r3, r7, r3
 8001ff4:	2208      	movs	r2, #8
 8001ff6:	701a      	strb	r2, [r3, #0]
 8001ff8:	e01d      	b.n	8002036 <UART_SetConfig+0x176>
 8001ffa:	231f      	movs	r3, #31
 8001ffc:	18fb      	adds	r3, r7, r3
 8001ffe:	2210      	movs	r2, #16
 8002000:	701a      	strb	r2, [r3, #0]
 8002002:	46c0      	nop			; (mov r8, r8)
 8002004:	e017      	b.n	8002036 <UART_SetConfig+0x176>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a85      	ldr	r2, [pc, #532]	; (8002220 <UART_SetConfig+0x360>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d104      	bne.n	800201a <UART_SetConfig+0x15a>
 8002010:	231f      	movs	r3, #31
 8002012:	18fb      	adds	r3, r7, r3
 8002014:	2200      	movs	r2, #0
 8002016:	701a      	strb	r2, [r3, #0]
 8002018:	e00d      	b.n	8002036 <UART_SetConfig+0x176>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a81      	ldr	r2, [pc, #516]	; (8002224 <UART_SetConfig+0x364>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d104      	bne.n	800202e <UART_SetConfig+0x16e>
 8002024:	231f      	movs	r3, #31
 8002026:	18fb      	adds	r3, r7, r3
 8002028:	2200      	movs	r2, #0
 800202a:	701a      	strb	r2, [r3, #0]
 800202c:	e003      	b.n	8002036 <UART_SetConfig+0x176>
 800202e:	231f      	movs	r3, #31
 8002030:	18fb      	adds	r3, r7, r3
 8002032:	2210      	movs	r2, #16
 8002034:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	69da      	ldr	r2, [r3, #28]
 800203a:	2380      	movs	r3, #128	; 0x80
 800203c:	021b      	lsls	r3, r3, #8
 800203e:	429a      	cmp	r2, r3
 8002040:	d000      	beq.n	8002044 <UART_SetConfig+0x184>
 8002042:	e07d      	b.n	8002140 <UART_SetConfig+0x280>
  {
    switch (clocksource)
 8002044:	231f      	movs	r3, #31
 8002046:	18fb      	adds	r3, r7, r3
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	2b02      	cmp	r3, #2
 800204c:	d01c      	beq.n	8002088 <UART_SetConfig+0x1c8>
 800204e:	dc02      	bgt.n	8002056 <UART_SetConfig+0x196>
 8002050:	2b00      	cmp	r3, #0
 8002052:	d005      	beq.n	8002060 <UART_SetConfig+0x1a0>
 8002054:	e04b      	b.n	80020ee <UART_SetConfig+0x22e>
 8002056:	2b04      	cmp	r3, #4
 8002058:	d025      	beq.n	80020a6 <UART_SetConfig+0x1e6>
 800205a:	2b08      	cmp	r3, #8
 800205c:	d037      	beq.n	80020ce <UART_SetConfig+0x20e>
 800205e:	e046      	b.n	80020ee <UART_SetConfig+0x22e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002060:	f7ff fb40 	bl	80016e4 <HAL_RCC_GetPCLK1Freq>
 8002064:	0003      	movs	r3, r0
 8002066:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	005a      	lsls	r2, r3, #1
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	085b      	lsrs	r3, r3, #1
 8002072:	18d2      	adds	r2, r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	0019      	movs	r1, r3
 800207a:	0010      	movs	r0, r2
 800207c:	f7fe f844 	bl	8000108 <__udivsi3>
 8002080:	0003      	movs	r3, r0
 8002082:	b29b      	uxth	r3, r3
 8002084:	61bb      	str	r3, [r7, #24]
        break;
 8002086:	e037      	b.n	80020f8 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	085b      	lsrs	r3, r3, #1
 800208e:	4a66      	ldr	r2, [pc, #408]	; (8002228 <UART_SetConfig+0x368>)
 8002090:	189a      	adds	r2, r3, r2
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	0019      	movs	r1, r3
 8002098:	0010      	movs	r0, r2
 800209a:	f7fe f835 	bl	8000108 <__udivsi3>
 800209e:	0003      	movs	r3, r0
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	61bb      	str	r3, [r7, #24]
        break;
 80020a4:	e028      	b.n	80020f8 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80020a6:	f7ff fa95 	bl	80015d4 <HAL_RCC_GetSysClockFreq>
 80020aa:	0003      	movs	r3, r0
 80020ac:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	005a      	lsls	r2, r3, #1
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	085b      	lsrs	r3, r3, #1
 80020b8:	18d2      	adds	r2, r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	0019      	movs	r1, r3
 80020c0:	0010      	movs	r0, r2
 80020c2:	f7fe f821 	bl	8000108 <__udivsi3>
 80020c6:	0003      	movs	r3, r0
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	61bb      	str	r3, [r7, #24]
        break;
 80020cc:	e014      	b.n	80020f8 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	085b      	lsrs	r3, r3, #1
 80020d4:	2280      	movs	r2, #128	; 0x80
 80020d6:	0252      	lsls	r2, r2, #9
 80020d8:	189a      	adds	r2, r3, r2
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	0019      	movs	r1, r3
 80020e0:	0010      	movs	r0, r2
 80020e2:	f7fe f811 	bl	8000108 <__udivsi3>
 80020e6:	0003      	movs	r3, r0
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	61bb      	str	r3, [r7, #24]
        break;
 80020ec:	e004      	b.n	80020f8 <UART_SetConfig+0x238>
      default:
        ret = HAL_ERROR;
 80020ee:	2317      	movs	r3, #23
 80020f0:	18fb      	adds	r3, r7, r3
 80020f2:	2201      	movs	r2, #1
 80020f4:	701a      	strb	r2, [r3, #0]
        break;
 80020f6:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	2b0f      	cmp	r3, #15
 80020fc:	d91b      	bls.n	8002136 <UART_SetConfig+0x276>
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	4a4a      	ldr	r2, [pc, #296]	; (800222c <UART_SetConfig+0x36c>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d817      	bhi.n	8002136 <UART_SetConfig+0x276>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	b29a      	uxth	r2, r3
 800210a:	200a      	movs	r0, #10
 800210c:	183b      	adds	r3, r7, r0
 800210e:	210f      	movs	r1, #15
 8002110:	438a      	bics	r2, r1
 8002112:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	085b      	lsrs	r3, r3, #1
 8002118:	b29b      	uxth	r3, r3
 800211a:	2207      	movs	r2, #7
 800211c:	4013      	ands	r3, r2
 800211e:	b299      	uxth	r1, r3
 8002120:	183b      	adds	r3, r7, r0
 8002122:	183a      	adds	r2, r7, r0
 8002124:	8812      	ldrh	r2, [r2, #0]
 8002126:	430a      	orrs	r2, r1
 8002128:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	183a      	adds	r2, r7, r0
 8002130:	8812      	ldrh	r2, [r2, #0]
 8002132:	60da      	str	r2, [r3, #12]
 8002134:	e082      	b.n	800223c <UART_SetConfig+0x37c>
    }
    else
    {
      ret = HAL_ERROR;
 8002136:	2317      	movs	r3, #23
 8002138:	18fb      	adds	r3, r7, r3
 800213a:	2201      	movs	r2, #1
 800213c:	701a      	strb	r2, [r3, #0]
 800213e:	e07d      	b.n	800223c <UART_SetConfig+0x37c>
    }
  }
  else
  {
    switch (clocksource)
 8002140:	231f      	movs	r3, #31
 8002142:	18fb      	adds	r3, r7, r3
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	2b02      	cmp	r3, #2
 8002148:	d01b      	beq.n	8002182 <UART_SetConfig+0x2c2>
 800214a:	dc02      	bgt.n	8002152 <UART_SetConfig+0x292>
 800214c:	2b00      	cmp	r3, #0
 800214e:	d005      	beq.n	800215c <UART_SetConfig+0x29c>
 8002150:	e049      	b.n	80021e6 <UART_SetConfig+0x326>
 8002152:	2b04      	cmp	r3, #4
 8002154:	d024      	beq.n	80021a0 <UART_SetConfig+0x2e0>
 8002156:	2b08      	cmp	r3, #8
 8002158:	d035      	beq.n	80021c6 <UART_SetConfig+0x306>
 800215a:	e044      	b.n	80021e6 <UART_SetConfig+0x326>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800215c:	f7ff fac2 	bl	80016e4 <HAL_RCC_GetPCLK1Freq>
 8002160:	0003      	movs	r3, r0
 8002162:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	085a      	lsrs	r2, r3, #1
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	18d2      	adds	r2, r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	0019      	movs	r1, r3
 8002174:	0010      	movs	r0, r2
 8002176:	f7fd ffc7 	bl	8000108 <__udivsi3>
 800217a:	0003      	movs	r3, r0
 800217c:	b29b      	uxth	r3, r3
 800217e:	61bb      	str	r3, [r7, #24]
        break;
 8002180:	e036      	b.n	80021f0 <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	085b      	lsrs	r3, r3, #1
 8002188:	4a29      	ldr	r2, [pc, #164]	; (8002230 <UART_SetConfig+0x370>)
 800218a:	189a      	adds	r2, r3, r2
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	0019      	movs	r1, r3
 8002192:	0010      	movs	r0, r2
 8002194:	f7fd ffb8 	bl	8000108 <__udivsi3>
 8002198:	0003      	movs	r3, r0
 800219a:	b29b      	uxth	r3, r3
 800219c:	61bb      	str	r3, [r7, #24]
        break;
 800219e:	e027      	b.n	80021f0 <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80021a0:	f7ff fa18 	bl	80015d4 <HAL_RCC_GetSysClockFreq>
 80021a4:	0003      	movs	r3, r0
 80021a6:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	085a      	lsrs	r2, r3, #1
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	18d2      	adds	r2, r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	0019      	movs	r1, r3
 80021b8:	0010      	movs	r0, r2
 80021ba:	f7fd ffa5 	bl	8000108 <__udivsi3>
 80021be:	0003      	movs	r3, r0
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	61bb      	str	r3, [r7, #24]
        break;
 80021c4:	e014      	b.n	80021f0 <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	085b      	lsrs	r3, r3, #1
 80021cc:	2280      	movs	r2, #128	; 0x80
 80021ce:	0212      	lsls	r2, r2, #8
 80021d0:	189a      	adds	r2, r3, r2
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	0019      	movs	r1, r3
 80021d8:	0010      	movs	r0, r2
 80021da:	f7fd ff95 	bl	8000108 <__udivsi3>
 80021de:	0003      	movs	r3, r0
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	61bb      	str	r3, [r7, #24]
        break;
 80021e4:	e004      	b.n	80021f0 <UART_SetConfig+0x330>
      default:
        ret = HAL_ERROR;
 80021e6:	2317      	movs	r3, #23
 80021e8:	18fb      	adds	r3, r7, r3
 80021ea:	2201      	movs	r2, #1
 80021ec:	701a      	strb	r2, [r3, #0]
        break;
 80021ee:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	2b0f      	cmp	r3, #15
 80021f4:	d91e      	bls.n	8002234 <UART_SetConfig+0x374>
 80021f6:	69bb      	ldr	r3, [r7, #24]
 80021f8:	4a0c      	ldr	r2, [pc, #48]	; (800222c <UART_SetConfig+0x36c>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d81a      	bhi.n	8002234 <UART_SetConfig+0x374>
    {
      huart->Instance->BRR = usartdiv;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	60da      	str	r2, [r3, #12]
 8002206:	e019      	b.n	800223c <UART_SetConfig+0x37c>
 8002208:	efff69f3 	.word	0xefff69f3
 800220c:	ffffcfff 	.word	0xffffcfff
 8002210:	fffff4ff 	.word	0xfffff4ff
 8002214:	40013800 	.word	0x40013800
 8002218:	40021000 	.word	0x40021000
 800221c:	40004400 	.word	0x40004400
 8002220:	40004800 	.word	0x40004800
 8002224:	40004c00 	.word	0x40004c00
 8002228:	00f42400 	.word	0x00f42400
 800222c:	0000ffff 	.word	0x0000ffff
 8002230:	007a1200 	.word	0x007a1200
    }
    else
    {
      ret = HAL_ERROR;
 8002234:	2317      	movs	r3, #23
 8002236:	18fb      	adds	r3, r7, r3
 8002238:	2201      	movs	r2, #1
 800223a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2200      	movs	r2, #0
 8002246:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002248:	2317      	movs	r3, #23
 800224a:	18fb      	adds	r3, r7, r3
 800224c:	781b      	ldrb	r3, [r3, #0]
}
 800224e:	0018      	movs	r0, r3
 8002250:	46bd      	mov	sp, r7
 8002252:	b008      	add	sp, #32
 8002254:	bd80      	pop	{r7, pc}
 8002256:	46c0      	nop			; (mov r8, r8)

08002258 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002264:	2201      	movs	r2, #1
 8002266:	4013      	ands	r3, r2
 8002268:	d00b      	beq.n	8002282 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	4a4a      	ldr	r2, [pc, #296]	; (800239c <UART_AdvFeatureConfig+0x144>)
 8002272:	4013      	ands	r3, r2
 8002274:	0019      	movs	r1, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	430a      	orrs	r2, r1
 8002280:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002286:	2202      	movs	r2, #2
 8002288:	4013      	ands	r3, r2
 800228a:	d00b      	beq.n	80022a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	4a43      	ldr	r2, [pc, #268]	; (80023a0 <UART_AdvFeatureConfig+0x148>)
 8002294:	4013      	ands	r3, r2
 8002296:	0019      	movs	r1, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	430a      	orrs	r2, r1
 80022a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a8:	2204      	movs	r2, #4
 80022aa:	4013      	ands	r3, r2
 80022ac:	d00b      	beq.n	80022c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	4a3b      	ldr	r2, [pc, #236]	; (80023a4 <UART_AdvFeatureConfig+0x14c>)
 80022b6:	4013      	ands	r3, r2
 80022b8:	0019      	movs	r1, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ca:	2208      	movs	r2, #8
 80022cc:	4013      	ands	r3, r2
 80022ce:	d00b      	beq.n	80022e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	4a34      	ldr	r2, [pc, #208]	; (80023a8 <UART_AdvFeatureConfig+0x150>)
 80022d8:	4013      	ands	r3, r2
 80022da:	0019      	movs	r1, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	430a      	orrs	r2, r1
 80022e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ec:	2210      	movs	r2, #16
 80022ee:	4013      	ands	r3, r2
 80022f0:	d00b      	beq.n	800230a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	4a2c      	ldr	r2, [pc, #176]	; (80023ac <UART_AdvFeatureConfig+0x154>)
 80022fa:	4013      	ands	r3, r2
 80022fc:	0019      	movs	r1, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230e:	2220      	movs	r2, #32
 8002310:	4013      	ands	r3, r2
 8002312:	d00b      	beq.n	800232c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	4a25      	ldr	r2, [pc, #148]	; (80023b0 <UART_AdvFeatureConfig+0x158>)
 800231c:	4013      	ands	r3, r2
 800231e:	0019      	movs	r1, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	430a      	orrs	r2, r1
 800232a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002330:	2240      	movs	r2, #64	; 0x40
 8002332:	4013      	ands	r3, r2
 8002334:	d01d      	beq.n	8002372 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	4a1d      	ldr	r2, [pc, #116]	; (80023b4 <UART_AdvFeatureConfig+0x15c>)
 800233e:	4013      	ands	r3, r2
 8002340:	0019      	movs	r1, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	430a      	orrs	r2, r1
 800234c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002352:	2380      	movs	r3, #128	; 0x80
 8002354:	035b      	lsls	r3, r3, #13
 8002356:	429a      	cmp	r2, r3
 8002358:	d10b      	bne.n	8002372 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	4a15      	ldr	r2, [pc, #84]	; (80023b8 <UART_AdvFeatureConfig+0x160>)
 8002362:	4013      	ands	r3, r2
 8002364:	0019      	movs	r1, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	430a      	orrs	r2, r1
 8002370:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002376:	2280      	movs	r2, #128	; 0x80
 8002378:	4013      	ands	r3, r2
 800237a:	d00b      	beq.n	8002394 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	4a0e      	ldr	r2, [pc, #56]	; (80023bc <UART_AdvFeatureConfig+0x164>)
 8002384:	4013      	ands	r3, r2
 8002386:	0019      	movs	r1, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	430a      	orrs	r2, r1
 8002392:	605a      	str	r2, [r3, #4]
  }
}
 8002394:	46c0      	nop			; (mov r8, r8)
 8002396:	46bd      	mov	sp, r7
 8002398:	b002      	add	sp, #8
 800239a:	bd80      	pop	{r7, pc}
 800239c:	fffdffff 	.word	0xfffdffff
 80023a0:	fffeffff 	.word	0xfffeffff
 80023a4:	fffbffff 	.word	0xfffbffff
 80023a8:	ffff7fff 	.word	0xffff7fff
 80023ac:	ffffefff 	.word	0xffffefff
 80023b0:	ffffdfff 	.word	0xffffdfff
 80023b4:	ffefffff 	.word	0xffefffff
 80023b8:	ff9fffff 	.word	0xff9fffff
 80023bc:	fff7ffff 	.word	0xfff7ffff

080023c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af02      	add	r7, sp, #8
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2200      	movs	r2, #0
 80023cc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80023ce:	f7fe fa07 	bl	80007e0 <HAL_GetTick>
 80023d2:	0003      	movs	r3, r0
 80023d4:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2208      	movs	r2, #8
 80023de:	4013      	ands	r3, r2
 80023e0:	2b08      	cmp	r3, #8
 80023e2:	d10d      	bne.n	8002400 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	2380      	movs	r3, #128	; 0x80
 80023e8:	0399      	lsls	r1, r3, #14
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	4b16      	ldr	r3, [pc, #88]	; (8002448 <UART_CheckIdleState+0x88>)
 80023ee:	9300      	str	r3, [sp, #0]
 80023f0:	0013      	movs	r3, r2
 80023f2:	2200      	movs	r2, #0
 80023f4:	f000 f82a 	bl	800244c <UART_WaitOnFlagUntilTimeout>
 80023f8:	1e03      	subs	r3, r0, #0
 80023fa:	d001      	beq.n	8002400 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e01f      	b.n	8002440 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	2204      	movs	r2, #4
 8002408:	4013      	ands	r3, r2
 800240a:	2b04      	cmp	r3, #4
 800240c:	d10d      	bne.n	800242a <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800240e:	68fa      	ldr	r2, [r7, #12]
 8002410:	2380      	movs	r3, #128	; 0x80
 8002412:	03d9      	lsls	r1, r3, #15
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <UART_CheckIdleState+0x88>)
 8002418:	9300      	str	r3, [sp, #0]
 800241a:	0013      	movs	r3, r2
 800241c:	2200      	movs	r2, #0
 800241e:	f000 f815 	bl	800244c <UART_WaitOnFlagUntilTimeout>
 8002422:	1e03      	subs	r3, r0, #0
 8002424:	d001      	beq.n	800242a <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e00a      	b.n	8002440 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2220      	movs	r2, #32
 800242e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2220      	movs	r2, #32
 8002434:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2270      	movs	r2, #112	; 0x70
 800243a:	2100      	movs	r1, #0
 800243c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800243e:	2300      	movs	r3, #0
}
 8002440:	0018      	movs	r0, r3
 8002442:	46bd      	mov	sp, r7
 8002444:	b004      	add	sp, #16
 8002446:	bd80      	pop	{r7, pc}
 8002448:	01ffffff 	.word	0x01ffffff

0800244c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	603b      	str	r3, [r7, #0]
 8002458:	1dfb      	adds	r3, r7, #7
 800245a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800245c:	e05d      	b.n	800251a <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	3301      	adds	r3, #1
 8002462:	d05a      	beq.n	800251a <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002464:	f7fe f9bc 	bl	80007e0 <HAL_GetTick>
 8002468:	0002      	movs	r2, r0
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	429a      	cmp	r2, r3
 8002472:	d302      	bcc.n	800247a <UART_WaitOnFlagUntilTimeout+0x2e>
 8002474:	69bb      	ldr	r3, [r7, #24]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d11b      	bne.n	80024b2 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	492f      	ldr	r1, [pc, #188]	; (8002544 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002486:	400a      	ands	r2, r1
 8002488:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	689a      	ldr	r2, [r3, #8]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2101      	movs	r1, #1
 8002496:	438a      	bics	r2, r1
 8002498:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2220      	movs	r2, #32
 800249e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2220      	movs	r2, #32
 80024a4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2270      	movs	r2, #112	; 0x70
 80024aa:	2100      	movs	r1, #0
 80024ac:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e043      	b.n	800253a <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2204      	movs	r2, #4
 80024ba:	4013      	ands	r3, r2
 80024bc:	d02d      	beq.n	800251a <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	69da      	ldr	r2, [r3, #28]
 80024c4:	2380      	movs	r3, #128	; 0x80
 80024c6:	011b      	lsls	r3, r3, #4
 80024c8:	401a      	ands	r2, r3
 80024ca:	2380      	movs	r3, #128	; 0x80
 80024cc:	011b      	lsls	r3, r3, #4
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d123      	bne.n	800251a <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2280      	movs	r2, #128	; 0x80
 80024d8:	0112      	lsls	r2, r2, #4
 80024da:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4917      	ldr	r1, [pc, #92]	; (8002544 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80024e8:	400a      	ands	r2, r1
 80024ea:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689a      	ldr	r2, [r3, #8]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2101      	movs	r1, #1
 80024f8:	438a      	bics	r2, r1
 80024fa:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2220      	movs	r2, #32
 8002500:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2220      	movs	r2, #32
 8002506:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2220      	movs	r2, #32
 800250c:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2270      	movs	r2, #112	; 0x70
 8002512:	2100      	movs	r1, #0
 8002514:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 8002516:	2303      	movs	r3, #3
 8002518:	e00f      	b.n	800253a <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	69db      	ldr	r3, [r3, #28]
 8002520:	68ba      	ldr	r2, [r7, #8]
 8002522:	4013      	ands	r3, r2
 8002524:	68ba      	ldr	r2, [r7, #8]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	425a      	negs	r2, r3
 800252a:	4153      	adcs	r3, r2
 800252c:	b2db      	uxtb	r3, r3
 800252e:	001a      	movs	r2, r3
 8002530:	1dfb      	adds	r3, r7, #7
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	429a      	cmp	r2, r3
 8002536:	d092      	beq.n	800245e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	0018      	movs	r0, r3
 800253c:	46bd      	mov	sp, r7
 800253e:	b004      	add	sp, #16
 8002540:	bd80      	pop	{r7, pc}
 8002542:	46c0      	nop			; (mov r8, r8)
 8002544:	fffffe5f 	.word	0xfffffe5f

08002548 <__libc_init_array>:
 8002548:	b570      	push	{r4, r5, r6, lr}
 800254a:	2600      	movs	r6, #0
 800254c:	4d0c      	ldr	r5, [pc, #48]	; (8002580 <__libc_init_array+0x38>)
 800254e:	4c0d      	ldr	r4, [pc, #52]	; (8002584 <__libc_init_array+0x3c>)
 8002550:	1b64      	subs	r4, r4, r5
 8002552:	10a4      	asrs	r4, r4, #2
 8002554:	42a6      	cmp	r6, r4
 8002556:	d109      	bne.n	800256c <__libc_init_array+0x24>
 8002558:	2600      	movs	r6, #0
 800255a:	f000 f821 	bl	80025a0 <_init>
 800255e:	4d0a      	ldr	r5, [pc, #40]	; (8002588 <__libc_init_array+0x40>)
 8002560:	4c0a      	ldr	r4, [pc, #40]	; (800258c <__libc_init_array+0x44>)
 8002562:	1b64      	subs	r4, r4, r5
 8002564:	10a4      	asrs	r4, r4, #2
 8002566:	42a6      	cmp	r6, r4
 8002568:	d105      	bne.n	8002576 <__libc_init_array+0x2e>
 800256a:	bd70      	pop	{r4, r5, r6, pc}
 800256c:	00b3      	lsls	r3, r6, #2
 800256e:	58eb      	ldr	r3, [r5, r3]
 8002570:	4798      	blx	r3
 8002572:	3601      	adds	r6, #1
 8002574:	e7ee      	b.n	8002554 <__libc_init_array+0xc>
 8002576:	00b3      	lsls	r3, r6, #2
 8002578:	58eb      	ldr	r3, [r5, r3]
 800257a:	4798      	blx	r3
 800257c:	3601      	adds	r6, #1
 800257e:	e7f2      	b.n	8002566 <__libc_init_array+0x1e>
 8002580:	080025f0 	.word	0x080025f0
 8002584:	080025f0 	.word	0x080025f0
 8002588:	080025f0 	.word	0x080025f0
 800258c:	080025f4 	.word	0x080025f4

08002590 <memset>:
 8002590:	0003      	movs	r3, r0
 8002592:	1812      	adds	r2, r2, r0
 8002594:	4293      	cmp	r3, r2
 8002596:	d100      	bne.n	800259a <memset+0xa>
 8002598:	4770      	bx	lr
 800259a:	7019      	strb	r1, [r3, #0]
 800259c:	3301      	adds	r3, #1
 800259e:	e7f9      	b.n	8002594 <memset+0x4>

080025a0 <_init>:
 80025a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025a2:	46c0      	nop			; (mov r8, r8)
 80025a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025a6:	bc08      	pop	{r3}
 80025a8:	469e      	mov	lr, r3
 80025aa:	4770      	bx	lr

080025ac <_fini>:
 80025ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025ae:	46c0      	nop			; (mov r8, r8)
 80025b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025b2:	bc08      	pop	{r3}
 80025b4:	469e      	mov	lr, r3
 80025b6:	4770      	bx	lr
