starting place and route

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Dec 16 01:54:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/vivado/Timing_based_target_3.50_cp_5.58/temp-call-vivado-impl-for-dynamatic.tcl -notrace
No verilog files found: no files matched glob pattern "skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/*.v"
Command: synth_design -top mvt_float -part xc7k160tfbg484-3 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2531066
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1887.852 ; gain = 410.105 ; free physical = 41728 ; free virtual = 218199
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:39440]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:39512]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:39872]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:39944]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:59670]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:59742]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:60102]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:60174]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:75419]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:75491]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:75851]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:75923]
INFO: [Synth 8-638] synthesizing module 'mvt_float' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mvt_float.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fork_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/logic.vhd:58]
INFO: [Synth 8-638] synthesizing module 'eager_fork_register_block' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/eager_fork_register_block.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'eager_fork_register_block' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/eager_fork_register_block.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'mem_controller_storeless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mem_controller_storeless.vhd:41]
	Parameter NUM_LOADS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:199]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:153]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:153]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:19]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:19]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:50]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:50]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:78]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:199]
INFO: [Synth 8-638] synthesizing module 'mc_control' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'mc_control' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'mem_controller_storeless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mem_controller_storeless.vhd:41]
INFO: [Synth 8-638] synthesizing module 'mem_controller' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mem_controller.vhd:58]
	Parameter NUM_CONTROLS bound to: 1 - type: integer 
	Parameter NUM_LOADS bound to: 1 - type: integer 
	Parameter NUM_STORES bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_controller_loadless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mem_controller_loadless.vhd:54]
	Parameter NUM_CONTROLS bound to: 1 - type: integer 
	Parameter NUM_STORES bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:442]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:390]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:390]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:279]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:279]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:311]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:311]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:342]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:342]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:442]
INFO: [Synth 8-256] done synthesizing module 'mem_controller_loadless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mem_controller_loadless.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'mem_controller' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mem_controller.vhd:58]
INFO: [Synth 8-638] synthesizing module 'mem_controller_storeless__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mem_controller_storeless.vhd:41]
	Parameter NUM_LOADS bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:199]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_TYPE bound to: 10 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:153]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:153]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:19]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:19]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:50]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:50]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:78]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mc_support.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'mem_controller_storeless__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mem_controller_storeless.vhd:41]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_constant_0.vhd:21]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_constant_0.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 1 - type: integer 
	Parameter OUTPUT_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'tehb_init' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb_init.vhd:26]
	Parameter DATA_TYPE bound to: 1 - type: integer 
	Parameter INITIAL_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb_dataless_init' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb_dataless_init.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'tehb_dataless_init' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb_dataless_init.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'tehb_init' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb_init.vhd:26]
INFO: [Synth 8-638] synthesizing module 'sink' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/sink.vhd:19]
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/sink.vhd:19]
INFO: [Synth 8-638] synthesizing module 'unbundle' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/unbundle.vhd:22]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'unbundle' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/unbundle.vhd:22]
INFO: [Synth 8-638] synthesizing module 'mux' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mux.vhd:31]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
	Parameter SELECT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mux.vhd:31]
INFO: [Synth 8-638] synthesizing module 'tehb' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'tehb_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'tehb' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'trunci' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 6 - type: integer 
	Parameter OUTPUT_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'control_merge_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/control_merge_dataless.vhd:25]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter INDEX_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/merge_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/merge_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'control_merge_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/control_merge_dataless.vhd:25]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'tfifo_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tfifo_dataless.vhd:20]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner_dataless.vhd:20]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'tfifo_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tfifo_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'load' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/load.vhd:32]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'load' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/load.vhd:32]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'oehb' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'oehb_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/oehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/oehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized3' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized3' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 6 - type: integer 
	Parameter OUTPUT_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'tfifo' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 9 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 9 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 6 - type: integer 
	Parameter OUTPUT_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mux.vhd:31]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter SELECT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mux.vhd:31]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 15 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 15 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 6 - type: integer 
	Parameter OUTPUT_TYPE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 5 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 5 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'source' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/source.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/source.vhd:15]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_constant_1.vhd:21]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_constant_1.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_constant_2.vhd:21]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_constant_2.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized3' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 2 - type: integer 
	Parameter OUTPUT_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized3' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'muli' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:71]
	Parameter DATA_TYPE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/join.vhd:18]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/logic.vhd:16]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/join.vhd:18]
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:17]
	Parameter DATA_TYPE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:17]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/delay_buffer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/oehb.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'muli' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:71]
INFO: [Synth 8-638] synthesizing module 'trunci__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 12 - type: integer 
	Parameter OUTPUT_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'addi' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addi' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'load__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/load.vhd:32]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized3' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized3' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tehb.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'load__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/load.vhd:32]
INFO: [Synth 8-638] synthesizing module 'mulf_arch_32_2_875333' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mulf.vhd:223]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_buffer__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/delay_buffer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_32bit' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_32bit' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_32bit' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_32bit' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'FloatingPointMultiplier_32_2_875333' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:111632]
INFO: [Synth 8-3491] module 'IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108633' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:111694]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108640]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq300_testDifferentiator_uid9' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107004' bound to instance 'tile_0_mult' of component 'DSPBlock_17x24_Freq300_testDifferentiator_uid9' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:109952]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq300_testDifferentiator_uid9' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107011]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq300_testDifferentiator_uid9' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107011]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid11' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107041' bound to instance 'tile_1_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid11' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110002]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid11' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107048]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid11' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107048]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid13' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107078' bound to instance 'tile_2_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid13' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110013]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid13' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107085]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid15' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105101' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid15' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107097]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid15' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105106]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105107]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105114]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid15' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105106]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid13' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107085]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid18' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107124' bound to instance 'tile_3_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid18' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110027]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid18' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107131]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid20' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105173' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid20' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107143]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid20' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105178]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105179]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105186]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid20' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105178]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid18' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107131]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid23' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107170' bound to instance 'tile_4_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid23' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110041]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid23' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107177]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid23' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107177]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid25' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107207' bound to instance 'tile_5_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid25' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110052]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid25' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107214]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid27' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105245' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid27' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107226]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid27' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105250]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105251]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105258]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid27' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105250]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid25' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107214]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid30' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107253' bound to instance 'tile_6_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid30' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110066]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid30' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107260]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid32' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105317' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid32' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107272]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid32' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105322]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105323]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105330]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid32' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105322]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid30' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107260]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid35' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107299' bound to instance 'tile_7_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid35' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110080]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid35' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107306]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid35' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107306]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid37' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107336' bound to instance 'tile_8_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid37' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110091]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid37' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107343]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid39' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105389' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid39' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107355]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid39' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105394]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105395]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105402]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid39' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105394]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid37' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107343]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid42' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107382' bound to instance 'tile_9_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid42' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110105]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid42' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107389]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid44' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105461' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid44' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107401]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid44' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105466]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105467]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105474]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid44' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105466]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid42' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107389]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid47' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107428' bound to instance 'tile_10_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid47' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110119]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid47' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107435]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid47' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107435]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid49' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107465' bound to instance 'tile_11_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid49' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110130]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid49' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107472]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid51' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105533' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid51' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107484]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid51' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105538]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105539]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105546]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid51' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105538]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid49' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107472]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid54' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107511' bound to instance 'tile_12_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid54' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110144]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid54' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107518]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid56' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105605' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid56' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107530]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid56' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105610]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105611]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105618]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid56' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105610]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid54' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107518]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid59' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107557' bound to instance 'tile_13_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid59' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110158]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid59' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107564]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid59' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107564]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid61' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107594' bound to instance 'tile_14_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid61' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110169]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid61' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107601]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid63' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105677' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid63' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107613]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid63' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105682]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105683]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105690]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid63' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105682]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid61' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107601]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid66' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107640' bound to instance 'tile_15_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid66' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110183]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid66' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107647]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid68' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105749' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid68' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107659]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid68' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105754]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105755]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105762]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid68' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105754]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid66' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107647]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid71' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107686' bound to instance 'tile_16_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid71' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110197]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid71' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107693]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid71' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107693]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid73' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107723' bound to instance 'tile_17_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid73' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110208]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid73' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107730]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid75' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105821' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid75' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107742]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid75' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105826]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105827]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105834]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid75' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105826]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid73' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107730]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid78' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107769' bound to instance 'tile_18_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid78' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110222]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid78' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107776]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid80' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105893' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid80' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107788]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid80' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105898]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105899]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105906]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid80' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105898]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid78' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107776]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid83' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107815' bound to instance 'tile_19_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid83' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110236]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid83' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107822]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid83' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107822]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid85' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107852' bound to instance 'tile_20_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid85' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110247]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid85' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107859]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid87' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105965' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid87' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107871]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid87' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105970]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105971]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105978]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid87' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:105970]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid85' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107859]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid90' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107898' bound to instance 'tile_21_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid90' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110261]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid90' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107905]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid92' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106037' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid92' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107917]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid92' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106042]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106043]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106050]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid92' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106042]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid90' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107905]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid95' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107944' bound to instance 'tile_22_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid95' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110275]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid95' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107951]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid95' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107951]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid97' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107981' bound to instance 'tile_23_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid97' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110286]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid97' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107988]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid99' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106109' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid99' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108000]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid99' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106114]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106115]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106122]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid99' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106114]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid97' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:107988]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid102' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108027' bound to instance 'tile_24_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid102' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110300]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid102' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108034]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid104' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106181' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid104' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108046]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid104' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106186]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106187]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106194]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid104' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106186]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid102' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108034]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid107' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108073' bound to instance 'tile_25_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid107' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110314]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid107' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108080]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid107' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108080]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid109' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108110' bound to instance 'tile_26_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid109' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110325]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid109' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108117]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid111' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106253' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid111' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108129]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid111' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106258]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106259]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106266]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid111' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106258]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid109' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108117]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid114' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108156' bound to instance 'tile_27_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid114' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110339]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid114' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108163]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid116' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106325' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid116' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108175]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid116' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106330]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106331]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106338]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid116' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106330]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid114' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108163]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid119' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108202' bound to instance 'tile_28_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid119' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110353]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid119' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108209]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid119' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108209]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid121' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108239' bound to instance 'tile_29_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid121' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110364]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid121' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108246]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid123' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106397' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid123' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108258]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid123' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106402]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106403]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106410]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid123' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106402]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid121' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108246]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid126' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108285' bound to instance 'tile_30_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid126' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110378]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid126' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108292]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid128' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106469' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid128' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108304]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid128' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106474]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106475]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106482]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid128' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106474]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid126' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108292]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid131' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108331' bound to instance 'tile_31_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid131' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110392]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid131' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108338]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid131' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108338]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid133' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108368' bound to instance 'tile_32_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid133' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110403]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid133' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108375]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid135' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106541' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid135' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108387]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid135' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106546]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106547]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106554]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid135' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106546]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid133' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108375]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid138' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108414' bound to instance 'tile_33_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid138' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110417]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid138' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108421]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid140' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106613' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid140' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108433]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid140' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106618]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106619]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106626]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid140' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106618]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid138' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108421]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid143' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108460' bound to instance 'tile_34_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid143' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110431]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid143' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108467]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid143' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108467]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid145' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108497' bound to instance 'tile_35_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid145' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110442]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid145' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108504]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid147' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106685' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid147' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108516]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid147' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106690]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106691]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106698]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid147' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106690]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid145' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108504]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid150' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108543' bound to instance 'tile_36_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid150' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110456]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid150' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108550]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid152' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106757' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid152' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108562]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid152' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106762]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106763]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106770]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid152' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106762]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid150' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108550]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid157' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110478]
INFO: [Synth 8-638] synthesizing module 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106835]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106841]
INFO: [Synth 8-256] done synthesizing module 'Compressor_23_3_Freq300_testDifferentiator_uid156' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106835]
INFO: [Synth 8-3491] module 'Compressor_3_2_Freq300_testDifferentiator_uid160' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106875' bound to instance 'Compressor_3_2_Freq300_testDifferentiator_uid160_uid161' of component 'Compressor_3_2_Freq300_testDifferentiator_uid160' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110488]
INFO: [Synth 8-638] synthesizing module 'Compressor_3_2_Freq300_testDifferentiator_uid160' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106880]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106886]
INFO: [Synth 8-256] done synthesizing module 'Compressor_3_2_Freq300_testDifferentiator_uid160' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106880]
INFO: [Synth 8-3491] module 'Compressor_14_3_Freq300_testDifferentiator_uid164' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106916' bound to instance 'Compressor_14_3_Freq300_testDifferentiator_uid164_uid165' of component 'Compressor_14_3_Freq300_testDifferentiator_uid164' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110499]
INFO: [Synth 8-638] synthesizing module 'Compressor_14_3_Freq300_testDifferentiator_uid164' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106922]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106928]
INFO: [Synth 8-256] done synthesizing module 'Compressor_14_3_Freq300_testDifferentiator_uid164' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106922]
INFO: [Synth 8-3491] module 'Compressor_3_2_Freq300_testDifferentiator_uid160' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106875' bound to instance 'Compressor_3_2_Freq300_testDifferentiator_uid160_uid167' of component 'Compressor_3_2_Freq300_testDifferentiator_uid160' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110509]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid171' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110519]
INFO: [Synth 8-638] synthesizing module 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106966]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106972]
INFO: [Synth 8-256] done synthesizing module 'Compressor_6_3_Freq300_testDifferentiator_uid170' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106966]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid173' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110529]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid175' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110539]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid177' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110549]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid179' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110559]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid181' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110569]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid183' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110579]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid185' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110589]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid187' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110599]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid189' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110609]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid191' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110619]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid193' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110629]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid195' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110639]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid197' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110649]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid199' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110659]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid201' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110669]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid203' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110679]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid205' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110689]
INFO: [Synth 8-3491] module 'Compressor_14_3_Freq300_testDifferentiator_uid164' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106916' bound to instance 'Compressor_14_3_Freq300_testDifferentiator_uid164_uid207' of component 'Compressor_14_3_Freq300_testDifferentiator_uid164' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110700]
INFO: [Synth 8-3491] module 'Compressor_14_3_Freq300_testDifferentiator_uid164' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106916' bound to instance 'Compressor_14_3_Freq300_testDifferentiator_uid164_uid209' of component 'Compressor_14_3_Freq300_testDifferentiator_uid164' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110712]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid211' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110724]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid213' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110736]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid215' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110748]
INFO: [Synth 8-3491] module 'Compressor_3_2_Freq300_testDifferentiator_uid160' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106875' bound to instance 'Compressor_3_2_Freq300_testDifferentiator_uid160_uid217' of component 'Compressor_3_2_Freq300_testDifferentiator_uid160' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110758]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid219' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110769]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid221' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110781]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid223' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110793]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid225' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110805]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid227' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110817]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid229' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110829]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid231' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110841]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid233' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110853]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid235' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110865]
INFO: [Synth 8-3491] module 'Compressor_14_3_Freq300_testDifferentiator_uid164' declared at '/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:106916' bound to instance 'Compressor_14_3_Freq300_testDifferentiator_uid164_uid237' of component 'Compressor_14_3_Freq300_testDifferentiator_uid164' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:110877]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'IntAdder_30_Freq300_testDifferentiator_uid352' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108597]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_30_Freq300_testDifferentiator_uid352' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108597]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:108640]
INFO: [Synth 8-638] synthesizing module 'IntAdder_33_Freq300_testDifferentiator_uid355' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:111582]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_33_Freq300_testDifferentiator_uid355' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:111582]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:111724]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointMultiplier_32_2_875333' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:111632]
INFO: [Synth 8-256] done synthesizing module 'mulf_arch_32_2_875333' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mulf.vhd:223]
INFO: [Synth 8-638] synthesizing module 'addf_arch_32_2_922000' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/addf.vhd:418]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_buffer__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/delay_buffer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'FloatingPointAdder_32_2_922000' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:17175]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky24_by_max_26_Freq500_uid4' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12786]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky24_by_max_26_Freq500_uid4' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12786]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_Freq500_uid6' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12872]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_Freq500_uid6' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12872]
INFO: [Synth 8-638] synthesizing module 'Normalizer_Z_28_28_28_Freq500_uid8' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12932]
INFO: [Synth 8-256] done synthesizing module 'Normalizer_Z_28_28_28_Freq500_uid8' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12932]
INFO: [Synth 8-638] synthesizing module 'IntAdder_34_Freq500_uid11' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:13016]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_34_Freq500_uid11' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:13016]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointAdder_32_2_922000' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:17175]
INFO: [Synth 8-256] done synthesizing module 'addf_arch_32_2_922000' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/addf.vhd:418]
INFO: [Synth 8-638] synthesizing module 'addi__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addi__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized3' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized3' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'trunci__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 7 - type: integer 
	Parameter OUTPUT_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_cmpi_0.vhd:26]
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_cmpi_0.vhd:26]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized4' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized4' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized4' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized4' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'cond_br' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cond_br_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/cond_br_dataless.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'cond_br_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/cond_br_dataless.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'cond_br' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/sink.vhd:19]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/sink.vhd:19]
INFO: [Synth 8-638] synthesizing module 'cond_br__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cond_br__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized4' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 6 - type: integer 
	Parameter OUTPUT_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized4' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized5' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 2 - type: integer 
	Parameter OUTPUT_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized5' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'gate' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/gate.vhd:27]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/join.vhd:18]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/join.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'gate' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/gate.vhd:27]
INFO: [Synth 8-638] synthesizing module 'trunci__parameterized2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 32 - type: integer 
	Parameter OUTPUT_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci__parameterized2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'store' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/store.vhd:38]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'store' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/store.vhd:38]
INFO: [Synth 8-638] synthesizing module 'sink_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/sink_dataless.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sink_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/sink_dataless.vhd:14]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'cond_br__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cond_br__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized3' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized3' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized3' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized3' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized4' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized4' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized4' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized4' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized5' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized5' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mvt_float' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mvt_float.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element remainingStores_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mem_controller_loadless.vhd:143]
WARNING: [Synth 8-3848] Net dropLoadData in module/entity mem_controller does not have driver. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/mem_controller.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner_dataless.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner_dataless.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner_dataless.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:119]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:87]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:142]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:119]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:87]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:142]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:119]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:87]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:142]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:102]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity muli does not have driver. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:119]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:87]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:142]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/elastic_fifo_inner.vhd:102]
WARNING: [Synth 8-7129] Port clk in module cond_br_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module cond_br_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module addi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module addi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module sink_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module trunci__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module gate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module gate is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid150 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid145 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid143 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid138 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid133 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid126 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid119 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid107 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid90 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid30 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2042.359 ; gain = 564.613 ; free physical = 41438 ; free virtual = 217947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2045.328 ; gain = 567.582 ; free physical = 41436 ; free virtual = 217945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2045.328 ; gain = 567.582 ; free physical = 41436 ; free virtual = 217945
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2045.328 ; gain = 0.000 ; free physical = 41433 ; free virtual = 217946
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/vivado/Timing_based_target_3.50_cp_5.58/constraints.xdc]
Finished Parsing XDC File [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/vivado/Timing_based_target_3.50_cp_5.58/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2165.805 ; gain = 0.000 ; free physical = 41528 ; free virtual = 218049
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2165.805 ; gain = 0.000 ; free physical = 41526 ; free virtual = 218047
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2165.805 ; gain = 688.059 ; free physical = 41649 ; free virtual = 218227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2173.809 ; gain = 696.062 ; free physical = 41645 ; free virtual = 218223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2173.809 ; gain = 696.062 ; free physical = 41643 ; free virtual = 218223
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'Compressor_14_3_Freq300_testDifferentiator_uid164_bh7_uid315_Out0_copy316_c1_reg' and it is trimmed from '3' to '1' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:109938]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProdExt_c2_reg' and it is trimmed from '48' to '26' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:111681]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_c4_reg' and it is trimmed from '26' to '1' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12822]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_c3_reg' and it is trimmed from '26' to '1' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12816]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_c4_reg' and it is trimmed from '26' to '2' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12821]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_c3_reg' and it is trimmed from '26' to '2' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12815]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_c3_reg' and it is trimmed from '26' to '4' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12814]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_c2_reg' and it is trimmed from '26' to '4' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12808]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_c2_reg' and it is trimmed from '26' to '8' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12807]
WARNING: [Synth 8-3936] Found unconnected internal register 'level5_c2_reg' and it is trimmed from '26' to '16' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12806]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_c4_reg' and it is trimmed from '5' to '2' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12819]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_c3_reg' and it is trimmed from '5' to '3' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:12812]
WARNING: [Synth 8-3936] Found unconnected internal register 'shiftedFrac_c9_reg' and it is trimmed from '28' to '27' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:17317]
WARNING: [Synth 8-3936] Found unconnected internal register 'newY_c1_reg' and it is trimmed from '34' to '23' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/flopoco_ip_cores.vhd:17262]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2173.809 ; gain = 696.062 ; free physical = 41522 ; free virtual = 218095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 2     
	   3 Input   33 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 2     
	   3 Input   30 Bit       Adders := 2     
	   3 Input   27 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     27 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               34 Bit    Registers := 18    
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 16    
	               28 Bit    Registers := 6     
	               27 Bit    Registers := 20    
	               26 Bit    Registers := 4     
	               23 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 43    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 36    
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 397   
+---Muxes : 
	   2 Input   48 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 28    
	   2 Input   28 Bit        Muxes := 10    
	   2 Input   26 Bit        Muxes := 18    
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 20    
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 12    
	   2 Input    6 Bit        Muxes := 24    
	   2 Input    5 Bit        Muxes := 12    
	   7 Input    3 Bit        Muxes := 66    
	   2 Input    2 Bit        Muxes := 16    
	   4 Input    2 Bit        Muxes := 20    
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 201   
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP tile_0_mult/Mfull_c0, operation Mode is: A*B.
DSP Report: operator tile_0_mult/Mfull_c0 is absorbed into DSP tile_0_mult/Mfull_c0.
DSP Report: Generating DSP tile_0_mult/Mfull_c0, operation Mode is: A*B.
DSP Report: operator tile_0_mult/Mfull_c0 is absorbed into DSP tile_0_mult/Mfull_c0.
WARNING: [Synth 8-3936] Found unconnected internal register 'muli1/multiply_unit/q2_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'muli1/multiply_unit/q1_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'muli1/multiply_unit/q0_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'muli1/multiply_unit/a_reg_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'muli0/multiply_unit/q2_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'muli0/multiply_unit/q1_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'muli0/multiply_unit/q0_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'muli0/multiply_unit/a_reg_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'muli0/multiply_unit/q0_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'muli0/multiply_unit/b_reg_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'muli1/multiply_unit/q0_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/hdl/muli.vhd:28]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2173.809 ; gain = 696.062 ; free physical = 39803 ; free virtual = 216381
---------------------------------------------------------------------------------
 Sort Area is  tile_0_mult/Mfull_c0_0 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  tile_0_mult/Mfull_c0_2 : 0 0 : 2881 2881 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------+---------------------------+---------------+----------------+
|Module Name                                            | RTL Object                | Depth x Width | Implemented As | 
+-------------------------------------------------------+---------------------------+---------------+----------------+
|MultTable_Freq300_testDifferentiator_uid15             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid20             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid27             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid32             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid39             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid44             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid51             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid56             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid63             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid68             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid75             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid80             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid87             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid92             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid99             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid104            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid111            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid116            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid123            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid128            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid135            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid140            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid147            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid152            | Y0                        | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_8_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_5_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_3_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_2_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_6_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_11_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_9_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_14_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_12_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_17_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_15_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_20_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_18_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_23_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_21_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_26_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_24_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_29_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_27_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_32_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_30_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_35_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_33_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_36_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_8_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_5_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_3_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_2_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_6_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_11_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_9_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_14_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_12_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_17_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_15_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_20_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_18_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_23_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_21_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_26_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_24_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_29_mult/TableMult/Y0 | 32x5          | LUT            | 
+-------------------------------------------------------+---------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq300_testDifferentiator_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq300_testDifferentiator_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2227.809 ; gain = 750.062 ; free physical = 43428 ; free virtual = 220049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2314.574 ; gain = 836.828 ; free physical = 42855 ; free virtual = 219536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2380.598 ; gain = 902.852 ; free physical = 42794 ; free virtual = 219447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2448.410 ; gain = 970.664 ; free physical = 42826 ; free virtual = 219462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2448.410 ; gain = 970.664 ; free physical = 42813 ; free virtual = 219442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2448.410 ; gain = 970.664 ; free physical = 42729 ; free virtual = 219322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2448.410 ; gain = 970.664 ; free physical = 42712 ; free virtual = 219304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2448.410 ; gain = 970.664 ; free physical = 42681 ; free virtual = 219276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2448.410 ; gain = 970.664 ; free physical = 42665 ; free virtual = 219260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mvt_float   | addf0/operator/fracAdder/Y_c5_reg[25]   | 3      | 27    | NO           | NO                 | YES               | 27     | 0       | 
|mvt_float   | addf0/operator/fracAdder/X_c5_reg[24]   | 5      | 23    | NO           | NO                 | YES               | 23     | 0       | 
|mvt_float   | addf0/operator/extendedExpInc_c9_reg[8] | 8      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|mvt_float   | addf0/operator/signR_c8_reg             | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mvt_float   | addf0/operator/EffSub_c8_reg            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mvt_float   | addf0/operator/excRt_c10_reg[1]         | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|mvt_float   | addf1/operator/fracAdder/Y_c5_reg[25]   | 3      | 27    | NO           | NO                 | YES               | 27     | 0       | 
|mvt_float   | addf1/operator/fracAdder/X_c5_reg[24]   | 5      | 23    | NO           | NO                 | YES               | 23     | 0       | 
|mvt_float   | addf1/operator/extendedExpInc_c9_reg[8] | 8      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|mvt_float   | addf1/operator/signR_c8_reg             | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mvt_float   | addf1/operator/EffSub_c8_reg            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mvt_float   | addf1/operator/excRt_c10_reg[1]         | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq300_testDifferentiator_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq300_testDifferentiator_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   130|
|2     |DSP48E1 |     2|
|3     |LUT1    |    18|
|4     |LUT2    |   366|
|5     |LUT3    |   633|
|6     |LUT4    |   526|
|7     |LUT5    |   861|
|8     |LUT6    |  1112|
|9     |MUXF7   |    11|
|10    |SRL16E  |   126|
|11    |FDRE    |  2037|
|12    |FDSE    |    82|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2448.410 ; gain = 970.664 ; free physical = 42661 ; free virtual = 219256
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2448.410 ; gain = 850.188 ; free physical = 42619 ; free virtual = 219217
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2448.418 ; gain = 970.664 ; free physical = 42619 ; free virtual = 219217
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2448.418 ; gain = 0.000 ; free physical = 42624 ; free virtual = 219232
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/vivado/Timing_based_target_3.50_cp_5.58/constraints.xdc]
Finished Parsing XDC File [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-24-01/mvt_float-0/out/vivado/Timing_based_target_3.50_cp_5.58/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.438 ; gain = 0.000 ; free physical = 42239 ; free virtual = 218809
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 23a73a99
INFO: [Common 17-83] Releasing license: Synthesis
517 Infos, 180 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 2504.438 ; gain = 1027.363 ; free physical = 42194 ; free virtual = 218765
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1488.198; main = 1488.198; forked = 217.062
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3105.809; main = 2504.441; forked = 916.996
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.609 ; gain = 0.000 ; free physical = 41982 ; free virtual = 218499
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 150e12aa0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2767.609 ; gain = 0.000 ; free physical = 41982 ; free virtual = 218499
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.609 ; gain = 0.000 ; free physical = 41982 ; free virtual = 218499

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ce623d05

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2799.625 ; gain = 32.016 ; free physical = 41951 ; free virtual = 218468

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14c2cbe10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41951 ; free virtual = 218473

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14c2cbe10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41951 ; free virtual = 218469
Phase 1 Placer Initialization | Checksum: 14c2cbe10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41951 ; free virtual = 218469

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 187f322e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 42007 ; free virtual = 218530

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1998226c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41996 ; free virtual = 218519

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1998226c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41980 ; free virtual = 218504

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 27630af45

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 42285 ; free virtual = 218801

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2530a1adf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 42220 ; free virtual = 218749

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 286 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 127 nets or LUTs. Breaked 2 LUTs, combined 125 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 49 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 50 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.668 ; gain = 0.000 ; free physical = 42087 ; free virtual = 218613
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.668 ; gain = 0.000 ; free physical = 42090 ; free virtual = 218600

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            125  |                   127  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           50  |              0  |                    26  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           52  |            125  |                   153  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 26733d8d6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 42056 ; free virtual = 218572
Phase 2.5 Global Place Phase2 | Checksum: 2ab5f51fe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 42043 ; free virtual = 218565
Phase 2 Global Placement | Checksum: 2ab5f51fe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 42043 ; free virtual = 218565

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2e39540ac

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 42031 ; free virtual = 218558

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2504bf0a3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41971 ; free virtual = 218504

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2efec125e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41969 ; free virtual = 218507

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22e543bd9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41967 ; free virtual = 218504

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 23bf319f3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41900 ; free virtual = 218453

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2630f2890

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41793 ; free virtual = 218369

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d80f9ce8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41908 ; free virtual = 218489

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18a76c32e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41912 ; free virtual = 218494

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17dab23ba

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41614 ; free virtual = 218182
Phase 3 Detail Placement | Checksum: 17dab23ba

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41606 ; free virtual = 218174

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27e29248c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.503 | TNS=-10.685 |
Phase 1 Physical Synthesis Initialization | Checksum: 270572341

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2838.668 ; gain = 0.000 ; free physical = 41564 ; free virtual = 218144
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 29556c63c

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2838.668 ; gain = 0.000 ; free physical = 41554 ; free virtual = 218135
Phase 4.1.1.1 BUFG Insertion | Checksum: 27e29248c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 41554 ; free virtual = 218136

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.113. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ec3942ba

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 40878 ; free virtual = 217490

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 40878 ; free virtual = 217490
Phase 4.1 Post Commit Optimization | Checksum: 1ec3942ba

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 40876 ; free virtual = 217489

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ec3942ba

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 40869 ; free virtual = 217482

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ec3942ba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 40865 ; free virtual = 217478
Phase 4.3 Placer Reporting | Checksum: 1ec3942ba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 40863 ; free virtual = 217476

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.668 ; gain = 0.000 ; free physical = 40863 ; free virtual = 217476

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 40863 ; free virtual = 217476
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 155ee41af

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 40863 ; free virtual = 217476
Ending Placer Task | Checksum: e2724ff2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2838.668 ; gain = 71.059 ; free physical = 40861 ; free virtual = 217474
560 Infos, 183 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 2838.668 ; gain = 246.418 ; free physical = 40851 ; free virtual = 217464
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 19b50ad5 ConstDB: 0 ShapeSum: 27b8f0e0 RouteDB: a104543d
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y2_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y2_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x2_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x2_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x1_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x1_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y1_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y1_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 186c45c5 | NumContArr: e8268e2b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 285e4c92a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2911.426 ; gain = 72.758 ; free physical = 40131 ; free virtual = 216646

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 285e4c92a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.426 ; gain = 72.758 ; free physical = 40126 ; free virtual = 216644

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 285e4c92a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.426 ; gain = 72.758 ; free physical = 40126 ; free virtual = 216644
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b5c7eac9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2959.527 ; gain = 120.859 ; free physical = 40060 ; free virtual = 216591
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.317  | TNS=0.000  | WHS=0.031  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4539
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4539
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 264d8cfd1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 40065 ; free virtual = 216599

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 264d8cfd1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 40065 ; free virtual = 216599

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 3307ee119

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 40071 ; free virtual = 216613
Phase 4 Initial Routing | Checksum: 3307ee119

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 40071 ; free virtual = 216613

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1164
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.052 | TNS=-0.104 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2ac5fa5ce

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 40267 ; free virtual = 216816

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.014 | TNS=-0.020 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 3001a320c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 40080 ; free virtual = 216684

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.127  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1ffba9a44

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39912 ; free virtual = 216498
Phase 5 Rip-up And Reroute | Checksum: 1ffba9a44

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39912 ; free virtual = 216498

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1ffba9a44

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39920 ; free virtual = 216506

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1ffba9a44

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39920 ; free virtual = 216506
Phase 6 Delay and Skew Optimization | Checksum: 1ffba9a44

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39920 ; free virtual = 216506

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.127  | TNS=0.000  | WHS=0.078  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c8c4561d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39865 ; free virtual = 216454
Phase 7 Post Hold Fix | Checksum: 1c8c4561d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39865 ; free virtual = 216455

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.364147 %
  Global Horizontal Routing Utilization  = 0.571569 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1c8c4561d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39846 ; free virtual = 216438

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c8c4561d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39845 ; free virtual = 216437

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 15d3b21fe

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39741 ; free virtual = 216336

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 15d3b21fe

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39744 ; free virtual = 216340

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.127  | TNS=0.000  | WHS=0.078  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 15d3b21fe

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39744 ; free virtual = 216339
Total Elapsed time in route_design: 18.57 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 98e5594a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39727 ; free virtual = 216323
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 98e5594a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39737 ; free virtual = 216332

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
572 Infos, 285 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2962.176 ; gain = 123.508 ; free physical = 39731 ; free virtual = 216327
INFO: [Common 17-206] Exiting Vivado at Tue Dec 16 01:56:34 2025...
