# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../rtl/ElevatorController.vhd" \
"../../../../../rtl/ElevatorSimulator.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../../rtl/TestBench.vhd" \

# Do not sort compile order
nosort
