$date
	Mon Jun 12 23:18:10 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tank_decoder0_tb $end
$var wire 1 ! r2_write $end
$var wire 1 " r2_read $end
$var wire 1 # r1_write $end
$var wire 1 $ r1_read $end
$var wire 1 % f2_write $end
$var wire 1 & f2_read $end
$var wire 1 ' f1_write $end
$var wire 1 ( f1_read $end
$var reg 3 ) count [2:0] $end
$var reg 1 * cu_gate $end
$scope module td0 $end
$var wire 1 + c17a $end
$var wire 1 * cu_gate_pos $end
$var wire 1 , f10_pos $end
$var wire 1 - f11_pos $end
$var wire 1 ! r2_write $end
$var wire 1 " r2_read $end
$var wire 1 # r1_write $end
$var wire 1 $ r1_read $end
$var wire 1 % f2_write $end
$var wire 1 & f2_read $end
$var wire 1 ' f1_write $end
$var wire 1 ( f1_read $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
b0 )
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1,
b1 )
#20
0,
1-
b10 )
#30
1,
b11 )
#40
1+
0,
0-
b100 )
#50
1,
b101 )
#60
1#
0%
0,
1-
b110 )
1*
#70
0#
1!
1,
b111 )
#80
1(
0!
0+
0,
0-
b0 )
#90
0(
1&
1,
b1 )
#100
0&
1$
0,
1-
b10 )
#110
0$
1"
1,
b11 )
#120
0"
1'
1+
0,
0-
b100 )
#130
0'
1%
1,
b101 )
#140
0%
1#
0,
1-
b110 )
#150
0#
1!
1,
b111 )
#160
1(
0!
0+
0,
0-
b0 )
#170
0(
1&
1,
b1 )
#180
0&
1$
0,
1-
b10 )
#190
0$
1"
1,
b11 )
#200
0"
1'
1+
0,
0-
b100 )
#210
0'
1%
1,
b101 )
#220
0%
1#
0,
1-
b110 )
#230
0#
1!
1,
b111 )
#240
1(
0!
0+
0,
0-
b0 )
#250
0(
1&
1,
b1 )
#260
0&
1$
0,
1-
b10 )
#270
0$
1"
1,
b11 )
#280
0"
1'
1+
0,
0-
b100 )
#290
0'
1%
1,
b101 )
#300
0%
1#
0,
1-
b110 )
#310
0#
1!
1,
b111 )
#320
1(
0!
0+
0,
0-
b0 )
#330
0(
1&
1,
b1 )
#340
0&
1$
0,
1-
b10 )
#350
0$
1"
1,
b11 )
#360
0"
1'
1+
0,
0-
b100 )
