#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000858800 .scope module, "test" "test" 2 12;
 .timescale -9 -11;
P_00000000008ada70 .param/l "ADDRSIZE" 0 2 14, +C4<00000000000000000000000000001100>;
P_00000000008adaa8 .param/l "CYCLE" 0 2 16, +C4<00000000000000000000000000001010>;
P_00000000008adae0 .param/l "MEMSIZE" 0 2 15, +C4<00000000000000000000000000000001000000000000>;
P_00000000008adb18 .param/l "WIDTH" 0 2 13, +C4<00000000000000000000000000100000>;
v00000000009055d0_0 .net "CPU_dataIn", 31 0, v00000000008926c0_0;  1 drivers
v0000000000905850_0 .net "CPU_dataOut", 31 0, v0000000000905df0_0;  1 drivers
v00000000009048b0_0 .net "CPU_in_dataIn", 31 0, v0000000000892440_0;  1 drivers
v0000000000905ad0_0 .net "CPU_in_dataOut", 31 0, v0000000000905b70_0;  1 drivers
v00000000009058f0_0 .net "address", 11 0, v0000000000904950_0;  1 drivers
v00000000009061b0_0 .var "clk", 0 0;
v00000000009049f0_0 .net "halt", 0 0, v0000000000905a30_0;  1 drivers
v0000000000905f30_0 .net "in_address", 11 0, v0000000000906250_0;  1 drivers
v0000000000905990_0 .net "in_wr", 0 0, v0000000000905350_0;  1 drivers
v0000000000906390_0 .var "reset", 0 0;
v0000000000904e50_0 .net "wr", 0 0, v0000000000904810_0;  1 drivers
E_00000000008b4770 .event edge, v0000000000905a30_0;
S_000000000088b990 .scope module, "mem" "memory" 2 28, 3 1 0, S_0000000000858800;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 32 "dataOut"
    .port_info 1 /INPUT 32 "dataIn"
    .port_info 2 /INPUT 12 "address"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "wr"
    .port_info 5 /INPUT 1 "clk"
P_000000000088bb10 .param/l "ADDRSIZE" 0 3 3, +C4<00000000000000000000000000001100>;
P_000000000088bb48 .param/l "MEMSIZE" 0 3 4, +C4<00000000000000000000000000000001000000000000>;
P_000000000088bb80 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
v0000000000892260 .array "MEM", 4095 0, 31 0;
v0000000000892620_0 .net "address", 11 0, v0000000000904950_0;  alias, 1 drivers
v0000000000892d00_0 .net "clk", 0 0, v00000000009061b0_0;  1 drivers
v00000000008923a0_0 .net "dataIn", 31 0, v0000000000905df0_0;  alias, 1 drivers
v00000000008926c0_0 .var "dataOut", 31 0;
v0000000000892da0_0 .net "reset", 0 0, v0000000000906390_0;  1 drivers
v0000000000892a80_0 .net "wr", 0 0, v0000000000904810_0;  alias, 1 drivers
E_00000000008b4270 .event posedge, v0000000000892d00_0;
S_000000000088bbc0 .scope module, "mem2" "inMemory" 2 29, 4 1 0, S_0000000000858800;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 32 "dataOut"
    .port_info 1 /INPUT 32 "dataIn"
    .port_info 2 /INPUT 12 "address"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "wr"
    .port_info 5 /INPUT 1 "clk"
P_0000000000884540 .param/l "ADDRSIZE" 0 4 3, +C4<00000000000000000000000000001100>;
P_0000000000884578 .param/l "MEMSIZE" 0 4 4, +C4<00000000000000000000000000000001000000000000>;
P_00000000008845b0 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
v0000000000892e40 .array "MEM", 4095 0, 31 0;
v0000000000892080_0 .net "address", 11 0, v0000000000906250_0;  alias, 1 drivers
v0000000000892bc0_0 .net "clk", 0 0, v00000000009061b0_0;  alias, 1 drivers
v0000000000892120_0 .net "dataIn", 31 0, v0000000000905b70_0;  alias, 1 drivers
v0000000000892440_0 .var "dataOut", 31 0;
v0000000000892800_0 .net "reset", 0 0, v0000000000906390_0;  alias, 1 drivers
v00000000008924e0_0 .net "wr", 0 0, v0000000000905350_0;  alias, 1 drivers
S_00000000008845f0 .scope module, "mnp" "np" 2 25, 5 6 0, S_0000000000858800;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "in_wr"
    .port_info 3 /OUTPUT 1 "wr"
    .port_info 4 /OUTPUT 12 "in_address"
    .port_info 5 /INPUT 32 "in_dataIn"
    .port_info 6 /OUTPUT 32 "in_dataOut"
    .port_info 7 /OUTPUT 12 "address"
    .port_info 8 /INPUT 32 "dataIn"
    .port_info 9 /OUTPUT 32 "dataOut"
    .port_info 10 /OUTPUT 1 "halt"
P_0000000000889580 .param/l "ADDRSIZE" 0 5 9, +C4<00000000000000000000000000001100>;
P_00000000008895b8 .param/l "EXE" 0 5 88, C4<01>;
P_00000000008895f0 .param/l "FET" 0 5 88, C4<00>;
P_0000000000889628 .param/l "MAXREGS" 0 5 11, +C4<00000000000000000000000000010000>;
P_0000000000889660 .param/l "MEMSIZE" 0 5 10, +C4<00000000000000000000000000000001000000000000>;
P_0000000000889698 .param/l "RESET" 0 5 88, C4<11>;
P_00000000008896d0 .param/l "SBITS" 0 5 12, +C4<00000000000000000000000000000101>;
P_0000000000889708 .param/l "WB" 0 5 88, C4<10>;
P_0000000000889740 .param/l "WIDTH" 0 5 8, +C4<00000000000000000000000000100000>;
v0000000000904b30 .array "RFILE", 15 0, 31 0;
v0000000000905670 .array "RFILE_r", 15 0, 31 0;
v0000000000904950_0 .var "address", 11 0;
v0000000000905cb0_0 .net "clk", 0 0, v00000000009061b0_0;  alias, 1 drivers
v00000000009052b0_0 .net "dataIn", 31 0, v00000000008926c0_0;  alias, 1 drivers
v0000000000905df0_0 .var "dataOut", 31 0;
v0000000000905a30_0 .var "halt", 0 0;
v00000000009053f0_0 .var/i "i", 31 0;
v0000000000906250_0 .var "in_address", 11 0;
v0000000000905d50_0 .net "in_dataIn", 31 0, v0000000000892440_0;  alias, 1 drivers
v0000000000905b70_0 .var "in_dataOut", 31 0;
v0000000000905350_0 .var "in_wr", 0 0;
v0000000000904a90_0 .var "ir", 31 0;
v0000000000906110_0 .var "next_state", 1 0;
v00000000009057b0_0 .var "pc", 11 0;
v0000000000904d10_0 .var "pc_r", 11 0;
v0000000000905490_0 .var "psr", 4 0;
v0000000000904bd0_0 .var "psr_r", 4 0;
v0000000000905e90_0 .net "reset", 0 0, v0000000000906390_0;  alias, 1 drivers
v0000000000905530_0 .var "result", 32 0;
v00000000009062f0_0 .var "result_r", 32 0;
v0000000000904db0_0 .var "rot", 63 0;
v0000000000904770_0 .var "src1", 31 0;
v0000000000904c70_0 .var "src2", 31 0;
v0000000000905c10_0 .var "state", 1 0;
v0000000000904810_0 .var "wr", 0 0;
E_00000000008b5030 .event edge, v0000000000905c10_0;
v0000000000904b30_0 .array/port v0000000000904b30, 0;
v0000000000904b30_1 .array/port v0000000000904b30, 1;
v0000000000904b30_2 .array/port v0000000000904b30, 2;
E_00000000008b46b0/0 .event edge, v00000000009057b0_0, v0000000000904b30_0, v0000000000904b30_1, v0000000000904b30_2;
v0000000000904b30_3 .array/port v0000000000904b30, 3;
v0000000000904b30_4 .array/port v0000000000904b30, 4;
v0000000000904b30_5 .array/port v0000000000904b30, 5;
v0000000000904b30_6 .array/port v0000000000904b30, 6;
E_00000000008b46b0/1 .event edge, v0000000000904b30_3, v0000000000904b30_4, v0000000000904b30_5, v0000000000904b30_6;
v0000000000904b30_7 .array/port v0000000000904b30, 7;
v0000000000904b30_8 .array/port v0000000000904b30, 8;
v0000000000904b30_9 .array/port v0000000000904b30, 9;
v0000000000904b30_10 .array/port v0000000000904b30, 10;
E_00000000008b46b0/2 .event edge, v0000000000904b30_7, v0000000000904b30_8, v0000000000904b30_9, v0000000000904b30_10;
v0000000000904b30_11 .array/port v0000000000904b30, 11;
v0000000000904b30_12 .array/port v0000000000904b30, 12;
v0000000000904b30_13 .array/port v0000000000904b30, 13;
v0000000000904b30_14 .array/port v0000000000904b30, 14;
E_00000000008b46b0/3 .event edge, v0000000000904b30_11, v0000000000904b30_12, v0000000000904b30_13, v0000000000904b30_14;
v0000000000904b30_15 .array/port v0000000000904b30, 15;
E_00000000008b46b0/4 .event edge, v0000000000904b30_15;
E_00000000008b46b0 .event/or E_00000000008b46b0/0, E_00000000008b46b0/1, E_00000000008b46b0/2, E_00000000008b46b0/3, E_00000000008b46b0/4;
S_0000000000889780 .scope function, "checkcond" "checkcond" 5 111, 5 111 0, S_00000000008845f0;
 .timescale -9 -11;
v00000000008921c0_0 .var "ccode", 4 0;
v0000000000892760_0 .var "checkcond", 0 0;
TD_test.mnp.checkcond ;
    %load/vec4 v00000000008921c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000892760_0, 0, 1;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0000000000905490_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000892760_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0000000000905490_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000892760_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0000000000905490_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0000000000892760_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0000000000905490_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000000000892760_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0000000000905490_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0000000000892760_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000892760_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %end;
S_0000000000822760 .scope task, "clearcondcode" "clearcondcode" 5 126, 5 126 0, S_00000000008845f0;
 .timescale -9 -11;
TD_test.mnp.clearcondcode ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000905490_0, 0, 5;
    %end;
S_00000000008228e0 .scope task, "execute" "execute" 5 151, 5 151 0, S_00000000008845f0;
 .timescale -9 -11;
TD_test.mnp.execute ;
    %load/vec4 v0000000000904a90_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %jmp T_2.21;
T_2.8 ;
    %vpi_call 5 154 "$display", "NOP" {0 0 0};
    %jmp T_2.21;
T_2.9 ;
    %load/vec4 v0000000000904a90_0;
    %parti/s 4, 24, 6;
    %pad/u 5;
    %store/vec4 v00000000008921c0_0, 0, 5;
    %fork TD_test.mnp.checkcond, S_0000000000889780;
    %join;
    %load/vec4  v0000000000892760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v0000000000904a90_0;
    %parti/s 12, 0, 2;
    %store/vec4 v00000000009057b0_0, 0, 12;
    %vpi_call 5 158 "$display", "BRA" {0 0 0};
T_2.22 ;
    %jmp T_2.21;
T_2.10 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000822760;
    %join;
    %vpi_call 5 163 "$display", "LD" {0 0 0};
    %load/vec4 v0000000000904a90_0;
    %parti/s 1, 27, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %load/vec4 v0000000000904a90_0;
    %parti/s 12, 12, 5;
    %pad/u 33;
    %store/vec4 v0000000000905530_0, 0, 33;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000904810_0, 0, 1;
    %load/vec4 v0000000000904a90_0;
    %parti/s 12, 12, 5;
    %store/vec4 v0000000000904950_0, 0, 12;
T_2.25 ;
    %jmp T_2.21;
T_2.11 ;
    %vpi_call 5 174 "$display", "STR" {0 0 0};
    %fork TD_test.mnp.clearcondcode, S_0000000000822760;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000904810_0, 0, 1;
    %load/vec4 v0000000000904a90_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0000000000904950_0, 0, 12;
    %load/vec4 v0000000000904a90_0;
    %parti/s 1, 27, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %load/vec4 v0000000000904a90_0;
    %parti/s 12, 12, 5;
    %pad/u 33;
    %store/vec4 v0000000000905530_0, 0, 33;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0000000000904a90_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v0000000000904b30, 4;
    %pad/u 33;
    %store/vec4 v0000000000905530_0, 0, 33;
T_2.27 ;
    %jmp T_2.21;
T_2.12 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000822760;
    %join;
    %load/vec4 v0000000000904a90_0;
    %store/vec4 v0000000000905210_0, 0, 32;
    %fork TD_test.mnp.getsrc, S_0000000000904500;
    %join;
    %load/vec4  v0000000000892b20_0;
    %store/vec4 v0000000000904770_0, 0, 32;
    %load/vec4 v0000000000904a90_0;
    %store/vec4 v00000000008929e0_0, 0, 32;
    %fork TD_test.mnp.getdst, S_0000000000904380;
    %join;
    %load/vec4  v0000000000892940_0;
    %store/vec4 v0000000000904c70_0, 0, 32;
    %load/vec4 v0000000000904770_0;
    %pad/u 33;
    %load/vec4 v0000000000904c70_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000905530_0, 0, 33;
    %vpi_call 5 189 "$display", "ADD" {0 0 0};
    %jmp T_2.21;
T_2.13 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000822760;
    %join;
    %load/vec4 v0000000000904a90_0;
    %store/vec4 v0000000000905210_0, 0, 32;
    %fork TD_test.mnp.getsrc, S_0000000000904500;
    %join;
    %load/vec4  v0000000000892b20_0;
    %store/vec4 v0000000000904770_0, 0, 32;
    %load/vec4 v0000000000904a90_0;
    %store/vec4 v00000000008929e0_0, 0, 32;
    %fork TD_test.mnp.getdst, S_0000000000904380;
    %join;
    %load/vec4  v0000000000892940_0;
    %store/vec4 v0000000000904c70_0, 0, 32;
    %load/vec4 v0000000000904770_0;
    %pad/u 33;
    %load/vec4 v0000000000904c70_0;
    %pad/u 33;
    %mul;
    %store/vec4 v0000000000905530_0, 0, 33;
    %vpi_call 5 198 "$display", "MUL" {0 0 0};
    %jmp T_2.21;
T_2.14 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000822760;
    %join;
    %load/vec4 v0000000000904a90_0;
    %store/vec4 v0000000000905210_0, 0, 32;
    %fork TD_test.mnp.getsrc, S_0000000000904500;
    %join;
    %load/vec4  v0000000000892b20_0;
    %store/vec4 v0000000000904770_0, 0, 32;
    %load/vec4 v0000000000904770_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000905530_0, 0, 33;
    %vpi_call 5 205 "$display", "CMP" {0 0 0};
    %jmp T_2.21;
T_2.15 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000822760;
    %join;
    %load/vec4 v0000000000904a90_0;
    %store/vec4 v0000000000905210_0, 0, 32;
    %fork TD_test.mnp.getsrc, S_0000000000904500;
    %join;
    %load/vec4  v0000000000892b20_0;
    %store/vec4 v0000000000904770_0, 0, 32;
    %load/vec4 v0000000000904a90_0;
    %store/vec4 v00000000008929e0_0, 0, 32;
    %fork TD_test.mnp.getdst, S_0000000000904380;
    %join;
    %load/vec4  v0000000000892940_0;
    %store/vec4 v0000000000904c70_0, 0, 32;
    %load/vec4 v0000000000904770_0;
    %store/vec4 v00000000009053f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000009053f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.28, 8;
    %load/vec4 v0000000000904c70_0;
    %pad/u 33;
    %load/vec4 v00000000009053f0_0;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_2.29, 8;
T_2.28 ; End of true expr.
    %load/vec4 v0000000000904c70_0;
    %pad/u 33;
    %load/vec4 v00000000009053f0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_2.29, 8;
 ; End of false expr.
    %blend;
T_2.29;
    %store/vec4 v0000000000905530_0, 0, 33;
    %vpi_call 5 213 "$display", "SHF %d", v00000000009053f0_0 {0 0 0};
    %jmp T_2.21;
T_2.16 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000822760;
    %join;
    %load/vec4 v0000000000904a90_0;
    %store/vec4 v0000000000905210_0, 0, 32;
    %fork TD_test.mnp.getsrc, S_0000000000904500;
    %join;
    %load/vec4  v0000000000892b20_0;
    %store/vec4 v0000000000904770_0, 0, 32;
    %load/vec4 v0000000000904a90_0;
    %store/vec4 v00000000008929e0_0, 0, 32;
    %fork TD_test.mnp.getdst, S_0000000000904380;
    %join;
    %load/vec4  v0000000000892940_0;
    %store/vec4 v0000000000904c70_0, 0, 32;
    %load/vec4 v0000000000904770_0;
    %store/vec4 v00000000009053f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000009053f0_0;
    %cmp/s;
    %jmp/0xz  T_2.30, 5;
    %load/vec4 v0000000000904c70_0;
    %load/vec4 v0000000000904c70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000009053f0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000000000904db0_0, 0, 64;
    %load/vec4 v0000000000904db0_0;
    %parti/s 32, 0, 2;
    %pad/u 33;
    %store/vec4 v0000000000905530_0, 0, 33;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0000000000904c70_0;
    %load/vec4 v0000000000904c70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000009053f0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000000000904db0_0, 0, 64;
    %load/vec4 v0000000000904db0_0;
    %parti/s 32, 32, 7;
    %pad/u 33;
    %store/vec4 v0000000000905530_0, 0, 33;
T_2.31 ;
    %vpi_call 5 229 "$display", "ROT %d", v00000000009053f0_0 {0 0 0};
    %jmp T_2.21;
T_2.17 ;
    %fork TD_test.mnp.clearcondcode, S_0000000000822760;
    %join;
    %load/vec4 v0000000000904a90_0;
    %store/vec4 v0000000000905210_0, 0, 32;
    %fork TD_test.mnp.getsrc, S_0000000000904500;
    %join;
    %load/vec4  v0000000000892b20_0;
    %store/vec4 v0000000000904770_0, 0, 32;
    %load/vec4 v0000000000904a90_0;
    %store/vec4 v00000000008929e0_0, 0, 32;
    %fork TD_test.mnp.getdst, S_0000000000904380;
    %join;
    %load/vec4  v0000000000892940_0;
    %store/vec4 v0000000000904c70_0, 0, 32;
    %load/vec4 v0000000000904c70_0;
    %pad/u 33;
    %load/vec4 v0000000000904770_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000905530_0, 0, 33;
    %vpi_call 5 237 "$display", "SUB" {0 0 0};
    %jmp T_2.21;
T_2.18 ;
    %vpi_call 5 241 "$display", "OR" {0 0 0};
    %fork TD_test.mnp.clearcondcode, S_0000000000822760;
    %join;
    %load/vec4 v0000000000904a90_0;
    %store/vec4 v0000000000905210_0, 0, 32;
    %fork TD_test.mnp.getsrc, S_0000000000904500;
    %join;
    %load/vec4  v0000000000892b20_0;
    %store/vec4 v0000000000904770_0, 0, 32;
    %load/vec4 v0000000000904a90_0;
    %store/vec4 v00000000008929e0_0, 0, 32;
    %fork TD_test.mnp.getdst, S_0000000000904380;
    %join;
    %load/vec4  v0000000000892940_0;
    %store/vec4 v0000000000904c70_0, 0, 32;
    %load/vec4 v0000000000904c70_0;
    %pad/u 33;
    %load/vec4 v0000000000904770_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000905530_0, 0, 33;
    %jmp T_2.21;
T_2.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000905a30_0, 0, 1;
    %jmp T_2.21;
T_2.21 ;
    %pop/vec4 1;
    %end;
S_0000000000904200 .scope task, "fetch" "fetch" 5 144, 5 144 0, S_00000000008845f0;
 .timescale -9 -11;
TD_test.mnp.fetch ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000905350_0, 0, 1;
    %load/vec4 v0000000000905d50_0;
    %store/vec4 v0000000000904a90_0, 0, 32;
    %end;
S_0000000000904380 .scope function, "getdst" "getdst" 5 101, 5 101 0, S_00000000008845f0;
 .timescale -9 -11;
v0000000000892940_0 .var "getdst", 31 0;
v00000000008929e0_0 .var "in", 31 0;
TD_test.mnp.getdst ;
    %load/vec4 v0000000000904a90_0;
    %parti/s 1, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.32, 4;
    %load/vec4 v0000000000904a90_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000000000904b30, 4;
    %store/vec4 v0000000000892940_0, 0, 32;
T_4.32 ;
    %end;
S_0000000000904500 .scope function, "getsrc" "getsrc" 5 91, 5 91 0, S_00000000008845f0;
 .timescale -9 -11;
v0000000000892b20_0 .var "getsrc", 31 0;
v0000000000905210_0 .var "in", 31 0;
TD_test.mnp.getsrc ;
    %load/vec4 v0000000000904a90_0;
    %parti/s 1, 27, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.34, 4;
    %load/vec4 v0000000000904a90_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v0000000000904b30, 4;
    %store/vec4 v0000000000892b20_0, 0, 32;
    %jmp T_5.35;
T_5.34 ;
    %load/vec4 v0000000000904a90_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %store/vec4 v0000000000892b20_0, 0, 32;
T_5.35 ;
    %end;
S_0000000000906690 .scope task, "setcondcode" "setcondcode" 5 132, 5 132 0, S_00000000008845f0;
 .timescale -9 -11;
v0000000000905710_0 .var "res", 32 0;
TD_test.mnp.setcondcode ;
    %load/vec4 v0000000000905710_0;
    %parti/s 1, 32, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000905490_0, 4, 1;
    %load/vec4 v0000000000905710_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000905490_0, 4, 1;
    %load/vec4 v0000000000905710_0;
    %xor/r;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000905490_0, 4, 1;
    %load/vec4 v0000000000905710_0;
    %or/r;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000905490_0, 4, 1;
    %load/vec4 v0000000000905710_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000905490_0, 4, 1;
    %end;
S_0000000000906810 .scope task, "write_result" "write_result" 5 259, 5 259 0, S_00000000008845f0;
 .timescale -9 -11;
TD_test.mnp.write_result ;
    %pushi/vec4 4, 0, 4;
    %load/vec4 v0000000000904a90_0;
    %parti/s 4, 28, 6;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000000000904a90_0;
    %parti/s 4, 28, 6;
    %cmpi/u 11, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.36, 8;
    %load/vec4 v0000000000904a90_0;
    %parti/s 1, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.38, 4;
    %load/vec4 v0000000000905530_0;
    %pad/u 32;
    %load/vec4 v0000000000904a90_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0000000000904b30, 4, 0;
    %jmp T_7.39;
T_7.38 ;
    %vpi_call 5 266 "$display", "error!!" {0 0 0};
T_7.39 ;
    %load/vec4 v0000000000905530_0;
    %store/vec4 v0000000000905710_0, 0, 33;
    %fork TD_test.mnp.setcondcode, S_0000000000906690;
    %join;
    %jmp T_7.37;
T_7.36 ;
    %load/vec4 v0000000000904a90_0;
    %parti/s 4, 28, 6;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_7.40, 4;
    %load/vec4 v0000000000904a90_0;
    %parti/s 1, 27, 6;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.42, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000904810_0, 0, 1;
    %load/vec4 v0000000000904a90_0;
    %parti/s 12, 12, 5;
    %store/vec4 v0000000000904950_0, 0, 12;
    %load/vec4 v00000000009052b0_0;
    %pad/u 33;
    %store/vec4 v0000000000905530_0, 0, 33;
T_7.42 ;
    %load/vec4 v0000000000904a90_0;
    %parti/s 1, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.44, 4;
    %load/vec4 v0000000000905530_0;
    %pad/u 32;
    %load/vec4 v0000000000904a90_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0000000000904b30, 4, 0;
    %jmp T_7.45;
T_7.44 ;
    %vpi_call 5 280 "$display", "error!!" {0 0 0};
T_7.45 ;
    %load/vec4 v0000000000905530_0;
    %store/vec4 v0000000000905710_0, 0, 33;
    %fork TD_test.mnp.setcondcode, S_0000000000906690;
    %join;
    %jmp T_7.41;
T_7.40 ;
    %load/vec4 v0000000000904a90_0;
    %parti/s 4, 28, 6;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_7.46, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000904810_0, 0, 1;
    %load/vec4 v0000000000904a90_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0000000000904950_0, 0, 12;
    %load/vec4 v0000000000905530_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000000000905df0_0, 0, 32;
    %load/vec4 v0000000000905530_0;
    %store/vec4 v0000000000905710_0, 0, 33;
    %fork TD_test.mnp.setcondcode, S_0000000000906690;
    %join;
T_7.46 ;
T_7.41 ;
T_7.37 ;
    %load/vec4 v0000000000904a90_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.48, 8;
    %load/vec4 v0000000000904d10_0;
    %addi 1, 0, 12;
    %store/vec4 v00000000009057b0_0, 0, 12;
T_7.48 ;
    %end;
    .scope S_00000000008845f0;
T_8 ;
    %wait E_00000000008b46b0;
    %vpi_call 5 298 "$display", "%d %d %b %h", $time, v00000000009057b0_0, &A<v0000000000904b30, 0>, &A<v0000000000904b30, 1> {0 0 0};
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000008845f0;
T_9 ;
    %wait E_00000000008b4270;
    %load/vec4 v0000000000905e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000000000905c10_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000904d10_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v00000000009062f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000904bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000009057b0_0;
    %assign/vec4 v0000000000904d10_0, 0;
    %load/vec4 v0000000000905530_0;
    %assign/vec4 v00000000009062f0_0, 0;
    %load/vec4 v0000000000906110_0;
    %assign/vec4 v0000000000905c10_0, 0;
    %load/vec4 v0000000000905490_0;
    %assign/vec4 v0000000000904bd0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000904b30, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000905670, 0, 4;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000008845f0;
T_10 ;
    %wait E_00000000008b5030;
    %load/vec4 v0000000000904d10_0;
    %store/vec4 v00000000009057b0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000905a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000905350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000904810_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000000904950_0, 0, 12;
    %load/vec4 v00000000009057b0_0;
    %store/vec4 v0000000000906250_0, 0, 12;
    %load/vec4 v0000000000905d50_0;
    %store/vec4 v0000000000904a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000905df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000904770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000904c70_0, 0, 32;
    %load/vec4 v00000000009062f0_0;
    %store/vec4 v0000000000905530_0, 0, 33;
    %load/vec4 v0000000000904bd0_0;
    %store/vec4 v0000000000905490_0, 0, 5;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000000904db0_0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000000905670, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000904b30, 4, 0;
    %load/vec4 v0000000000905c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000906110_0, 0, 2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000000009057b0_0, 0, 12;
    %jmp T_10.4;
T_10.0 ;
    %fork TD_test.mnp.fetch, S_0000000000904200;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000906110_0, 0, 2;
    %jmp T_10.4;
T_10.1 ;
    %fork TD_test.mnp.execute, S_00000000008228e0;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000906110_0, 0, 2;
    %jmp T_10.4;
T_10.2 ;
    %fork TD_test.mnp.write_result, S_0000000000906810;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000906110_0, 0, 2;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000088b990;
T_11 ;
    %wait E_00000000008b4270;
    %load/vec4 v0000000000892da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 3 14 "$readmemb", "data.txt", v0000000000892260 {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000000892a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000000008923a0_0;
    %load/vec4 v0000000000892620_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0000000000892260, 4, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000000000892620_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000000000892260, 4;
    %store/vec4 v00000000008926c0_0, 0, 32;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000088bbc0;
T_12 ;
    %wait E_00000000008b4270;
    %load/vec4 v0000000000892800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 4 14 "$readmemb", "risc.prog", v0000000000892e40 {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000008924e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000000000892120_0;
    %load/vec4 v0000000000892080_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0000000000892e40, 4, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000000000892080_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000000000892e40, 4;
    %store/vec4 v0000000000892440_0, 0, 32;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000858800;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009061b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000906390_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000906390_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0000000000858800;
T_14 ;
    %delay 500, 0;
    %load/vec4 v00000000009061b0_0;
    %inv;
    %store/vec4 v00000000009061b0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000000858800;
T_15 ;
    %wait E_00000000008b4770;
    %load/vec4 v00000000009049f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %vpi_call 2 50 "$display", "halt" {0 0 0};
    %vpi_call 2 51 "$finish" {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000858800;
T_16 ;
    %vpi_call 2 63 "$dumpfile", "np.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    "./memory.v";
    "./inMemory.v";
    "./np_second_generation.v";
