// Seed: 4121503409
module module_0 (
    output tri   id_0,
    output tri1  id_1,
    input  wand  id_2,
    input  uwire id_3,
    input  wire  id_4,
    output tri   id_5
);
  wire id_7;
  tri0 id_8;
  logic [1 : -1] id_9;
  ;
  logic id_10;
  assign module_1.id_1 = 0;
  assign id_8 = 1;
  wire id_11 = id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    output wor  id_2,
    input  wand id_3,
    input  wor  id_4
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_1,
      id_1,
      id_2
  );
endmodule
