{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 10:18:56 2015 " "Info: Processing started: Mon Oct 26 10:18:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "UART_TX:U2\|divider:U1\|Clk_out " "Info: Detected ripple clock \"UART_TX:U2\|divider:U1\|Clk_out\" as buffer" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TX:U2\|divider:U1\|Clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register UART_TX:U2\|state.idle register UART_TX:U2\|shift_reg\[1\] 296.56 MHz 3.372 ns Internal " "Info: Clock \"clk\" has Internal fmax of 296.56 MHz between source register \"UART_TX:U2\|state.idle\" and destination register \"UART_TX:U2\|shift_reg\[1\]\" (period= 3.372 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.993 ns + Longest register register " "Info: + Longest register to register delay is 0.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_TX:U2\|state.idle 1 REG LCFF_X38_Y5_N23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y5_N23; Fanout = 16; REG Node = 'UART_TX:U2\|state.idle'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TX:U2|state.idle } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.746 ns) 0.993 ns UART_TX:U2\|shift_reg\[1\] 2 REG LCFF_X38_Y5_N1 1 " "Info: 2: + IC(0.247 ns) + CELL(0.746 ns) = 0.993 ns; Loc. = LCFF_X38_Y5_N1; Fanout = 1; REG Node = 'UART_TX:U2\|shift_reg\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { UART_TX:U2|state.idle UART_TX:U2|shift_reg[1] } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 75.13 % ) " "Info: Total cell delay = 0.746 ns ( 75.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.247 ns ( 24.87 % ) " "Info: Total interconnect delay = 0.247 ns ( 24.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { UART_TX:U2|state.idle UART_TX:U2|shift_reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.993 ns" { UART_TX:U2|state.idle {} UART_TX:U2|shift_reg[1] {} } { 0.000ns 0.247ns } { 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.195 ns - Smallest " "Info: - Smallest clock skew is -2.195 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns UART_TX:U2\|shift_reg\[1\] 3 REG LCFF_X38_Y5_N1 1 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X38_Y5_N1; Fanout = 1; REG Node = 'UART_TX:U2\|shift_reg\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl UART_TX:U2|shift_reg[1] } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl UART_TX:U2|shift_reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} UART_TX:U2|shift_reg[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.685 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.712 ns) 2.411 ns UART_TX:U2\|divider:U1\|Clk_out 2 REG LCFF_X1_Y14_N19 3 " "Info: 2: + IC(0.845 ns) + CELL(0.712 ns) = 2.411 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.000 ns) 3.403 ns UART_TX:U2\|divider:U1\|Clk_out~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(0.992 ns) + CELL(0.000 ns) = 3.403 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'UART_TX:U2\|divider:U1\|Clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 4.685 ns UART_TX:U2\|state.idle 4 REG LCFF_X38_Y5_N23 16 " "Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 4.685 ns; Loc. = LCFF_X38_Y5_N23; Fanout = 16; REG Node = 'UART_TX:U2\|state.idle'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|state.idle } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 46.62 % ) " "Info: Total cell delay = 2.184 ns ( 46.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.501 ns ( 53.38 % ) " "Info: Total interconnect delay = 2.501 ns ( 53.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.685 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|state.idle } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.685 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|state.idle {} } { 0.000ns 0.000ns 0.845ns 0.992ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl UART_TX:U2|shift_reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} UART_TX:U2|shift_reg[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.685 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|state.idle } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.685 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|state.idle {} } { 0.000ns 0.000ns 0.845ns 0.992ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 72 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { UART_TX:U2|state.idle UART_TX:U2|shift_reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.993 ns" { UART_TX:U2|state.idle {} UART_TX:U2|shift_reg[1] {} } { 0.000ns 0.247ns } { 0.000ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl UART_TX:U2|shift_reg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} UART_TX:U2|shift_reg[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.685 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|state.idle } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.685 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|state.idle {} } { 0.000ns 0.000ns 0.845ns 0.992ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UART_TX:U2\|divider:U1\|Clk_out rst clk 3.341 ns register " "Info: tsu for register \"UART_TX:U2\|divider:U1\|Clk_out\" (data pin = \"rst\", clock pin = \"clk\") is 3.341 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.568 ns + Longest pin register " "Info: + Longest pin to register delay is 5.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns rst 1 PIN PIN_E14 13 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E14; Fanout = 13; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.314 ns) + CELL(0.272 ns) 5.413 ns UART_TX:U2\|divider:U1\|Clk_out~0 2 COMB LCCOMB_X1_Y14_N18 1 " "Info: 2: + IC(4.314 ns) + CELL(0.272 ns) = 5.413 ns; Loc. = LCCOMB_X1_Y14_N18; Fanout = 1; COMB Node = 'UART_TX:U2\|divider:U1\|Clk_out~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.586 ns" { rst UART_TX:U2|divider:U1|Clk_out~0 } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.568 ns UART_TX:U2\|divider:U1\|Clk_out 3 REG LCFF_X1_Y14_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.568 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UART_TX:U2|divider:U1|Clk_out~0 UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 22.52 % ) " "Info: Total cell delay = 1.254 ns ( 22.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.314 ns ( 77.48 % ) " "Info: Total interconnect delay = 4.314 ns ( 77.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { rst UART_TX:U2|divider:U1|Clk_out~0 UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { rst {} rst~combout {} UART_TX:U2|divider:U1|Clk_out~0 {} UART_TX:U2|divider:U1|Clk_out {} } { 0.000ns 0.000ns 4.314ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.317 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.618 ns) 2.317 ns UART_TX:U2\|divider:U1\|Clk_out 2 REG LCFF_X1_Y14_N19 3 " "Info: 2: + IC(0.845 ns) + CELL(0.618 ns) = 2.317 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 63.53 % ) " "Info: Total cell delay = 1.472 ns ( 63.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 36.47 % ) " "Info: Total interconnect delay = 0.845 ns ( 36.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.317 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} } { 0.000ns 0.000ns 0.845ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { rst UART_TX:U2|divider:U1|Clk_out~0 UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { rst {} rst~combout {} UART_TX:U2|divider:U1|Clk_out~0 {} UART_TX:U2|divider:U1|Clk_out {} } { 0.000ns 0.000ns 4.314ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.317 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} } { 0.000ns 0.000ns 0.845ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk tdf UART_TX:U2\|tdf 7.554 ns register " "Info: tco from clock \"clk\" to destination pin \"tdf\" through register \"UART_TX:U2\|tdf\" is 7.554 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.685 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.712 ns) 2.411 ns UART_TX:U2\|divider:U1\|Clk_out 2 REG LCFF_X1_Y14_N19 3 " "Info: 2: + IC(0.845 ns) + CELL(0.712 ns) = 2.411 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.000 ns) 3.403 ns UART_TX:U2\|divider:U1\|Clk_out~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(0.992 ns) + CELL(0.000 ns) = 3.403 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'UART_TX:U2\|divider:U1\|Clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 4.685 ns UART_TX:U2\|tdf 4 REG LCFF_X38_Y5_N11 5 " "Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 4.685 ns; Loc. = LCFF_X38_Y5_N11; Fanout = 5; REG Node = 'UART_TX:U2\|tdf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|tdf } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 46.62 % ) " "Info: Total cell delay = 2.184 ns ( 46.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.501 ns ( 53.38 % ) " "Info: Total interconnect delay = 2.501 ns ( 53.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.685 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|tdf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.685 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|tdf {} } { 0.000ns 0.000ns 0.845ns 0.992ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.775 ns + Longest register pin " "Info: + Longest register to pin delay is 2.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_TX:U2\|tdf 1 REG LCFF_X38_Y5_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y5_N11; Fanout = 5; REG Node = 'UART_TX:U2\|tdf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TX:U2|tdf } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(1.982 ns) 2.775 ns tdf 2 PIN PIN_AA4 0 " "Info: 2: + IC(0.793 ns) + CELL(1.982 ns) = 2.775 ns; Loc. = PIN_AA4; Fanout = 0; PIN Node = 'tdf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { UART_TX:U2|tdf tdf } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 71.42 % ) " "Info: Total cell delay = 1.982 ns ( 71.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 28.58 % ) " "Info: Total interconnect delay = 0.793 ns ( 28.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { UART_TX:U2|tdf tdf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { UART_TX:U2|tdf {} tdf {} } { 0.000ns 0.793ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.685 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|tdf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.685 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|tdf {} } { 0.000ns 0.000ns 0.845ns 0.992ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { UART_TX:U2|tdf tdf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { UART_TX:U2|tdf {} tdf {} } { 0.000ns 0.793ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UART_TX:U2\|data_buf\[7\] data\[7\] clk 0.365 ns register " "Info: th for register \"UART_TX:U2\|data_buf\[7\]\" (data pin = \"data\[7\]\", clock pin = \"clk\") is 0.365 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.685 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.712 ns) 2.411 ns UART_TX:U2\|divider:U1\|Clk_out 2 REG LCFF_X1_Y14_N19 3 " "Info: 2: + IC(0.845 ns) + CELL(0.712 ns) = 2.411 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.000 ns) 3.403 ns UART_TX:U2\|divider:U1\|Clk_out~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(0.992 ns) + CELL(0.000 ns) = 3.403 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'UART_TX:U2\|divider:U1\|Clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 4.685 ns UART_TX:U2\|data_buf\[7\] 4 REG LCFF_X39_Y5_N13 1 " "Info: 4: + IC(0.664 ns) + CELL(0.618 ns) = 4.685 ns; Loc. = LCFF_X39_Y5_N13; Fanout = 1; REG Node = 'UART_TX:U2\|data_buf\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[7] } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 46.62 % ) " "Info: Total cell delay = 2.184 ns ( 46.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.501 ns ( 53.38 % ) " "Info: Total interconnect delay = 2.501 ns ( 53.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.685 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.685 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|data_buf[7] {} } { 0.000ns 0.000ns 0.845ns 0.992ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.469 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[7\] 1 PIN PIN_T6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T6; Fanout = 1; PIN Node = 'data\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns data\[7\]~7 2 COMB IOC_X40_Y5_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = IOC_X40_Y5_N2; Fanout = 1; COMB Node = 'data\[7\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { data[7] data[7]~7 } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.451 ns) + CELL(0.053 ns) 4.314 ns UART_TX:U2\|data_buf\[7\]~feeder 3 COMB LCCOMB_X39_Y5_N12 1 " "Info: 3: + IC(3.451 ns) + CELL(0.053 ns) = 4.314 ns; Loc. = LCCOMB_X39_Y5_N12; Fanout = 1; COMB Node = 'UART_TX:U2\|data_buf\[7\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.504 ns" { data[7]~7 UART_TX:U2|data_buf[7]~feeder } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.469 ns UART_TX:U2\|data_buf\[7\] 4 REG LCFF_X39_Y5_N13 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 4.469 ns; Loc. = LCFF_X39_Y5_N13; Fanout = 1; REG Node = 'UART_TX:U2\|data_buf\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UART_TX:U2|data_buf[7]~feeder UART_TX:U2|data_buf[7] } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 22.78 % ) " "Info: Total cell delay = 1.018 ns ( 22.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.451 ns ( 77.22 % ) " "Info: Total interconnect delay = 3.451 ns ( 77.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.469 ns" { data[7] data[7]~7 UART_TX:U2|data_buf[7]~feeder UART_TX:U2|data_buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.469 ns" { data[7] {} data[7]~7 {} UART_TX:U2|data_buf[7]~feeder {} UART_TX:U2|data_buf[7] {} } { 0.000ns 0.000ns 3.451ns 0.000ns } { 0.000ns 0.810ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.685 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.685 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|data_buf[7] {} } { 0.000ns 0.000ns 0.845ns 0.992ns 0.664ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.469 ns" { data[7] data[7]~7 UART_TX:U2|data_buf[7]~feeder UART_TX:U2|data_buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.469 ns" { data[7] {} data[7]~7 {} UART_TX:U2|data_buf[7]~feeder {} UART_TX:U2|data_buf[7] {} } { 0.000ns 0.000ns 3.451ns 0.000ns } { 0.000ns 0.810ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 10:18:56 2015 " "Info: Processing ended: Mon Oct 26 10:18:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
