// Seed: 3898916388
module module_0 (
    output uwire id_0,
    input  tri1  id_1
);
  assign id_0 = -1'h0;
  assign module_1.id_4 = 0;
  logic id_3;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input wand id_2,
    input wand id_3,
    input supply1 id_4,
    output tri1 id_5,
    output logic id_6,
    input uwire id_7,
    output wor id_8
);
  always @(-1) begin : LABEL_0
    id_6 <= 1;
  end
  module_0 modCall_1 (
      id_0,
      id_1
  );
  always disable id_10;
endmodule
module module_2 (
    output tri id_0,
    input wand id_1,
    output logic id_2,
    output wor id_3,
    input tri0 id_4
    , id_17,
    output tri0 id_5,
    output wand id_6,
    output tri1 id_7,
    input wor id_8,
    input wand id_9,
    input tri1 id_10,
    input wand id_11,
    input tri0 id_12,
    input supply0 id_13,
    output tri0 id_14,
    input uwire id_15
);
  assign id_14 = id_4;
  module_0 modCall_1 (
      id_6,
      id_11
  );
  always @(~id_4) id_2 = id_12;
endmodule
