
*** Running vivado
    with args -log red_pitaya_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source red_pitaya_top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source red_pitaya_top.tcl -notrace
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.dll'. Please regenerate to continue.
Command: synth_design -top red_pitaya_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8820 
WARNING: [Synth 8-976] step_MV_sum has already been declared [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:655]
WARNING: [Synth 8-2654] second declaration of step_MV_sum ignored [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:655]
INFO: [Synth 8-994] step_MV_sum is declared here [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:394]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 364.121 ; gain = 82.949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'red_pitaya_top' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:52]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'gpio_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/gpio_if.sv:1]
INFO: [Synth 8-256] done synthesizing module 'gpio_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/gpio_if.sv:1]
INFO: [Synth 8-638] synthesizing module 'sys_bus_stub' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/sys_bus_stub.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_stub' (1#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/sys_bus_stub.sv:7]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (2#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pll' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (3#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pll' (4#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ps' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_ps.sv:28]
INFO: [Synth 8-638] synthesizing module 'axi4_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/axi4_if.sv:1]
INFO: [Synth 8-256] done synthesizing module 'axi4_if' (5#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/axi4_if.sv:1]
INFO: [Synth 8-638] synthesizing module 'axi4_slave' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:49]
WARNING: [Synth 8-6014] Unused sequential element wr_wid_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:144]
INFO: [Synth 8-4471] merging register 'axi\.RVALID_reg' into 'axi\.RLAST_reg' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:155]
WARNING: [Synth 8-6014] Unused sequential element axi\.RVALID_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:155]
INFO: [Synth 8-256] done synthesizing module 'axi4_slave' (6#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:49]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-638] synthesizing module 'system_axi_protocol_converter_0_0' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/realtime/system_axi_protocol_converter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_protocol_converter_0_0' (7#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/realtime/system_axi_protocol_converter_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_0' of module 'system_axi_protocol_converter_0_0' requires 59 connections, but only 57 given [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/hdl/system.v:434]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/realtime/system_proc_sys_reset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_0' (8#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/realtime/system_proc_sys_reset_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset' of module 'system_proc_sys_reset_0' requires 10 connections, but only 7 given [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/hdl/system.v:492]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/realtime/system_processing_system7_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0' (9#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/realtime/system_processing_system7_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7' of module 'system_processing_system7_0' requires 131 connections, but only 126 given [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/hdl/system.v:500]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/realtime/system_xadc_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0' (10#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/realtime/system_xadc_0_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc' of module 'system_xadc_0' requires 42 connections, but only 30 given [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/hdl/system.v:627]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_0' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/realtime/system_xlconstant_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_0' (11#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/realtime/system_xlconstant_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system' (12#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ps' (13#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_ps.sv:28]
INFO: [Synth 8-638] synthesizing module 'sys_bus_interconnect' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/sys_bus_interconnect.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_interconnect' (14#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/sys_bus_interconnect.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:441]
INFO: [Synth 8-638] synthesizing module 'adder' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/adder/synth/adder.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/adder/synth/adder.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'adder' (21#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/adder/synth/adder.vhd:69]
INFO: [Synth 8-638] synthesizing module 'adder2' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/adder2/synth/adder2.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/adder2/synth/adder2.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'adder2' (22#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/adder2/synth/adder2.vhd:69]
INFO: [Synth 8-638] synthesizing module 'divider' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider/synth/divider.vhd:72]
INFO: [Synth 8-3491] module 'div_gen_v5_1_11' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_11' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider/synth/divider.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'divider' (32#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider/synth/divider.vhd:72]
INFO: [Synth 8-638] synthesizing module 'subtractor' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/subtractor/synth/subtractor.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/subtractor/synth/subtractor.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'subtractor' (33#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/subtractor/synth/subtractor.vhd:69]
INFO: [Synth 8-638] synthesizing module 'multiplier' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/multiplier/synth/multiplier.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/multiplier/synth/multiplier.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/multiplier/synth/multiplier.vhd:72]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/multiplier/synth/multiplier.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (38#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/multiplier/synth/multiplier.vhd:69]
INFO: [Synth 8-638] synthesizing module 'divider2' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider2/synth/divider2.vhd:72]
INFO: [Synth 8-3491] module 'div_gen_v5_1_11' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_11' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider2/synth/divider2.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'divider2' (41#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider2/synth/divider2.vhd:72]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_dividend_tdata' does not match port width (32) of module 'divider2' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:592]
INFO: [Synth 8-638] synthesizing module 'subtractor2' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/subtractor2/synth/subtractor2.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/subtractor2/synth/subtractor2.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'subtractor2' (42#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/subtractor2/synth/subtractor2.vhd:69]
INFO: [Synth 8-638] synthesizing module 'multiplier2' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/multiplier2/synth/multiplier2.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/multiplier2/synth/multiplier2.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/multiplier2/synth/multiplier2.vhd:72]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/multiplier2/synth/multiplier2.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'multiplier2' (43#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/multiplier2/synth/multiplier2.vhd:69]
INFO: [Synth 8-638] synthesizing module 'divider3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider3/synth/divider3.vhd:72]
INFO: [Synth 8-3491] module 'div_gen_v5_1_11' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_11' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider3/synth/divider3.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'divider3' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider3/synth/divider3.vhd:72]
INFO: [Synth 8-638] synthesizing module 'adder3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/adder3/synth/adder3.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/adder3/synth/adder3.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'adder3' (45#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/adder3/synth/adder3.vhd:69]
WARNING: [Synth 8-689] width (32) of port connection 'S' does not match port width (64) of module 'adder3' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:631]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:668]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:737]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:777]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:903]
INFO: [Synth 8-638] synthesizing module 'mult_gen_1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/mult_gen_1/synth/mult_gen_1.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/mult_gen_1/synth/mult_gen_1.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/mult_gen_1/synth/mult_gen_1.vhd:71]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/mult_gen_1/synth/mult_gen_1.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_1' (46#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/ip/mult_gen_1/synth/mult_gen_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (47#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
WARNING: [Synth 8-689] width (64) of port connection 's_axis_dividend_tdata' does not match port width (32) of module 'divider2' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1066]
WARNING: [Synth 8-689] width (32) of port connection 'S' does not match port width (64) of module 'adder3' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1105]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_id' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_id.v:24]
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3032]
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (48#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3032]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_id' (49#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_id.v:24]
CRITICAL WARNING: [Synth 8-5972] variable 'test_add' cannot be written by both continuous and procedural assignments [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1174]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (50#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
WARNING: [Synth 8-6014] Unused sequential element pwm_rstn_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:216]
WARNING: [Synth 8-6014] Unused sequential element adc_dat_raw_reg[0] was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:331]
WARNING: [Synth 8-6014] Unused sequential element pre_ladder_index_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:721]
WARNING: [Synth 8-6014] Unused sequential element pio_tt_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:979]
WARNING: [Synth 8-6014] Unused sequential element x_apo_cnt_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-6014] Unused sequential element x_apo_est_r_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1135]
WARNING: [Synth 8-3848] Net dac_pwm_o in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:97]
WARNING: [Synth 8-3848] Net err_signal_shift in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:699]
WARNING: [Synth 8-3848] Net rdata in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:21]
WARNING: [Synth 8-3848] Net ack in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:22]
WARNING: [Synth 8-3848] Net err in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:23]
WARNING: [Synth 8-3848] Net rdata in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:21]
WARNING: [Synth 8-3848] Net ack in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:22]
WARNING: [Synth 8-3848] Net err in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:23]
WARNING: [Synth 8-3848] Net rdata in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:21]
WARNING: [Synth 8-3848] Net ack in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:22]
WARNING: [Synth 8-3848] Net err in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:23]
WARNING: [Synth 8-3848] Net rdata in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:21]
WARNING: [Synth 8-3848] Net ack in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:22]
WARNING: [Synth 8-3848] Net err in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:23]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_top' (51#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:52]
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.clk
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.rstn
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wen
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.ren
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[31]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[30]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[29]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[28]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[27]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[26]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[25]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[24]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[23]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[22]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[21]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[20]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[19]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[18]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[17]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[16]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[15]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[14]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[13]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[12]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[11]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[10]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[9]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[8]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[7]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[6]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[5]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[4]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[3]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[2]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[1]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[0]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[31]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[30]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[29]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[28]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[27]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[26]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[25]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[24]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[23]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[22]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[21]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[20]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[19]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[18]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[17]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[16]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[15]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[14]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[13]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[12]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[11]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[10]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[9]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[8]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[7]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[6]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[5]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[4]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[3]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[2]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[1]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[0]
WARNING: [Synth 8-3331] design red_pitaya_id has unconnected port sys_addr[31]
WARNING: [Synth 8-3331] design red_pitaya_id has unconnected port sys_addr[30]
WARNING: [Synth 8-3331] design red_pitaya_id has unconnected port sys_addr[29]
WARNING: [Synth 8-3331] design red_pitaya_id has unconnected port sys_addr[28]
WARNING: [Synth 8-3331] design red_pitaya_id has unconnected port sys_addr[27]
WARNING: [Synth 8-3331] design red_pitaya_id has unconnected port sys_addr[26]
WARNING: [Synth 8-3331] design red_pitaya_id has unconnected port sys_addr[25]
WARNING: [Synth 8-3331] design red_pitaya_id has unconnected port sys_addr[24]
WARNING: [Synth 8-3331] design red_pitaya_id has unconnected port sys_addr[23]
WARNING: [Synth 8-3331] design red_pitaya_id has unconnected port sys_addr[22]
WARNING: [Synth 8-3331] design red_pitaya_id has unconnected port sys_addr[21]
WARNING: [Synth 8-3331] design red_pitaya_id has unconnected port sys_addr[20]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized2 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized2 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized2 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized2 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized2 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized3 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized3 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized3 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized3 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized3 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized3 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized3 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized3 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized3 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized3 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv__parameterized3 has unconnected port C_IN
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port aclr
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port aset
WARNING: [Synth 8-3331] design c_twos_comp_viv__parameterized1 has unconnected port ainit
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 513.164 ; gain = 231.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ps:gpio\.i[16] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:222]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[31] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[30] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[29] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[28] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[27] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[26] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[25] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[24] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[23] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[22] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[21] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[20] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[19] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[18] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[17] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[16] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[15] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[14] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[13] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[12] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[11] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[10] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[9] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[8] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[7] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[6] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[5] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[4] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[3] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[2] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[1] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.rdata[0] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.ack to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[4]\.err to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[31] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[30] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[29] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[28] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[27] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[26] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[25] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[24] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[23] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[22] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[21] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[20] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[19] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[18] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[17] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[16] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[15] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[14] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[13] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[12] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[11] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[10] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[9] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[8] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[7] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[6] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[5] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[4] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[3] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[2] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[1] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.rdata[0] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.ack to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[3]\.err to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[31] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[30] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[29] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[28] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[27] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[26] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[25] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[24] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[23] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[22] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[21] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[20] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[19] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[18] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[17] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[16] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[15] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[14] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[13] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[12] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[11] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[10] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[9] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[8] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[7] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[6] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[5] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[4] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[3] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[2] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
WARNING: [Synth 8-3295] tying undriven pin sys_bus_interconnect:bus_s[2]\.rdata[1] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:264]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 513.164 ; gain = 231.992
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 24878 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp11/system_axi_protocol_converter_0_0_in_context.xdc] for cell 'ps/system_i/axi_protocol_converter_0'
Finished Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp11/system_axi_protocol_converter_0_0_in_context.xdc] for cell 'ps/system_i/axi_protocol_converter_0'
Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp13/system_proc_sys_reset_0_in_context.xdc] for cell 'ps/system_i/proc_sys_reset'
Finished Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp13/system_proc_sys_reset_0_in_context.xdc] for cell 'ps/system_i/proc_sys_reset'
Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc] for cell 'ps/system_i/processing_system7'
Finished Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc] for cell 'ps/system_i/processing_system7'
Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp17/system_xadc_0_in_context.xdc] for cell 'ps/system_i/xadc'
Finished Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp17/system_xadc_0_in_context.xdc] for cell 'ps/system_i/xadc'
Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp19/system_xlconstant_0_in_context.xdc] for cell 'ps/system_i/xlconstant'
Finished Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp19/system_xlconstant_0_in_context.xdc] for cell 'ps/system_i/xlconstant'
Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:215]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:215]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_1x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
WARNING: [Vivado 12-627] No clocks matched 'ser_clk'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
WARNING: [Vivado 12-627] No clocks matched 'pdm_clk'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
Finished Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/red_pitaya_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2261 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 23 instances
  MULT_AND => LUT2: 2238 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 878.059 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ps/system_i/xadc' at clock pin 's_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/.Xil/Vivado-8112-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 264).
Applied set_property DONT_TOUCH = true for K_post_error. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for K_post_error_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for P_apo_est_shifted_Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for P_apo_est_shifted_Q_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for P_apri_est_1_K. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for P_apri_est_1_K_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for P_apri_est_R. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for P_apri_est_R_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for P_apri_est_R_P_apri_est. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for P_apri_est_R_P_apri_est_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for _1_K. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for _1_K_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/axi_protocol_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/proc_sys_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/processing_system7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/xadc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/xlconstant. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shifted_K_post_error. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shifted_K_post_error_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shifted_P_apo_est. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shifted_P_apo_est_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x_apri_est_shifted_K_post_error. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x_apri_est_shifted_K_post_error_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_measured_x_apri_est. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_measured_x_apri_est_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "digital_loop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mod_H" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mod_L" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mod_freq_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Init_stable_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_err_gain" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_vth" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_vth_1st_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Diff_vth" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "err_polarity" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mod_off" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADC_reg_H_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ladder_1st_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mv_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ladder_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "err_shift_idx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "err_shift_idx_pre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kal_Q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kal_R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kal_Q_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kal_R_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_th_p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_th_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "plot_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dna_cnt_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_id.v:120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:668]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:737]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:495]
WARNING: [Synth 8-3936] Found unconnected internal register 'dac_ladder_out_2_reg' and it is trimmed from '32' to '15' bits. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:357]
INFO: [Synth 8-5544] ROM "step_array" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step_array_idx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step_MV_sum_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "mod" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mod_stat" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element initial_cnt_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:449]
WARNING: [Synth 8-6014] Unused sequential element mv_cnt_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:451]
WARNING: [Synth 8-6014] Unused sequential element ADC_reg_H_sum_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:453]
WARNING: [Synth 8-6014] Unused sequential element test_sum_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:454]
WARNING: [Synth 8-6014] Unused sequential element ADC_reg_L_sum_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:478]
WARNING: [Synth 8-6014] Unused sequential element step_array_idx_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:671]
INFO: [Synth 8-802] inferred FSM for state register 'SM_diff_reg' in module 'red_pitaya_top'
WARNING: [Synth 8-6014] Unused sequential element SM_diff_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:441]
WARNING: [Synth 8-6014] Unused sequential element SM_diff_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:441]
WARNING: [Synth 8-6014] Unused sequential element SM_diff_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:441]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_diff_reg' using encoding 'sequential' in module 'red_pitaya_top'
WARNING: [Synth 8-6014] Unused sequential element SM_diff_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:441]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider2:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_div.del_end_divisor' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[62].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_div.del_end_divisor' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[63].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[35].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[36].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[37].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[49].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].divisor_gen.divisor_dc1.del_divisor_msbs'
INFO: [Synth 8-223] decloning instance 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].divisor_gen.divisor_dc1.del_divisor_msbs' (xbip_pipe_v3_0_3_viv__parameterized19) to 'divider3:/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].divisor_gen.divisor_dc1.del_divisor_msbs'

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |divider              |           2|      7410|
|2     |divider2             |           2|      8108|
|3     |divider3             |           2|     15244|
|4     |red_pitaya_top__GCB0 |           1|     14141|
|5     |red_pitaya_top__GCB1 |           1|     15161|
|6     |red_pitaya_top__GCB2 |           1|     15231|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "digital_loop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mod_H" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mod_L" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_mod_freq_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_err_gain" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_vth" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "err_polarity" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mod_off" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Init_stable_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADC_reg_H_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mv_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ladder_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "err_shift_idx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Diff_vth" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_vth_1st_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "err_shift_idx_pre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ladder_1st_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kal_Q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kal_R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_th_p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_th_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "plot_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kal_Q_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kal_R_2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dna_cnt_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_id.v:120]
INFO: [Synth 8-5545] ROM "mod_stat" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mod" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element initial_cnt_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:449]
WARNING: [Synth 8-6014] Unused sequential element mv_cnt_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:451]
WARNING: [Synth 8-6014] Unused sequential element ADC_reg_H_sum_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:453]
WARNING: [Synth 8-6014] Unused sequential element ADC_reg_L_sum_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:478]
WARNING: [Synth 8-6014] Unused sequential element test_sum_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:454]
WARNING: [Synth 8-6014] Unused sequential element step_array_idx_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:671]
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port daisy_p_o[1] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port daisy_n_o[1] driven by constant 0
INFO: [Synth 8-3886] merging instance 'i_0/ps/axi_slave_gp0/axi\.RRESP_reg[0]' (FDR) to 'i_0/ps/axi_slave_gp0/axi\.BRESP_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ps/axi_slave_gp0/axi\.BRESP_reg[0] )
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][67]) is unused and will be removed from module mult_gen_v12_0_12_viv__1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][66]) is unused and will be removed from module mult_gen_v12_0_12_viv__1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][65]) is unused and will be removed from module mult_gen_v12_0_12_viv__1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][64]) is unused and will be removed from module mult_gen_v12_0_12_viv__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_id/sys_err_reg)
WARNING: [Synth 8-3332] Sequential element (sys_err_reg) is unused and will be removed from module red_pitaya_id.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][35]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][34]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][33]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][67]) is unused and will be removed from module mult_gen_v12_0_12_viv__3.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][66]) is unused and will be removed from module mult_gen_v12_0_12_viv__3.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][65]) is unused and will be removed from module mult_gen_v12_0_12_viv__3.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][64]) is unused and will be removed from module mult_gen_v12_0_12_viv__3.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][67]) is unused and will be removed from module mult_gen_v12_0_12_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][66]) is unused and will be removed from module mult_gen_v12_0_12_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][65]) is unused and will be removed from module mult_gen_v12_0_12_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][64]) is unused and will be removed from module mult_gen_v12_0_12_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][67]) is unused and will be removed from module mult_gen_v12_0_12_viv__2.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][66]) is unused and will be removed from module mult_gen_v12_0_12_viv__2.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][65]) is unused and will be removed from module mult_gen_v12_0_12_viv__2.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][64]) is unused and will be removed from module mult_gen_v12_0_12_viv__2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |divider              |           2|      6545|
|2     |divider2             |           2|      6763|
|3     |divider3             |           2|     14491|
|4     |red_pitaya_top__GCB0 |           1|      9458|
|5     |red_pitaya_top__GCB1 |           1|      9621|
|6     |red_pitaya_top__GCB2 |           1|     11910|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ps/system_i/processing_system7/FCLK_CLK0' to pin 'ps/system_i/processing_system7/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ps/system_i/processing_system7/FCLK_CLK1' to pin 'ps/system_i/processing_system7/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ps/system_i/processing_system7/FCLK_CLK2' to pin 'ps/system_i/processing_system7/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ps/system_i/processing_system7/FCLK_CLK3' to pin 'ps/system_i/processing_system7/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |divider              |           2|      6545|
|2     |divider2             |           2|      6763|
|3     |divider3             |           2|     14491|
|4     |red_pitaya_top__GCB0 |           1|      9458|
|5     |red_pitaya_top__GCB1 |           1|      9621|
|6     |red_pitaya_top__GCB2 |           1|     11910|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |system_axi_protocol_converter_0_0 |         1|
|2     |system_proc_sys_reset_0           |         1|
|3     |system_processing_system7_0       |         1|
|4     |system_xadc_0                     |         1|
|5     |system_xlconstant_0               |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |system_axi_protocol_converter_0_0 |     1|
|2     |system_proc_sys_reset_0           |     1|
|3     |system_processing_system7_0       |     1|
|4     |system_xadc_0                     |     1|
|5     |system_xlconstant_0               |     1|
|6     |BUFG                              |    10|
|7     |CARRY4                            |  1173|
|8     |DNA_PORT                          |     1|
|9     |LUT1                              |   839|
|10    |LUT2                              |  4891|
|11    |LUT3                              |  8708|
|12    |LUT4                              |  3041|
|13    |LUT5                              |   804|
|14    |LUT6                              |  1000|
|15    |MULT_AND                          |  2233|
|16    |MUXCY                             | 11258|
|17    |MUXF7                             |   358|
|18    |MUXF8                             |    98|
|19    |ODDR                              |    18|
|20    |PLLE2_ADV                         |     1|
|21    |RAM256X1S                         |    30|
|22    |SRL16E                            |    14|
|23    |XORCY                             | 11339|
|24    |FDCE                              |   102|
|25    |FDPE                              |    26|
|26    |FDRE                              | 15872|
|27    |FDSE                              |    76|
|28    |IBUF                              |    24|
|29    |IBUFDS                            |     1|
|30    |IOBUF                             |    23|
|31    |OBUF                              |    24|
|32    |OBUFT                             |     6|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 881.063 ; gain = 599.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 881.063 ; gain = 231.992
Synthesis Optimization Complete : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 881.063 ; gain = 599.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5351 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3065 instances
  IOBUF => IOBUF (IBUF, OBUFT): 23 instances
  MULT_AND => LUT2: 2233 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 30 instances

305 Infos, 290 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:36 ; elapsed = 00:02:41 . Memory (MB): peak = 992.668 ; gain = 720.266
INFO: [Common 17-1381] The checkpoint 'C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman3/project_tt.runs/synth_1/red_pitaya_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 992.668 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 992.668 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 21 15:40:40 2020...
