m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/opt/intelFPGA_pro/18.1/modelsim_ase/bin
vled_blink
Z0 !s110 1654447091
!i10b 1
!s100 <d]Kj]52]a^RMJ[X[D3mR0
ICcjJSWRLBHiWTKRlhFMZV2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/mnt/Documents/Projects/verilog/led_blink
w1654442024
8/mnt/Documents/Projects/verilog/v_led_blink.v
F/mnt/Documents/Projects/verilog/v_led_blink.v
L0 1
Z3 OV;L;10.6d;65
r1
!s85 0
31
Z4 !s108 1654447090.000000
!s107 /mnt/Documents/Projects/verilog/v_led_blink.v|/mnt/Documents/Projects/verilog/tb_v_led_blink.v|
Z5 !s90 -reportprogress|300|-work|work|-stats=none|/mnt/Documents/Projects/verilog/tb_v_led_blink.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vtb_led_blink
R0
!i10b 1
!s100 OQ[A1<VzNUmE_BWL?<P9T2
Id2RzB8RkIbMKznaSWi5Mz3
R1
R2
w1654447075
8/mnt/Documents/Projects/verilog/tb_v_led_blink.v
F/mnt/Documents/Projects/verilog/tb_v_led_blink.v
L0 4
R3
r1
!s85 0
31
R4
Z8 !s107 /mnt/Documents/Projects/verilog/v_led_blink.v|/mnt/Documents/Projects/verilog/tb_v_led_blink.v|
R5
!i113 1
R6
R7
