<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): CSU Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">CSU Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__CSU__Peripheral__Access__Layer.html">CSU Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for CSU Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__CSU__Register__Masks.png" border="0" usemap="#agroup____CSU____Register____Masks" alt=""/></div>
<map name="agroup____CSU____Register____Masks" id="agroup____CSU____Register____Masks">
<area shape="rect" href="group__CSU__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,173,45"/>
<area shape="rect" title=" " alt="" coords="221,13,375,38"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0050be7561a56a4da17db9d96394e427"><td class="memItemLeft" align="right" valign="top"><a id="ga0050be7561a56a4da17db9d96394e427"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_COUNT</b>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga0050be7561a56a4da17db9d96394e427"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CSL - Config security level register</h2></td></tr>
<tr class="memitem:gac8e15d7a286a4c6a354a576502122e19"><td class="memItemLeft" align="right" valign="top"><a id="gac8e15d7a286a4c6a354a576502122e19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SUR_S2_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gac8e15d7a286a4c6a354a576502122e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac32654bd30ed2907cb170f6bb5abcfce"><td class="memItemLeft" align="right" valign="top"><a id="gac32654bd30ed2907cb170f6bb5abcfce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SUR_S2_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac32654bd30ed2907cb170f6bb5abcfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16572d2b4b4bd9f4cee03ea15263629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gad16572d2b4b4bd9f4cee03ea15263629">CSU_CSL_SUR_S2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SUR_S2_SHIFT)) &amp; CSU_CSL_SUR_S2_MASK)</td></tr>
<tr class="separator:gad16572d2b4b4bd9f4cee03ea15263629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bb52b6b13dd77770e4769b28e6b738"><td class="memItemLeft" align="right" valign="top"><a id="ga15bb52b6b13dd77770e4769b28e6b738"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SSR_S2_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga15bb52b6b13dd77770e4769b28e6b738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906a4e9fb9b58853be3bc07b0b5a5d1b"><td class="memItemLeft" align="right" valign="top"><a id="ga906a4e9fb9b58853be3bc07b0b5a5d1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SSR_S2_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga906a4e9fb9b58853be3bc07b0b5a5d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e526cb70c50efdd5020b57e039f784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga66e526cb70c50efdd5020b57e039f784">CSU_CSL_SSR_S2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SSR_S2_SHIFT)) &amp; CSU_CSL_SSR_S2_MASK)</td></tr>
<tr class="separator:ga66e526cb70c50efdd5020b57e039f784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0bce6169c67bd172541475e7c99153"><td class="memItemLeft" align="right" valign="top"><a id="ga7e0bce6169c67bd172541475e7c99153"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NUR_S2_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga7e0bce6169c67bd172541475e7c99153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8aded75bfef9b04ecc9ced149289324"><td class="memItemLeft" align="right" valign="top"><a id="gab8aded75bfef9b04ecc9ced149289324"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NUR_S2_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab8aded75bfef9b04ecc9ced149289324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f23df32a895712e2ec5acdcccef4d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga0f23df32a895712e2ec5acdcccef4d7d">CSU_CSL_NUR_S2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NUR_S2_SHIFT)) &amp; CSU_CSL_NUR_S2_MASK)</td></tr>
<tr class="separator:ga0f23df32a895712e2ec5acdcccef4d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbf45d585cda9b20ba88f720bb3e0a43"><td class="memItemLeft" align="right" valign="top"><a id="gafbf45d585cda9b20ba88f720bb3e0a43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NSR_S2_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gafbf45d585cda9b20ba88f720bb3e0a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa4cdf929eeb57a3bb00aef1648f3460"><td class="memItemLeft" align="right" valign="top"><a id="gaaa4cdf929eeb57a3bb00aef1648f3460"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NSR_S2_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaaa4cdf929eeb57a3bb00aef1648f3460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c174a3f0e9ea4e61d2c1e16b8c688d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga3c174a3f0e9ea4e61d2c1e16b8c688d5">CSU_CSL_NSR_S2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NSR_S2_SHIFT)) &amp; CSU_CSL_NSR_S2_MASK)</td></tr>
<tr class="separator:ga3c174a3f0e9ea4e61d2c1e16b8c688d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1559b3e27933cba991aa89d84e71c7c2"><td class="memItemLeft" align="right" valign="top"><a id="ga1559b3e27933cba991aa89d84e71c7c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SUW_S2_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga1559b3e27933cba991aa89d84e71c7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28917831bc41d0094bf0783e31fa900b"><td class="memItemLeft" align="right" valign="top"><a id="ga28917831bc41d0094bf0783e31fa900b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SUW_S2_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga28917831bc41d0094bf0783e31fa900b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09637506b5e6e9f61801ee1210d10b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga09637506b5e6e9f61801ee1210d10b93">CSU_CSL_SUW_S2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SUW_S2_SHIFT)) &amp; CSU_CSL_SUW_S2_MASK)</td></tr>
<tr class="separator:ga09637506b5e6e9f61801ee1210d10b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047540da6e8e788533dc597e8429da0b"><td class="memItemLeft" align="right" valign="top"><a id="ga047540da6e8e788533dc597e8429da0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SSW_S2_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga047540da6e8e788533dc597e8429da0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e3ea6a1c8344bc4ed09d9cbce79330"><td class="memItemLeft" align="right" valign="top"><a id="gaa1e3ea6a1c8344bc4ed09d9cbce79330"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SSW_S2_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa1e3ea6a1c8344bc4ed09d9cbce79330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38bd98a6c5ab3dad2fefd63c0f7e44f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gae38bd98a6c5ab3dad2fefd63c0f7e44f">CSU_CSL_SSW_S2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SSW_S2_SHIFT)) &amp; CSU_CSL_SSW_S2_MASK)</td></tr>
<tr class="separator:gae38bd98a6c5ab3dad2fefd63c0f7e44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560764addcf135df9de98358f35aa4f6"><td class="memItemLeft" align="right" valign="top"><a id="ga560764addcf135df9de98358f35aa4f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NUW_S2_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga560764addcf135df9de98358f35aa4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158b5a63e19a3465bb8f848b3df2f298"><td class="memItemLeft" align="right" valign="top"><a id="ga158b5a63e19a3465bb8f848b3df2f298"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NUW_S2_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga158b5a63e19a3465bb8f848b3df2f298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cdf10649af9639d51f97a3d3a4b3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga11cdf10649af9639d51f97a3d3a4b3d6">CSU_CSL_NUW_S2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NUW_S2_SHIFT)) &amp; CSU_CSL_NUW_S2_MASK)</td></tr>
<tr class="separator:ga11cdf10649af9639d51f97a3d3a4b3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c467015b36604d7df5db76e5ff3ac6"><td class="memItemLeft" align="right" valign="top"><a id="ga76c467015b36604d7df5db76e5ff3ac6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NSW_S2_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga76c467015b36604d7df5db76e5ff3ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9757ad0bd92e7313c7e9946b5e82a0c3"><td class="memItemLeft" align="right" valign="top"><a id="ga9757ad0bd92e7313c7e9946b5e82a0c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NSW_S2_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga9757ad0bd92e7313c7e9946b5e82a0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac091689cbdef073b06315a6510df9827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gac091689cbdef073b06315a6510df9827">CSU_CSL_NSW_S2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NSW_S2_SHIFT)) &amp; CSU_CSL_NSW_S2_MASK)</td></tr>
<tr class="separator:gac091689cbdef073b06315a6510df9827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga775669196244bace9c0262dc20ae52ce"><td class="memItemLeft" align="right" valign="top"><a id="ga775669196244bace9c0262dc20ae52ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_LOCK_S2_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga775669196244bace9c0262dc20ae52ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b41a7e88475f8839b648ad7df262ed"><td class="memItemLeft" align="right" valign="top"><a id="ga75b41a7e88475f8839b648ad7df262ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_LOCK_S2_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga75b41a7e88475f8839b648ad7df262ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4600d648267474c9fdbcad461174bb22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga4600d648267474c9fdbcad461174bb22">CSU_CSL_LOCK_S2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_LOCK_S2_SHIFT)) &amp; CSU_CSL_LOCK_S2_MASK)</td></tr>
<tr class="separator:ga4600d648267474c9fdbcad461174bb22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84304169bce87c812170568ae3338925"><td class="memItemLeft" align="right" valign="top"><a id="ga84304169bce87c812170568ae3338925"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SUR_S1_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga84304169bce87c812170568ae3338925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b48394ba770729bfbd97cb560454f9"><td class="memItemLeft" align="right" valign="top"><a id="ga31b48394ba770729bfbd97cb560454f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SUR_S1_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga31b48394ba770729bfbd97cb560454f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d2ca7976be34d410838c582e8019da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga67d2ca7976be34d410838c582e8019da">CSU_CSL_SUR_S1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SUR_S1_SHIFT)) &amp; CSU_CSL_SUR_S1_MASK)</td></tr>
<tr class="separator:ga67d2ca7976be34d410838c582e8019da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab4da00d48505a42527bf952039f5e8"><td class="memItemLeft" align="right" valign="top"><a id="gafab4da00d48505a42527bf952039f5e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SSR_S1_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gafab4da00d48505a42527bf952039f5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233d04b29277b534ba9d9a4f2f99667f"><td class="memItemLeft" align="right" valign="top"><a id="ga233d04b29277b534ba9d9a4f2f99667f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SSR_S1_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga233d04b29277b534ba9d9a4f2f99667f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad838347e5143439425cf4c9586cd9021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gad838347e5143439425cf4c9586cd9021">CSU_CSL_SSR_S1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SSR_S1_SHIFT)) &amp; CSU_CSL_SSR_S1_MASK)</td></tr>
<tr class="separator:gad838347e5143439425cf4c9586cd9021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21570dd7fd2d07a87fe65ba14722de0"><td class="memItemLeft" align="right" valign="top"><a id="gad21570dd7fd2d07a87fe65ba14722de0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NUR_S1_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:gad21570dd7fd2d07a87fe65ba14722de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a23799bc695cd90a4a5d6f3a4ee4ad"><td class="memItemLeft" align="right" valign="top"><a id="ga73a23799bc695cd90a4a5d6f3a4ee4ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NUR_S1_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga73a23799bc695cd90a4a5d6f3a4ee4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053f41e58ea2cab5b577507e1ef73401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga053f41e58ea2cab5b577507e1ef73401">CSU_CSL_NUR_S1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NUR_S1_SHIFT)) &amp; CSU_CSL_NUR_S1_MASK)</td></tr>
<tr class="separator:ga053f41e58ea2cab5b577507e1ef73401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1151d302ad790bb60c241bf290f87797"><td class="memItemLeft" align="right" valign="top"><a id="ga1151d302ad790bb60c241bf290f87797"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NSR_S1_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga1151d302ad790bb60c241bf290f87797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57edb93c7f98643078a6223fe673a10"><td class="memItemLeft" align="right" valign="top"><a id="gab57edb93c7f98643078a6223fe673a10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NSR_S1_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gab57edb93c7f98643078a6223fe673a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99dfdca4007debe165a1946b61520d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga99dfdca4007debe165a1946b61520d90">CSU_CSL_NSR_S1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NSR_S1_SHIFT)) &amp; CSU_CSL_NSR_S1_MASK)</td></tr>
<tr class="separator:ga99dfdca4007debe165a1946b61520d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9331dc868fc392aa61b7de6e635b46eb"><td class="memItemLeft" align="right" valign="top"><a id="ga9331dc868fc392aa61b7de6e635b46eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SUW_S1_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga9331dc868fc392aa61b7de6e635b46eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f71868dbcbbf0857afa901cd0f0edf"><td class="memItemLeft" align="right" valign="top"><a id="ga40f71868dbcbbf0857afa901cd0f0edf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SUW_S1_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga40f71868dbcbbf0857afa901cd0f0edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacaf56d3a48049ed9b676f365b38c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gaaacaf56d3a48049ed9b676f365b38c23">CSU_CSL_SUW_S1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SUW_S1_SHIFT)) &amp; CSU_CSL_SUW_S1_MASK)</td></tr>
<tr class="separator:gaaacaf56d3a48049ed9b676f365b38c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528f896352b0b2537216d3dad6785bbd"><td class="memItemLeft" align="right" valign="top"><a id="ga528f896352b0b2537216d3dad6785bbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SSW_S1_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga528f896352b0b2537216d3dad6785bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76162af76c30241c27d6d64addbb184c"><td class="memItemLeft" align="right" valign="top"><a id="ga76162af76c30241c27d6d64addbb184c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_SSW_S1_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga76162af76c30241c27d6d64addbb184c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8ca14598c57924b472e88b7b27121b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga5a8ca14598c57924b472e88b7b27121b">CSU_CSL_SSW_S1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SSW_S1_SHIFT)) &amp; CSU_CSL_SSW_S1_MASK)</td></tr>
<tr class="separator:ga5a8ca14598c57924b472e88b7b27121b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10dbc16f37141a79fe54718733bb9218"><td class="memItemLeft" align="right" valign="top"><a id="ga10dbc16f37141a79fe54718733bb9218"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NUW_S1_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga10dbc16f37141a79fe54718733bb9218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dece9454600a1439d40b75ca58cc87f"><td class="memItemLeft" align="right" valign="top"><a id="ga4dece9454600a1439d40b75ca58cc87f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NUW_S1_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga4dece9454600a1439d40b75ca58cc87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e98708780732c221eef9883c14569bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga6e98708780732c221eef9883c14569bf">CSU_CSL_NUW_S1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NUW_S1_SHIFT)) &amp; CSU_CSL_NUW_S1_MASK)</td></tr>
<tr class="separator:ga6e98708780732c221eef9883c14569bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd20add3b1649bd90ab5fb537a5c38a3"><td class="memItemLeft" align="right" valign="top"><a id="gafd20add3b1649bd90ab5fb537a5c38a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NSW_S1_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:gafd20add3b1649bd90ab5fb537a5c38a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0338cd61c28be97725682514ebd007"><td class="memItemLeft" align="right" valign="top"><a id="gacf0338cd61c28be97725682514ebd007"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_NSW_S1_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gacf0338cd61c28be97725682514ebd007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b8ba1cdb2077b5a0570dcd9e725e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gad7b8ba1cdb2077b5a0570dcd9e725e2a">CSU_CSL_NSW_S1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NSW_S1_SHIFT)) &amp; CSU_CSL_NSW_S1_MASK)</td></tr>
<tr class="separator:gad7b8ba1cdb2077b5a0570dcd9e725e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ea8832821425de0eb96d857f7b9179"><td class="memItemLeft" align="right" valign="top"><a id="ga86ea8832821425de0eb96d857f7b9179"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_LOCK_S1_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:ga86ea8832821425de0eb96d857f7b9179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a97ddd08c84546acfe8d226b7b710f"><td class="memItemLeft" align="right" valign="top"><a id="ga52a97ddd08c84546acfe8d226b7b710f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_CSL_LOCK_S1_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga52a97ddd08c84546acfe8d226b7b710f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3577c8469a5d345901ee9724fc27fff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga3577c8469a5d345901ee9724fc27fff1">CSU_CSL_LOCK_S1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_LOCK_S1_SHIFT)) &amp; CSU_CSL_LOCK_S1_MASK)</td></tr>
<tr class="separator:ga3577c8469a5d345901ee9724fc27fff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">HP0 - HP0 register</h2></td></tr>
<tr class="memitem:ga7caf927d924a1a9f5be1e76034a91500"><td class="memItemLeft" align="right" valign="top"><a id="ga7caf927d924a1a9f5be1e76034a91500"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_DMA_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga7caf927d924a1a9f5be1e76034a91500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68da3d481b7e3f9e33756d313197a0c0"><td class="memItemLeft" align="right" valign="top"><a id="ga68da3d481b7e3f9e33756d313197a0c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_DMA_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga68da3d481b7e3f9e33756d313197a0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a1f39e64bf2e6fee8171aa08aaac6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gaf4a1f39e64bf2e6fee8171aa08aaac6a">CSU_HP0_HP_DMA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_DMA_SHIFT)) &amp; CSU_HP0_HP_DMA_MASK)</td></tr>
<tr class="separator:gaf4a1f39e64bf2e6fee8171aa08aaac6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce47c8f8b3c9ae6b6d651f58344069f"><td class="memItemLeft" align="right" valign="top"><a id="ga4ce47c8f8b3c9ae6b6d651f58344069f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_DMA_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga4ce47c8f8b3c9ae6b6d651f58344069f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4d95e9f2a25927fc5174c61dd621bc"><td class="memItemLeft" align="right" valign="top"><a id="ga8f4d95e9f2a25927fc5174c61dd621bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_DMA_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8f4d95e9f2a25927fc5174c61dd621bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f10e59c0b8aef984549143aaaf575ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga3f10e59c0b8aef984549143aaaf575ed">CSU_HP0_L_DMA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_DMA_SHIFT)) &amp; CSU_HP0_L_DMA_MASK)</td></tr>
<tr class="separator:ga3f10e59c0b8aef984549143aaaf575ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b75f052cc7241ee871d273c7840014d"><td class="memItemLeft" align="right" valign="top"><a id="ga4b75f052cc7241ee871d273c7840014d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_LCDIF_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga4b75f052cc7241ee871d273c7840014d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d17ff41da9224670ec668aded41c84"><td class="memItemLeft" align="right" valign="top"><a id="gad9d17ff41da9224670ec668aded41c84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_LCDIF_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gad9d17ff41da9224670ec668aded41c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27796f99a4b5c8f8ec260614dbc10b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga27796f99a4b5c8f8ec260614dbc10b11">CSU_HP0_HP_LCDIF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_LCDIF_SHIFT)) &amp; CSU_HP0_HP_LCDIF_MASK)</td></tr>
<tr class="separator:ga27796f99a4b5c8f8ec260614dbc10b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc1a0de368e37ac09993b4c44c03a4f"><td class="memItemLeft" align="right" valign="top"><a id="gafdc1a0de368e37ac09993b4c44c03a4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_LCDIF_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gafdc1a0de368e37ac09993b4c44c03a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1058ad5354bd04afc3a70cc892a8dc0"><td class="memItemLeft" align="right" valign="top"><a id="gac1058ad5354bd04afc3a70cc892a8dc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_LCDIF_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gac1058ad5354bd04afc3a70cc892a8dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c6da5a8c27c09bf94f52c858448d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga90c6da5a8c27c09bf94f52c858448d19">CSU_HP0_L_LCDIF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_LCDIF_SHIFT)) &amp; CSU_HP0_L_LCDIF_MASK)</td></tr>
<tr class="separator:ga90c6da5a8c27c09bf94f52c858448d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2866dc5a605cc65b28ba7a693d9bde10"><td class="memItemLeft" align="right" valign="top"><a id="ga2866dc5a605cc65b28ba7a693d9bde10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_CSI_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga2866dc5a605cc65b28ba7a693d9bde10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f66f4c55c14b62d4ec436b2ae158d88"><td class="memItemLeft" align="right" valign="top"><a id="ga1f66f4c55c14b62d4ec436b2ae158d88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_CSI_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga1f66f4c55c14b62d4ec436b2ae158d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45250f5733e5773914a5b63351b85d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga45250f5733e5773914a5b63351b85d19">CSU_HP0_HP_CSI</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_CSI_SHIFT)) &amp; CSU_HP0_HP_CSI_MASK)</td></tr>
<tr class="separator:ga45250f5733e5773914a5b63351b85d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5f4f7af90636271a5d31241ecffa7b"><td class="memItemLeft" align="right" valign="top"><a id="ga1b5f4f7af90636271a5d31241ecffa7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_CSI_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga1b5f4f7af90636271a5d31241ecffa7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d03c356d015627ea025722f70ea991d"><td class="memItemLeft" align="right" valign="top"><a id="ga3d03c356d015627ea025722f70ea991d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_CSI_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga3d03c356d015627ea025722f70ea991d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7403dd9947be3e7ab26864fc95fe2340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga7403dd9947be3e7ab26864fc95fe2340">CSU_HP0_L_CSI</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_CSI_SHIFT)) &amp; CSU_HP0_L_CSI_MASK)</td></tr>
<tr class="separator:ga7403dd9947be3e7ab26864fc95fe2340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec630a642b562de806f782ae57f7981"><td class="memItemLeft" align="right" valign="top"><a id="gaeec630a642b562de806f782ae57f7981"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_PXP_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gaeec630a642b562de806f782ae57f7981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a40da9b8e8334252d81b30e7b9320c9"><td class="memItemLeft" align="right" valign="top"><a id="ga0a40da9b8e8334252d81b30e7b9320c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_PXP_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0a40da9b8e8334252d81b30e7b9320c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d802e05e7cd874748fbb7d021e7429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gae3d802e05e7cd874748fbb7d021e7429">CSU_HP0_HP_PXP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_PXP_SHIFT)) &amp; CSU_HP0_HP_PXP_MASK)</td></tr>
<tr class="separator:gae3d802e05e7cd874748fbb7d021e7429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b743a626906a571391beab288e6919a"><td class="memItemLeft" align="right" valign="top"><a id="ga5b743a626906a571391beab288e6919a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_PXP_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga5b743a626906a571391beab288e6919a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af22c16bcd4a744ed306d672c6d1f38"><td class="memItemLeft" align="right" valign="top"><a id="ga0af22c16bcd4a744ed306d672c6d1f38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_PXP_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga0af22c16bcd4a744ed306d672c6d1f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e391eb8d8efd2e5cf7387bf5b1a44b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gaa6e391eb8d8efd2e5cf7387bf5b1a44b">CSU_HP0_L_PXP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_PXP_SHIFT)) &amp; CSU_HP0_L_PXP_MASK)</td></tr>
<tr class="separator:gaa6e391eb8d8efd2e5cf7387bf5b1a44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9374787a3619947366156948a3470a59"><td class="memItemLeft" align="right" valign="top"><a id="ga9374787a3619947366156948a3470a59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_DCP_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga9374787a3619947366156948a3470a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c13dd695b23411b1c69e84e87dab72"><td class="memItemLeft" align="right" valign="top"><a id="gae6c13dd695b23411b1c69e84e87dab72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_DCP_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gae6c13dd695b23411b1c69e84e87dab72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2323d2147cce79be03c8ce4160c1e42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gab2323d2147cce79be03c8ce4160c1e42">CSU_HP0_HP_DCP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_DCP_SHIFT)) &amp; CSU_HP0_HP_DCP_MASK)</td></tr>
<tr class="separator:gab2323d2147cce79be03c8ce4160c1e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77816fc0ed74c8a35d8ad7b98b8e2746"><td class="memItemLeft" align="right" valign="top"><a id="ga77816fc0ed74c8a35d8ad7b98b8e2746"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_DCP_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga77816fc0ed74c8a35d8ad7b98b8e2746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7171dc2da65d15c05b31c54e089668a9"><td class="memItemLeft" align="right" valign="top"><a id="ga7171dc2da65d15c05b31c54e089668a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_DCP_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7171dc2da65d15c05b31c54e089668a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9b94dcb22a792067b0a9a41b7f0a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga5e9b94dcb22a792067b0a9a41b7f0a19">CSU_HP0_L_DCP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_DCP_SHIFT)) &amp; CSU_HP0_L_DCP_MASK)</td></tr>
<tr class="separator:ga5e9b94dcb22a792067b0a9a41b7f0a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace51fc659955986e5091c6669e248b08"><td class="memItemLeft" align="right" valign="top"><a id="gace51fc659955986e5091c6669e248b08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_ENET_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:gace51fc659955986e5091c6669e248b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea06f2920dbf30c93ee017bc5969d99"><td class="memItemLeft" align="right" valign="top"><a id="ga8ea06f2920dbf30c93ee017bc5969d99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_ENET_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8ea06f2920dbf30c93ee017bc5969d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0521a89a6683df2579098e971089d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gad0521a89a6683df2579098e971089d88">CSU_HP0_HP_ENET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_ENET_SHIFT)) &amp; CSU_HP0_HP_ENET_MASK)</td></tr>
<tr class="separator:gad0521a89a6683df2579098e971089d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986cb63c18957919afd17b95494bdc11"><td class="memItemLeft" align="right" valign="top"><a id="ga986cb63c18957919afd17b95494bdc11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_ENET_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga986cb63c18957919afd17b95494bdc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602ff80dea2248d2cd423799631c8d27"><td class="memItemLeft" align="right" valign="top"><a id="ga602ff80dea2248d2cd423799631c8d27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_ENET_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga602ff80dea2248d2cd423799631c8d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa81b3806f39bd3a3a2d21629744a97e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gaa81b3806f39bd3a3a2d21629744a97e4">CSU_HP0_L_ENET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_ENET_SHIFT)) &amp; CSU_HP0_L_ENET_MASK)</td></tr>
<tr class="separator:gaa81b3806f39bd3a3a2d21629744a97e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82c596cc63f57def9fb6a78b09c9226"><td class="memItemLeft" align="right" valign="top"><a id="gaa82c596cc63f57def9fb6a78b09c9226"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_USDHC1_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gaa82c596cc63f57def9fb6a78b09c9226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga039e47c0d914af1cb3aa37949a62e979"><td class="memItemLeft" align="right" valign="top"><a id="ga039e47c0d914af1cb3aa37949a62e979"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_USDHC1_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga039e47c0d914af1cb3aa37949a62e979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a9d8ab37b9d6cc2e96dfee4caaee45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga56a9d8ab37b9d6cc2e96dfee4caaee45">CSU_HP0_HP_USDHC1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_USDHC1_SHIFT)) &amp; CSU_HP0_HP_USDHC1_MASK)</td></tr>
<tr class="separator:ga56a9d8ab37b9d6cc2e96dfee4caaee45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4cc6a01476a2396d1c3c79728c33a16"><td class="memItemLeft" align="right" valign="top"><a id="gac4cc6a01476a2396d1c3c79728c33a16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_USDHC1_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gac4cc6a01476a2396d1c3c79728c33a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ace9385128b6d41d09632a0fd790c1"><td class="memItemLeft" align="right" valign="top"><a id="ga82ace9385128b6d41d09632a0fd790c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_USDHC1_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga82ace9385128b6d41d09632a0fd790c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a496f4cc3c9eb03124463aad029d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga71a496f4cc3c9eb03124463aad029d94">CSU_HP0_L_USDHC1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_USDHC1_SHIFT)) &amp; CSU_HP0_L_USDHC1_MASK)</td></tr>
<tr class="separator:ga71a496f4cc3c9eb03124463aad029d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731cd9cec167b7d14045d2a530720ed1"><td class="memItemLeft" align="right" valign="top"><a id="ga731cd9cec167b7d14045d2a530720ed1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_USDHC2_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga731cd9cec167b7d14045d2a530720ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad987b249bc518c3ca25a387997c4e0ff"><td class="memItemLeft" align="right" valign="top"><a id="gad987b249bc518c3ca25a387997c4e0ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_USDHC2_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gad987b249bc518c3ca25a387997c4e0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc319ac0931e0b19147c0cdf320c35e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga4bc319ac0931e0b19147c0cdf320c35e">CSU_HP0_HP_USDHC2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_USDHC2_SHIFT)) &amp; CSU_HP0_HP_USDHC2_MASK)</td></tr>
<tr class="separator:ga4bc319ac0931e0b19147c0cdf320c35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73527abac0ae90901ba368b7c03df72"><td class="memItemLeft" align="right" valign="top"><a id="gac73527abac0ae90901ba368b7c03df72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_USDHC2_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gac73527abac0ae90901ba368b7c03df72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd01054afc9b364a5423c550d495582"><td class="memItemLeft" align="right" valign="top"><a id="gaabd01054afc9b364a5423c550d495582"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_USDHC2_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaabd01054afc9b364a5423c550d495582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga685f075f3965d764f7a852e3787ead12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga685f075f3965d764f7a852e3787ead12">CSU_HP0_L_USDHC2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_USDHC2_SHIFT)) &amp; CSU_HP0_L_USDHC2_MASK)</td></tr>
<tr class="separator:ga685f075f3965d764f7a852e3787ead12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4615eb82008317d9f2eb97f6691df107"><td class="memItemLeft" align="right" valign="top"><a id="ga4615eb82008317d9f2eb97f6691df107"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_TPSMP_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga4615eb82008317d9f2eb97f6691df107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c82d6156ce0dd6814ae3522864c30a"><td class="memItemLeft" align="right" valign="top"><a id="ga85c82d6156ce0dd6814ae3522864c30a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_TPSMP_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga85c82d6156ce0dd6814ae3522864c30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db5c00fd18eb673f8a77f1ec23a71e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga8db5c00fd18eb673f8a77f1ec23a71e1">CSU_HP0_HP_TPSMP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_TPSMP_SHIFT)) &amp; CSU_HP0_HP_TPSMP_MASK)</td></tr>
<tr class="separator:ga8db5c00fd18eb673f8a77f1ec23a71e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9637cde38c5e1e38b7d075919749f17"><td class="memItemLeft" align="right" valign="top"><a id="gae9637cde38c5e1e38b7d075919749f17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_TPSMP_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:gae9637cde38c5e1e38b7d075919749f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53968938f632607adf36ba7c815ee33"><td class="memItemLeft" align="right" valign="top"><a id="gab53968938f632607adf36ba7c815ee33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_TPSMP_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gab53968938f632607adf36ba7c815ee33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158f721ae1f190dbf3a88c6dfe89809f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga158f721ae1f190dbf3a88c6dfe89809f">CSU_HP0_L_TPSMP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_TPSMP_SHIFT)) &amp; CSU_HP0_L_TPSMP_MASK)</td></tr>
<tr class="separator:ga158f721ae1f190dbf3a88c6dfe89809f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11791d4de09ad092266724e08bcacc05"><td class="memItemLeft" align="right" valign="top"><a id="ga11791d4de09ad092266724e08bcacc05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_USB_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga11791d4de09ad092266724e08bcacc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eee7c4c44ca861b5926b778a490baf9"><td class="memItemLeft" align="right" valign="top"><a id="ga0eee7c4c44ca861b5926b778a490baf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_HP_USB_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga0eee7c4c44ca861b5926b778a490baf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab521eea2fe8e47f1208e5501f798d6a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gab521eea2fe8e47f1208e5501f798d6a3">CSU_HP0_HP_USB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_USB_SHIFT)) &amp; CSU_HP0_HP_USB_MASK)</td></tr>
<tr class="separator:gab521eea2fe8e47f1208e5501f798d6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f5667b2e8473628834d69a5b5c2417"><td class="memItemLeft" align="right" valign="top"><a id="ga75f5667b2e8473628834d69a5b5c2417"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_USB_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga75f5667b2e8473628834d69a5b5c2417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9432935f4ddcf8c8d42eb8d6901a13d6"><td class="memItemLeft" align="right" valign="top"><a id="ga9432935f4ddcf8c8d42eb8d6901a13d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HP0_L_USB_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga9432935f4ddcf8c8d42eb8d6901a13d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a34a3dbd2b64273950fe32e90a7a232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga9a34a3dbd2b64273950fe32e90a7a232">CSU_HP0_L_USB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_USB_SHIFT)) &amp; CSU_HP0_L_USB_MASK)</td></tr>
<tr class="separator:ga9a34a3dbd2b64273950fe32e90a7a232"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SA - Secure access register</h2></td></tr>
<tr class="memitem:ga36175d4b9a5b4ce08711684b66d80945"><td class="memItemLeft" align="right" valign="top"><a id="ga36175d4b9a5b4ce08711684b66d80945"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_DMA_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga36175d4b9a5b4ce08711684b66d80945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383b7e8e9852bfd469a124a2b004047e"><td class="memItemLeft" align="right" valign="top"><a id="ga383b7e8e9852bfd469a124a2b004047e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_DMA_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga383b7e8e9852bfd469a124a2b004047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e708261e9d191884530a2f7d1daf2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga83e708261e9d191884530a2f7d1daf2f">CSU_SA_NSA_DMA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_DMA_SHIFT)) &amp; CSU_SA_NSA_DMA_MASK)</td></tr>
<tr class="separator:ga83e708261e9d191884530a2f7d1daf2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985df3bcac680dd0aed223c77b90ac91"><td class="memItemLeft" align="right" valign="top"><a id="ga985df3bcac680dd0aed223c77b90ac91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_DMA_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga985df3bcac680dd0aed223c77b90ac91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8303a9a1c6dd049bca19e61e8ec8e9f3"><td class="memItemLeft" align="right" valign="top"><a id="ga8303a9a1c6dd049bca19e61e8ec8e9f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_DMA_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8303a9a1c6dd049bca19e61e8ec8e9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde516404c7f6fe484bfdca45462717b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gabde516404c7f6fe484bfdca45462717b">CSU_SA_L_DMA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_DMA_SHIFT)) &amp; CSU_SA_L_DMA_MASK)</td></tr>
<tr class="separator:gabde516404c7f6fe484bfdca45462717b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffd6d777085090a1a16a8c83588d35f"><td class="memItemLeft" align="right" valign="top"><a id="ga9ffd6d777085090a1a16a8c83588d35f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_LCDIF_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga9ffd6d777085090a1a16a8c83588d35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51643fc6b57f74af3e172a2bae5aa7bf"><td class="memItemLeft" align="right" valign="top"><a id="ga51643fc6b57f74af3e172a2bae5aa7bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_LCDIF_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga51643fc6b57f74af3e172a2bae5aa7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24331b0896632ab8f7593b878442244d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga24331b0896632ab8f7593b878442244d">CSU_SA_NSA_LCDIF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_LCDIF_SHIFT)) &amp; CSU_SA_NSA_LCDIF_MASK)</td></tr>
<tr class="separator:ga24331b0896632ab8f7593b878442244d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee101cc0684dffe147a1c7e910d05a5"><td class="memItemLeft" align="right" valign="top"><a id="ga4ee101cc0684dffe147a1c7e910d05a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_LCDIF_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga4ee101cc0684dffe147a1c7e910d05a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac935290fc9e1aaff3261fd80ff3de26b"><td class="memItemLeft" align="right" valign="top"><a id="gac935290fc9e1aaff3261fd80ff3de26b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_LCDIF_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gac935290fc9e1aaff3261fd80ff3de26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9216e6b61382e8f54c44a89cd0fc710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gac9216e6b61382e8f54c44a89cd0fc710">CSU_SA_L_LCDIF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_LCDIF_SHIFT)) &amp; CSU_SA_L_LCDIF_MASK)</td></tr>
<tr class="separator:gac9216e6b61382e8f54c44a89cd0fc710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6007c4bfe8a84efd15fda79829d37f1"><td class="memItemLeft" align="right" valign="top"><a id="gae6007c4bfe8a84efd15fda79829d37f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_CSI_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gae6007c4bfe8a84efd15fda79829d37f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eafc22936384fa4e3c95f4c665b4a83"><td class="memItemLeft" align="right" valign="top"><a id="ga0eafc22936384fa4e3c95f4c665b4a83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_CSI_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga0eafc22936384fa4e3c95f4c665b4a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dcd005656320bd992fe146732ddc0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gab5dcd005656320bd992fe146732ddc0b">CSU_SA_NSA_CSI</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_CSI_SHIFT)) &amp; CSU_SA_NSA_CSI_MASK)</td></tr>
<tr class="separator:gab5dcd005656320bd992fe146732ddc0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c4dd7b5daa64e7b8d52ff98a89919d2"><td class="memItemLeft" align="right" valign="top"><a id="ga8c4dd7b5daa64e7b8d52ff98a89919d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_CSI_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga8c4dd7b5daa64e7b8d52ff98a89919d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa64894904f69605e2890adc7c76c17"><td class="memItemLeft" align="right" valign="top"><a id="gaeaa64894904f69605e2890adc7c76c17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_CSI_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaeaa64894904f69605e2890adc7c76c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225a8b274189343536368918e81d7bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga225a8b274189343536368918e81d7bd3">CSU_SA_L_CSI</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_CSI_SHIFT)) &amp; CSU_SA_L_CSI_MASK)</td></tr>
<tr class="separator:ga225a8b274189343536368918e81d7bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac73767cce2d608ca25c3c4cf2d9fa6"><td class="memItemLeft" align="right" valign="top"><a id="gafac73767cce2d608ca25c3c4cf2d9fa6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_PXP_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gafac73767cce2d608ca25c3c4cf2d9fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621848168b3a122399a0102602657054"><td class="memItemLeft" align="right" valign="top"><a id="ga621848168b3a122399a0102602657054"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_PXP_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga621848168b3a122399a0102602657054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5683a1b147fb3158dc12e3db500115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga7c5683a1b147fb3158dc12e3db500115">CSU_SA_NSA_PXP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_PXP_SHIFT)) &amp; CSU_SA_NSA_PXP_MASK)</td></tr>
<tr class="separator:ga7c5683a1b147fb3158dc12e3db500115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71b60dd11d691aec164ab62280788ef"><td class="memItemLeft" align="right" valign="top"><a id="gaf71b60dd11d691aec164ab62280788ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_PXP_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:gaf71b60dd11d691aec164ab62280788ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35f7ba495f3243b5dbc4a72bc9d3d88"><td class="memItemLeft" align="right" valign="top"><a id="gaa35f7ba495f3243b5dbc4a72bc9d3d88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_PXP_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa35f7ba495f3243b5dbc4a72bc9d3d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512ba7d0d774a90d6a8dd1a368170acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga512ba7d0d774a90d6a8dd1a368170acf">CSU_SA_L_PXP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_PXP_SHIFT)) &amp; CSU_SA_L_PXP_MASK)</td></tr>
<tr class="separator:ga512ba7d0d774a90d6a8dd1a368170acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0be952412dad1dac79ac11dc047233b"><td class="memItemLeft" align="right" valign="top"><a id="gab0be952412dad1dac79ac11dc047233b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_DCP_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gab0be952412dad1dac79ac11dc047233b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca55e7887d8f597ba18c4302f6899a14"><td class="memItemLeft" align="right" valign="top"><a id="gaca55e7887d8f597ba18c4302f6899a14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_DCP_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaca55e7887d8f597ba18c4302f6899a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7c17f09f4af114d6fe84631feefa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gaac7c17f09f4af114d6fe84631feefa9d">CSU_SA_NSA_DCP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_DCP_SHIFT)) &amp; CSU_SA_NSA_DCP_MASK)</td></tr>
<tr class="separator:gaac7c17f09f4af114d6fe84631feefa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666897ce13f790342c2df6fd6975d19a"><td class="memItemLeft" align="right" valign="top"><a id="ga666897ce13f790342c2df6fd6975d19a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_DCP_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga666897ce13f790342c2df6fd6975d19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa757705d08bb75e2c2d761f226455fb0"><td class="memItemLeft" align="right" valign="top"><a id="gaa757705d08bb75e2c2d761f226455fb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_DCP_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaa757705d08bb75e2c2d761f226455fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe099f0cd682a578892031736a9b59b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gabe099f0cd682a578892031736a9b59b7">CSU_SA_L_DCP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_DCP_SHIFT)) &amp; CSU_SA_L_DCP_MASK)</td></tr>
<tr class="separator:gabe099f0cd682a578892031736a9b59b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b1106effdb285eda35b3c884f65f62"><td class="memItemLeft" align="right" valign="top"><a id="ga68b1106effdb285eda35b3c884f65f62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_ENET_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:ga68b1106effdb285eda35b3c884f65f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3556de7e1ef88d6baa673f79c8c14dc3"><td class="memItemLeft" align="right" valign="top"><a id="ga3556de7e1ef88d6baa673f79c8c14dc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_ENET_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga3556de7e1ef88d6baa673f79c8c14dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064ff3395db38ae6fbf958b897895e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga064ff3395db38ae6fbf958b897895e83">CSU_SA_NSA_ENET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_ENET_SHIFT)) &amp; CSU_SA_NSA_ENET_MASK)</td></tr>
<tr class="separator:ga064ff3395db38ae6fbf958b897895e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1b1234350e1a797c98b3928486aae3"><td class="memItemLeft" align="right" valign="top"><a id="ga6c1b1234350e1a797c98b3928486aae3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_ENET_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga6c1b1234350e1a797c98b3928486aae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac331739649a7382ef8845602d7b642c4"><td class="memItemLeft" align="right" valign="top"><a id="gac331739649a7382ef8845602d7b642c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_ENET_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gac331739649a7382ef8845602d7b642c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d529552cbcdc27060603feb23cac52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gaf4d529552cbcdc27060603feb23cac52">CSU_SA_L_ENET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_ENET_SHIFT)) &amp; CSU_SA_L_ENET_MASK)</td></tr>
<tr class="separator:gaf4d529552cbcdc27060603feb23cac52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf239ec16b6c3d135e47ecf895d698ab5"><td class="memItemLeft" align="right" valign="top"><a id="gaf239ec16b6c3d135e47ecf895d698ab5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_USDHC1_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gaf239ec16b6c3d135e47ecf895d698ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec5ecdecc4811638974c388df0a69c69"><td class="memItemLeft" align="right" valign="top"><a id="gaec5ecdecc4811638974c388df0a69c69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_USDHC1_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaec5ecdecc4811638974c388df0a69c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d55fd968ce01fec672d60e513a0e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga43d55fd968ce01fec672d60e513a0e1e">CSU_SA_NSA_USDHC1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_USDHC1_SHIFT)) &amp; CSU_SA_NSA_USDHC1_MASK)</td></tr>
<tr class="separator:ga43d55fd968ce01fec672d60e513a0e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3517b87e68ed17bed1578e20d134c437"><td class="memItemLeft" align="right" valign="top"><a id="ga3517b87e68ed17bed1578e20d134c437"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_USDHC1_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga3517b87e68ed17bed1578e20d134c437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5422813c90562efc70949d9bbb85b1ec"><td class="memItemLeft" align="right" valign="top"><a id="ga5422813c90562efc70949d9bbb85b1ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_USDHC1_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga5422813c90562efc70949d9bbb85b1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ff4a28cfc626401f615c2cd274b984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gaf8ff4a28cfc626401f615c2cd274b984">CSU_SA_L_USDHC1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_USDHC1_SHIFT)) &amp; CSU_SA_L_USDHC1_MASK)</td></tr>
<tr class="separator:gaf8ff4a28cfc626401f615c2cd274b984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81edce168a9ee7cea5830b7862ec5226"><td class="memItemLeft" align="right" valign="top"><a id="ga81edce168a9ee7cea5830b7862ec5226"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_USDHC2_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga81edce168a9ee7cea5830b7862ec5226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6844fa150a89fde424bdee0b4eee2133"><td class="memItemLeft" align="right" valign="top"><a id="ga6844fa150a89fde424bdee0b4eee2133"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_USDHC2_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga6844fa150a89fde424bdee0b4eee2133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558e75051b36d46845370c65eed330cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga558e75051b36d46845370c65eed330cc">CSU_SA_NSA_USDHC2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_USDHC2_SHIFT)) &amp; CSU_SA_NSA_USDHC2_MASK)</td></tr>
<tr class="separator:ga558e75051b36d46845370c65eed330cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a9da64aa98605d526821635ebba945"><td class="memItemLeft" align="right" valign="top"><a id="gae8a9da64aa98605d526821635ebba945"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_USDHC2_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gae8a9da64aa98605d526821635ebba945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f05a90acfdf83cca80638e391c22e49"><td class="memItemLeft" align="right" valign="top"><a id="ga6f05a90acfdf83cca80638e391c22e49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_USDHC2_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga6f05a90acfdf83cca80638e391c22e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga006b86ab7dfd21c328ab67aa13784629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga006b86ab7dfd21c328ab67aa13784629">CSU_SA_L_USDHC2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_USDHC2_SHIFT)) &amp; CSU_SA_L_USDHC2_MASK)</td></tr>
<tr class="separator:ga006b86ab7dfd21c328ab67aa13784629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01aec6f448fdd8a6ea4c55ab5e2ffc9"><td class="memItemLeft" align="right" valign="top"><a id="gaf01aec6f448fdd8a6ea4c55ab5e2ffc9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_TPSMP_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:gaf01aec6f448fdd8a6ea4c55ab5e2ffc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59c7d2283d6350e8f37538cb8f854d1"><td class="memItemLeft" align="right" valign="top"><a id="gaf59c7d2283d6350e8f37538cb8f854d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_TPSMP_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaf59c7d2283d6350e8f37538cb8f854d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c47ca266f29d2f8721bd14a3429b5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga8c47ca266f29d2f8721bd14a3429b5fb">CSU_SA_NSA_TPSMP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_TPSMP_SHIFT)) &amp; CSU_SA_NSA_TPSMP_MASK)</td></tr>
<tr class="separator:ga8c47ca266f29d2f8721bd14a3429b5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ee19c40f623d67c334efdb305406e4"><td class="memItemLeft" align="right" valign="top"><a id="gaf9ee19c40f623d67c334efdb305406e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_TPSMP_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:gaf9ee19c40f623d67c334efdb305406e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea20ac55830b492a5623401d76109c90"><td class="memItemLeft" align="right" valign="top"><a id="gaea20ac55830b492a5623401d76109c90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_TPSMP_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaea20ac55830b492a5623401d76109c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86f996b3403e969b4d17d704008f9e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gaa86f996b3403e969b4d17d704008f9e6">CSU_SA_L_TPSMP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_TPSMP_SHIFT)) &amp; CSU_SA_L_TPSMP_MASK)</td></tr>
<tr class="separator:gaa86f996b3403e969b4d17d704008f9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa4741a46efdefae4ef3d276a671878"><td class="memItemLeft" align="right" valign="top"><a id="gaafa4741a46efdefae4ef3d276a671878"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_USB_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:gaafa4741a46efdefae4ef3d276a671878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401c181554495fccb628f16c426718e3"><td class="memItemLeft" align="right" valign="top"><a id="ga401c181554495fccb628f16c426718e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_NSA_USB_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga401c181554495fccb628f16c426718e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee42065011639b0f8d489a7c631aa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gafee42065011639b0f8d489a7c631aa07">CSU_SA_NSA_USB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_USB_SHIFT)) &amp; CSU_SA_NSA_USB_MASK)</td></tr>
<tr class="separator:gafee42065011639b0f8d489a7c631aa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb52b82179a1b2a24ebdf8c92e2c5ab"><td class="memItemLeft" align="right" valign="top"><a id="gafbb52b82179a1b2a24ebdf8c92e2c5ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_USB_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:gafbb52b82179a1b2a24ebdf8c92e2c5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78fb9c96122ddbe546dc6fbfa5771ef3"><td class="memItemLeft" align="right" valign="top"><a id="ga78fb9c96122ddbe546dc6fbfa5771ef3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_SA_L_USB_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga78fb9c96122ddbe546dc6fbfa5771ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97561bb9a1c6c2d350b5cbddb68656ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga97561bb9a1c6c2d350b5cbddb68656ee">CSU_SA_L_USB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_USB_SHIFT)) &amp; CSU_SA_L_USB_MASK)</td></tr>
<tr class="separator:ga97561bb9a1c6c2d350b5cbddb68656ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">HPCONTROL0 - HPCONTROL0 register</h2></td></tr>
<tr class="memitem:ga942ec3630ccf23eb751bd73f413ef699"><td class="memItemLeft" align="right" valign="top"><a id="ga942ec3630ccf23eb751bd73f413ef699"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_DMA_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga942ec3630ccf23eb751bd73f413ef699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7903d374cb10b112c1c9a3d43b179d"><td class="memItemLeft" align="right" valign="top"><a id="gabb7903d374cb10b112c1c9a3d43b179d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_DMA_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gabb7903d374cb10b112c1c9a3d43b179d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb2dad5e3b5c87811fdec57c9338562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga3bb2dad5e3b5c87811fdec57c9338562">CSU_HPCONTROL0_HPC_DMA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_DMA_SHIFT)) &amp; CSU_HPCONTROL0_HPC_DMA_MASK)</td></tr>
<tr class="separator:ga3bb2dad5e3b5c87811fdec57c9338562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe74c5eac42c7d93f7e0afd7bcf6a9a1"><td class="memItemLeft" align="right" valign="top"><a id="gafe74c5eac42c7d93f7e0afd7bcf6a9a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_DMA_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gafe74c5eac42c7d93f7e0afd7bcf6a9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40330055893f87093186da41ed25ce3"><td class="memItemLeft" align="right" valign="top"><a id="gac40330055893f87093186da41ed25ce3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_DMA_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac40330055893f87093186da41ed25ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076a0008ccbf3b22d7c692346f56c30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga076a0008ccbf3b22d7c692346f56c30b">CSU_HPCONTROL0_L_DMA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_DMA_SHIFT)) &amp; CSU_HPCONTROL0_L_DMA_MASK)</td></tr>
<tr class="separator:ga076a0008ccbf3b22d7c692346f56c30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf6835a515411f2edd60bff7d29eaa4"><td class="memItemLeft" align="right" valign="top"><a id="gaedf6835a515411f2edd60bff7d29eaa4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_LCDIF_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gaedf6835a515411f2edd60bff7d29eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527ddb0053ed48bf8ad414c8403dd4f1"><td class="memItemLeft" align="right" valign="top"><a id="ga527ddb0053ed48bf8ad414c8403dd4f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_LCDIF_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga527ddb0053ed48bf8ad414c8403dd4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c12612694c36a88f7b64d6f68e45ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga32c12612694c36a88f7b64d6f68e45ac">CSU_HPCONTROL0_HPC_LCDIF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_LCDIF_SHIFT)) &amp; CSU_HPCONTROL0_HPC_LCDIF_MASK)</td></tr>
<tr class="separator:ga32c12612694c36a88f7b64d6f68e45ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1c04a9bea680f30d6429d5783af90e"><td class="memItemLeft" align="right" valign="top"><a id="gafd1c04a9bea680f30d6429d5783af90e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_LCDIF_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gafd1c04a9bea680f30d6429d5783af90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e7027080f469369d31e8587cd07cd4"><td class="memItemLeft" align="right" valign="top"><a id="gac1e7027080f469369d31e8587cd07cd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_LCDIF_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gac1e7027080f469369d31e8587cd07cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddd97e45948c05b83a61afd64c5c097f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gaddd97e45948c05b83a61afd64c5c097f">CSU_HPCONTROL0_L_LCDIF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_LCDIF_SHIFT)) &amp; CSU_HPCONTROL0_L_LCDIF_MASK)</td></tr>
<tr class="separator:gaddd97e45948c05b83a61afd64c5c097f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896224a3e44836fa81179eaf95415dd0"><td class="memItemLeft" align="right" valign="top"><a id="ga896224a3e44836fa81179eaf95415dd0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_CSI_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga896224a3e44836fa81179eaf95415dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af34d0571d9d1f9fe3d0dfada7cd1ad"><td class="memItemLeft" align="right" valign="top"><a id="ga9af34d0571d9d1f9fe3d0dfada7cd1ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_CSI_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga9af34d0571d9d1f9fe3d0dfada7cd1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48081aacc7881dca43c40627d9b925a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga48081aacc7881dca43c40627d9b925a5">CSU_HPCONTROL0_HPC_CSI</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_CSI_SHIFT)) &amp; CSU_HPCONTROL0_HPC_CSI_MASK)</td></tr>
<tr class="separator:ga48081aacc7881dca43c40627d9b925a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed9b61dafdb00d71cacd6ba66f43ac38"><td class="memItemLeft" align="right" valign="top"><a id="gaed9b61dafdb00d71cacd6ba66f43ac38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_CSI_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gaed9b61dafdb00d71cacd6ba66f43ac38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba35393b6b574186d4213ed43636352"><td class="memItemLeft" align="right" valign="top"><a id="gabba35393b6b574186d4213ed43636352"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_CSI_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gabba35393b6b574186d4213ed43636352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad725e4c6ff4ad0cf9aa4476121c1fd31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gad725e4c6ff4ad0cf9aa4476121c1fd31">CSU_HPCONTROL0_L_CSI</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_CSI_SHIFT)) &amp; CSU_HPCONTROL0_L_CSI_MASK)</td></tr>
<tr class="separator:gad725e4c6ff4ad0cf9aa4476121c1fd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf640583d68473f8a45a3d591a7466034"><td class="memItemLeft" align="right" valign="top"><a id="gaf640583d68473f8a45a3d591a7466034"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_PXP_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gaf640583d68473f8a45a3d591a7466034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37175b8488421b81c5c0b945cd26330b"><td class="memItemLeft" align="right" valign="top"><a id="ga37175b8488421b81c5c0b945cd26330b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_PXP_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga37175b8488421b81c5c0b945cd26330b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e56b70ee6910431be89f189e6b9ce85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga6e56b70ee6910431be89f189e6b9ce85">CSU_HPCONTROL0_HPC_PXP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_PXP_SHIFT)) &amp; CSU_HPCONTROL0_HPC_PXP_MASK)</td></tr>
<tr class="separator:ga6e56b70ee6910431be89f189e6b9ce85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab11bbe050a78740a7c72ccbb85299109"><td class="memItemLeft" align="right" valign="top"><a id="gab11bbe050a78740a7c72ccbb85299109"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_PXP_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:gab11bbe050a78740a7c72ccbb85299109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b9094205380a43e5d8d9a4c82cdd18"><td class="memItemLeft" align="right" valign="top"><a id="ga77b9094205380a43e5d8d9a4c82cdd18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_PXP_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga77b9094205380a43e5d8d9a4c82cdd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce56f135e50109d14206acf307873fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gacce56f135e50109d14206acf307873fa">CSU_HPCONTROL0_L_PXP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_PXP_SHIFT)) &amp; CSU_HPCONTROL0_L_PXP_MASK)</td></tr>
<tr class="separator:gacce56f135e50109d14206acf307873fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36ffb811e459b817f5350a8df87f616"><td class="memItemLeft" align="right" valign="top"><a id="gaa36ffb811e459b817f5350a8df87f616"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_DCP_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gaa36ffb811e459b817f5350a8df87f616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15443b60f15648022e13d8daa8c5647"><td class="memItemLeft" align="right" valign="top"><a id="gac15443b60f15648022e13d8daa8c5647"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_DCP_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gac15443b60f15648022e13d8daa8c5647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b90740ed1899d5a0312af7fc21e505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga46b90740ed1899d5a0312af7fc21e505">CSU_HPCONTROL0_HPC_DCP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_DCP_SHIFT)) &amp; CSU_HPCONTROL0_HPC_DCP_MASK)</td></tr>
<tr class="separator:ga46b90740ed1899d5a0312af7fc21e505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a1ae976a965a788c7c3c303032e908"><td class="memItemLeft" align="right" valign="top"><a id="ga65a1ae976a965a788c7c3c303032e908"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_DCP_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga65a1ae976a965a788c7c3c303032e908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfcbdf5c029bc5b79f42b110583a7119"><td class="memItemLeft" align="right" valign="top"><a id="gacfcbdf5c029bc5b79f42b110583a7119"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_DCP_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gacfcbdf5c029bc5b79f42b110583a7119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513e1584933a4e62fb97e445eac760e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga513e1584933a4e62fb97e445eac760e1">CSU_HPCONTROL0_L_DCP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_DCP_SHIFT)) &amp; CSU_HPCONTROL0_L_DCP_MASK)</td></tr>
<tr class="separator:ga513e1584933a4e62fb97e445eac760e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f2e71d23b242990587d5e03ccd5232"><td class="memItemLeft" align="right" valign="top"><a id="gaf5f2e71d23b242990587d5e03ccd5232"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_ENET_MASK</b>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:gaf5f2e71d23b242990587d5e03ccd5232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4443703fe0e80d5da621aa74e9da034"><td class="memItemLeft" align="right" valign="top"><a id="gad4443703fe0e80d5da621aa74e9da034"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_ENET_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gad4443703fe0e80d5da621aa74e9da034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4947d470d5e91121636b3d8f616b3291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga4947d470d5e91121636b3d8f616b3291">CSU_HPCONTROL0_HPC_ENET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_ENET_SHIFT)) &amp; CSU_HPCONTROL0_HPC_ENET_MASK)</td></tr>
<tr class="separator:ga4947d470d5e91121636b3d8f616b3291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16755a5c1d915cafe9a847fe3d79c1c8"><td class="memItemLeft" align="right" valign="top"><a id="ga16755a5c1d915cafe9a847fe3d79c1c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_ENET_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga16755a5c1d915cafe9a847fe3d79c1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3093ba19603799030a52ead60f24514"><td class="memItemLeft" align="right" valign="top"><a id="gaf3093ba19603799030a52ead60f24514"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_ENET_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaf3093ba19603799030a52ead60f24514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960e9b269282fe1f443040d8129de606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga960e9b269282fe1f443040d8129de606">CSU_HPCONTROL0_L_ENET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_ENET_SHIFT)) &amp; CSU_HPCONTROL0_L_ENET_MASK)</td></tr>
<tr class="separator:ga960e9b269282fe1f443040d8129de606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261ddf260aad9e9dff1c22a4dd8e26bd"><td class="memItemLeft" align="right" valign="top"><a id="ga261ddf260aad9e9dff1c22a4dd8e26bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_USDHC1_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga261ddf260aad9e9dff1c22a4dd8e26bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78aadfcf70a54b2d34949ac195517a68"><td class="memItemLeft" align="right" valign="top"><a id="ga78aadfcf70a54b2d34949ac195517a68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_USDHC1_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga78aadfcf70a54b2d34949ac195517a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368e55a42ac0c286433e3bfef4c8b87b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga368e55a42ac0c286433e3bfef4c8b87b">CSU_HPCONTROL0_HPC_USDHC1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_USDHC1_SHIFT)) &amp; CSU_HPCONTROL0_HPC_USDHC1_MASK)</td></tr>
<tr class="separator:ga368e55a42ac0c286433e3bfef4c8b87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe59816edab18eeccfdeb3ce85db17f3"><td class="memItemLeft" align="right" valign="top"><a id="gabe59816edab18eeccfdeb3ce85db17f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_USDHC1_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gabe59816edab18eeccfdeb3ce85db17f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4564eddc9d0b2b8450c8d55d255a7585"><td class="memItemLeft" align="right" valign="top"><a id="ga4564eddc9d0b2b8450c8d55d255a7585"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_USDHC1_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga4564eddc9d0b2b8450c8d55d255a7585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13baae76d48995c74cff3a416c39fc81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga13baae76d48995c74cff3a416c39fc81">CSU_HPCONTROL0_L_USDHC1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_USDHC1_SHIFT)) &amp; CSU_HPCONTROL0_L_USDHC1_MASK)</td></tr>
<tr class="separator:ga13baae76d48995c74cff3a416c39fc81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad769c24edb9c3b37f31465b0e09d15b"><td class="memItemLeft" align="right" valign="top"><a id="gaad769c24edb9c3b37f31465b0e09d15b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_USDHC2_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:gaad769c24edb9c3b37f31465b0e09d15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32f34784ee90a59a86aed98b63a9069"><td class="memItemLeft" align="right" valign="top"><a id="gab32f34784ee90a59a86aed98b63a9069"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_USDHC2_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gab32f34784ee90a59a86aed98b63a9069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00d50ecde181af74896373e6a937071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gab00d50ecde181af74896373e6a937071">CSU_HPCONTROL0_HPC_USDHC2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_USDHC2_SHIFT)) &amp; CSU_HPCONTROL0_HPC_USDHC2_MASK)</td></tr>
<tr class="separator:gab00d50ecde181af74896373e6a937071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba2cb51978878fd8cfb4773fac396ab"><td class="memItemLeft" align="right" valign="top"><a id="ga5ba2cb51978878fd8cfb4773fac396ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_USDHC2_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga5ba2cb51978878fd8cfb4773fac396ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d5345900d1db992962ae888f17d600"><td class="memItemLeft" align="right" valign="top"><a id="gab5d5345900d1db992962ae888f17d600"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_USDHC2_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gab5d5345900d1db992962ae888f17d600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea0869ef69c94c60b9396e3b7dce6429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gaea0869ef69c94c60b9396e3b7dce6429">CSU_HPCONTROL0_L_USDHC2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_USDHC2_SHIFT)) &amp; CSU_HPCONTROL0_L_USDHC2_MASK)</td></tr>
<tr class="separator:gaea0869ef69c94c60b9396e3b7dce6429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b1bbe8b6f7bc7119459f7bfd75e1982"><td class="memItemLeft" align="right" valign="top"><a id="ga7b1bbe8b6f7bc7119459f7bfd75e1982"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_TPSMP_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga7b1bbe8b6f7bc7119459f7bfd75e1982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc8706d344531957eb4b3bcb1f3b93e"><td class="memItemLeft" align="right" valign="top"><a id="ga6dc8706d344531957eb4b3bcb1f3b93e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_TPSMP_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga6dc8706d344531957eb4b3bcb1f3b93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4310d16d70253b0a34669d5df98736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga6f4310d16d70253b0a34669d5df98736">CSU_HPCONTROL0_HPC_TPSMP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_TPSMP_SHIFT)) &amp; CSU_HPCONTROL0_HPC_TPSMP_MASK)</td></tr>
<tr class="separator:ga6f4310d16d70253b0a34669d5df98736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7733c305899879148419545f6790f1"><td class="memItemLeft" align="right" valign="top"><a id="ga2a7733c305899879148419545f6790f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_TPSMP_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga2a7733c305899879148419545f6790f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911c0b337b786ba7d60628e8ae229c66"><td class="memItemLeft" align="right" valign="top"><a id="ga911c0b337b786ba7d60628e8ae229c66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_TPSMP_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga911c0b337b786ba7d60628e8ae229c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga391f612e012a3a010859c5adf86a40b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga391f612e012a3a010859c5adf86a40b8">CSU_HPCONTROL0_L_TPSMP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_TPSMP_SHIFT)) &amp; CSU_HPCONTROL0_L_TPSMP_MASK)</td></tr>
<tr class="separator:ga391f612e012a3a010859c5adf86a40b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5082fe5862423cef64ca4ac77b600a80"><td class="memItemLeft" align="right" valign="top"><a id="ga5082fe5862423cef64ca4ac77b600a80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_USB_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga5082fe5862423cef64ca4ac77b600a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea3eaa5c11bb6fe39cc7412bba4e6b9c"><td class="memItemLeft" align="right" valign="top"><a id="gaea3eaa5c11bb6fe39cc7412bba4e6b9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_HPC_USB_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaea3eaa5c11bb6fe39cc7412bba4e6b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab88c5eab98484c7987e7120707f1ff27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#gab88c5eab98484c7987e7120707f1ff27">CSU_HPCONTROL0_HPC_USB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_USB_SHIFT)) &amp; CSU_HPCONTROL0_HPC_USB_MASK)</td></tr>
<tr class="separator:gab88c5eab98484c7987e7120707f1ff27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga480aa5c916d64db5411cb3f2050dc5f1"><td class="memItemLeft" align="right" valign="top"><a id="ga480aa5c916d64db5411cb3f2050dc5f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_USB_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga480aa5c916d64db5411cb3f2050dc5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2992ce49b029827d798425e579526be4"><td class="memItemLeft" align="right" valign="top"><a id="ga2992ce49b029827d798425e579526be4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSU_HPCONTROL0_L_USB_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga2992ce49b029827d798425e579526be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga019bf462d58a67fddfb05fec47fba38a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSU__Register__Masks.html#ga019bf462d58a67fddfb05fec47fba38a">CSU_HPCONTROL0_L_USB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_USB_SHIFT)) &amp; CSU_HPCONTROL0_L_USB_MASK)</td></tr>
<tr class="separator:ga019bf462d58a67fddfb05fec47fba38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga3577c8469a5d345901ee9724fc27fff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3577c8469a5d345901ee9724fc27fff1">&#9670;&nbsp;</a></span>CSU_CSL_LOCK_S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_LOCK_S1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_LOCK_S1_SHIFT)) &amp; CSU_CSL_LOCK_S1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_S1 0b0..Not locked. The bits 16-23 can be written by the software. 0b1..The bits 16-23 are locked and can't be written by the software. </p>

</div>
</div>
<a id="ga4600d648267474c9fdbcad461174bb22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4600d648267474c9fdbcad461174bb22">&#9670;&nbsp;</a></span>CSU_CSL_LOCK_S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_LOCK_S2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_LOCK_S2_SHIFT)) &amp; CSU_CSL_LOCK_S2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOCK_S2 0b0..Not locked. Bits 7-0 can be written by the software. 0b1..Bits 7-0 are locked and cannot be written by the software </p>

</div>
</div>
<a id="ga99dfdca4007debe165a1946b61520d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99dfdca4007debe165a1946b61520d90">&#9670;&nbsp;</a></span>CSU_CSL_NSR_S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_NSR_S1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NSR_S1_SHIFT)) &amp; CSU_CSL_NSR_S1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSR_S1 0b0..The non-secure supervisor read access is disabled for the first slave. 0b1..The non-secure supervisor read access is enabled for the first slave. </p>

</div>
</div>
<a id="ga3c174a3f0e9ea4e61d2c1e16b8c688d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c174a3f0e9ea4e61d2c1e16b8c688d5">&#9670;&nbsp;</a></span>CSU_CSL_NSR_S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_NSR_S2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NSR_S2_SHIFT)) &amp; CSU_CSL_NSR_S2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSR_S2 0b0..The non-secure supervisor read access is disabled for the second slave. 0b1..The non-secure supervisor read access is enabled for the second slave. </p>

</div>
</div>
<a id="gad7b8ba1cdb2077b5a0570dcd9e725e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7b8ba1cdb2077b5a0570dcd9e725e2a">&#9670;&nbsp;</a></span>CSU_CSL_NSW_S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_NSW_S1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NSW_S1_SHIFT)) &amp; CSU_CSL_NSW_S1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSW_S1 0b0..The non-secure supervisor write access is disabled for the first slave. 0b1..The non-secure supervisor write access is enabled for the first slave </p>

</div>
</div>
<a id="gac091689cbdef073b06315a6510df9827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac091689cbdef073b06315a6510df9827">&#9670;&nbsp;</a></span>CSU_CSL_NSW_S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_NSW_S2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NSW_S2_SHIFT)) &amp; CSU_CSL_NSW_S2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSW_S2 0b0..The non-secure supervisor write access is disabled for the second slave. 0b1..The non-secure supervisor write access is enabled for the second slave. </p>

</div>
</div>
<a id="ga053f41e58ea2cab5b577507e1ef73401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga053f41e58ea2cab5b577507e1ef73401">&#9670;&nbsp;</a></span>CSU_CSL_NUR_S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_NUR_S1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NUR_S1_SHIFT)) &amp; CSU_CSL_NUR_S1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUR_S1 0b0..The non-secure user read access is disabled for the first slave. 0b1..The non-secure user read access is enabled for the first slave. </p>

</div>
</div>
<a id="ga0f23df32a895712e2ec5acdcccef4d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f23df32a895712e2ec5acdcccef4d7d">&#9670;&nbsp;</a></span>CSU_CSL_NUR_S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_NUR_S2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NUR_S2_SHIFT)) &amp; CSU_CSL_NUR_S2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUR_S2 0b0..The non-secure user read access is disabled for the second slave. 0b1..The non-secure user read access is enabled for the second slave. </p>

</div>
</div>
<a id="ga6e98708780732c221eef9883c14569bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e98708780732c221eef9883c14569bf">&#9670;&nbsp;</a></span>CSU_CSL_NUW_S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_NUW_S1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NUW_S1_SHIFT)) &amp; CSU_CSL_NUW_S1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUW_S1 0b0..The non-secure user write access is disabled for the first slave. 0b1..The non-secure user write access is enabled for the first slave. </p>

</div>
</div>
<a id="ga11cdf10649af9639d51f97a3d3a4b3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11cdf10649af9639d51f97a3d3a4b3d6">&#9670;&nbsp;</a></span>CSU_CSL_NUW_S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_NUW_S2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_NUW_S2_SHIFT)) &amp; CSU_CSL_NUW_S2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NUW_S2 0b0..The non-secure user write access is disabled for the second slave. 0b1..The non-secure user write access is enabled for the second slave. </p>

</div>
</div>
<a id="gad838347e5143439425cf4c9586cd9021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad838347e5143439425cf4c9586cd9021">&#9670;&nbsp;</a></span>CSU_CSL_SSR_S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_SSR_S1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SSR_S1_SHIFT)) &amp; CSU_CSL_SSR_S1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSR_S1 0b0..The secure supervisor read access is disabled for the first slave. 0b1..The secure supervisor read access is enabled for the first slave. </p>

</div>
</div>
<a id="ga66e526cb70c50efdd5020b57e039f784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66e526cb70c50efdd5020b57e039f784">&#9670;&nbsp;</a></span>CSU_CSL_SSR_S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_SSR_S2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SSR_S2_SHIFT)) &amp; CSU_CSL_SSR_S2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSR_S2 0b0..The secure supervisor read access is disabled for the second slave. 0b1..The secure supervisor read access is enabled for the second slave. </p>

</div>
</div>
<a id="ga5a8ca14598c57924b472e88b7b27121b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a8ca14598c57924b472e88b7b27121b">&#9670;&nbsp;</a></span>CSU_CSL_SSW_S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_SSW_S1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SSW_S1_SHIFT)) &amp; CSU_CSL_SSW_S1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSW_S1 0b0..The secure supervisor write access is disabled for the first slave. 0b1..The secure supervisor write access is enabled for the first slave. </p>

</div>
</div>
<a id="gae38bd98a6c5ab3dad2fefd63c0f7e44f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38bd98a6c5ab3dad2fefd63c0f7e44f">&#9670;&nbsp;</a></span>CSU_CSL_SSW_S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_SSW_S2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SSW_S2_SHIFT)) &amp; CSU_CSL_SSW_S2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSW_S2 0b0..The secure supervisor write access is disabled for the second slave. 0b1..The secure supervisor write access is enabled for the second slave. </p>

</div>
</div>
<a id="ga67d2ca7976be34d410838c582e8019da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67d2ca7976be34d410838c582e8019da">&#9670;&nbsp;</a></span>CSU_CSL_SUR_S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_SUR_S1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SUR_S1_SHIFT)) &amp; CSU_CSL_SUR_S1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SUR_S1 0b0..The secure user read access is disabled for the first slave. 0b1..The secure user read access is enabled for the first slave. </p>

</div>
</div>
<a id="gad16572d2b4b4bd9f4cee03ea15263629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad16572d2b4b4bd9f4cee03ea15263629">&#9670;&nbsp;</a></span>CSU_CSL_SUR_S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_SUR_S2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SUR_S2_SHIFT)) &amp; CSU_CSL_SUR_S2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SUR_S2 0b0..The secure user read access is disabled for the second slave. 0b1..The secure user read access is enabled for the second slave. </p>

</div>
</div>
<a id="gaaacaf56d3a48049ed9b676f365b38c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaacaf56d3a48049ed9b676f365b38c23">&#9670;&nbsp;</a></span>CSU_CSL_SUW_S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_SUW_S1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SUW_S1_SHIFT)) &amp; CSU_CSL_SUW_S1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SUW_S1 0b0..The secure user write access is disabled for the first slave. 0b1..The secure user write access is enabled for the first slave. </p>

</div>
</div>
<a id="ga09637506b5e6e9f61801ee1210d10b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09637506b5e6e9f61801ee1210d10b93">&#9670;&nbsp;</a></span>CSU_CSL_SUW_S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_CSL_SUW_S2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_CSL_SUW_S2_SHIFT)) &amp; CSU_CSL_SUW_S2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SUW_S2 0b0..The secure user write access is disabled for the second slave. 0b1..The secure user write access is enabled for the second slave. </p>

</div>
</div>
<a id="ga45250f5733e5773914a5b63351b85d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45250f5733e5773914a5b63351b85d19">&#9670;&nbsp;</a></span>CSU_HP0_HP_CSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_HP_CSI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_CSI_SHIFT)) &amp; CSU_HP0_HP_CSI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HP_CSI 0b0..The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master. 0b1..The HP register bit is routed to the csu_hprot1 output for the corresponding master. </p>

</div>
</div>
<a id="gab2323d2147cce79be03c8ce4160c1e42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2323d2147cce79be03c8ce4160c1e42">&#9670;&nbsp;</a></span>CSU_HP0_HP_DCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_HP_DCP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_DCP_SHIFT)) &amp; CSU_HP0_HP_DCP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HP_DCP 0b0..The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master. 0b1..The HP register bit is routed to the csu_hprot1 output for the corresponding master. </p>

</div>
</div>
<a id="gaf4a1f39e64bf2e6fee8171aa08aaac6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4a1f39e64bf2e6fee8171aa08aaac6a">&#9670;&nbsp;</a></span>CSU_HP0_HP_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_HP_DMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_DMA_SHIFT)) &amp; CSU_HP0_HP_DMA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HP_DMA 0b0..The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master. 0b1..The HP register bit is routed to the csu_hprot1 output for the corresponding master. </p>

</div>
</div>
<a id="gad0521a89a6683df2579098e971089d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0521a89a6683df2579098e971089d88">&#9670;&nbsp;</a></span>CSU_HP0_HP_ENET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_HP_ENET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_ENET_SHIFT)) &amp; CSU_HP0_HP_ENET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HP_ENET 0b0..The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master. 0b1..The HP register bit is routed to the csu_hprot1 output for the corresponding master. </p>

</div>
</div>
<a id="ga27796f99a4b5c8f8ec260614dbc10b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27796f99a4b5c8f8ec260614dbc10b11">&#9670;&nbsp;</a></span>CSU_HP0_HP_LCDIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_HP_LCDIF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_LCDIF_SHIFT)) &amp; CSU_HP0_HP_LCDIF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HP_LCDIF 0b0..The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master. 0b1..The HP register bit is routed to the csu_hprot1 output for the corresponding master. </p>

</div>
</div>
<a id="gae3d802e05e7cd874748fbb7d021e7429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3d802e05e7cd874748fbb7d021e7429">&#9670;&nbsp;</a></span>CSU_HP0_HP_PXP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_HP_PXP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_PXP_SHIFT)) &amp; CSU_HP0_HP_PXP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HP_PXP 0b0..The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master. 0b1..The HP register bit is routed to the csu_hprot1 output for the corresponding master. </p>

</div>
</div>
<a id="ga8db5c00fd18eb673f8a77f1ec23a71e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8db5c00fd18eb673f8a77f1ec23a71e1">&#9670;&nbsp;</a></span>CSU_HP0_HP_TPSMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_HP_TPSMP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_TPSMP_SHIFT)) &amp; CSU_HP0_HP_TPSMP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HP_TPSMP 0b0..The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master. 0b1..The HP register bit is routed to the csu_hprot1 output for the corresponding master. </p>

</div>
</div>
<a id="gab521eea2fe8e47f1208e5501f798d6a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab521eea2fe8e47f1208e5501f798d6a3">&#9670;&nbsp;</a></span>CSU_HP0_HP_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_HP_USB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_USB_SHIFT)) &amp; CSU_HP0_HP_USB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HP_USB 0b0..The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master. 0b1..The HP register bit is routed to the csu_hprot1 output for the corresponding master. </p>

</div>
</div>
<a id="ga56a9d8ab37b9d6cc2e96dfee4caaee45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56a9d8ab37b9d6cc2e96dfee4caaee45">&#9670;&nbsp;</a></span>CSU_HP0_HP_USDHC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_HP_USDHC1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_USDHC1_SHIFT)) &amp; CSU_HP0_HP_USDHC1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HP_USDHC1 0b0..The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master. 0b1..The HP register bit is routed to the csu_hprot1 output for the corresponding master. </p>

</div>
</div>
<a id="ga4bc319ac0931e0b19147c0cdf320c35e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bc319ac0931e0b19147c0cdf320c35e">&#9670;&nbsp;</a></span>CSU_HP0_HP_USDHC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_HP_USDHC2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_HP_USDHC2_SHIFT)) &amp; CSU_HP0_HP_USDHC2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HP_USDHC2 0b0..The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master. 0b1..The HP register bit is routed to the csu_hprot1 output for the corresponding master. </p>

</div>
</div>
<a id="ga7403dd9947be3e7ab26864fc95fe2340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7403dd9947be3e7ab26864fc95fe2340">&#9670;&nbsp;</a></span>CSU_HP0_L_CSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_L_CSI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_CSI_SHIFT)) &amp; CSU_HP0_L_CSI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_CSI 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga5e9b94dcb22a792067b0a9a41b7f0a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e9b94dcb22a792067b0a9a41b7f0a19">&#9670;&nbsp;</a></span>CSU_HP0_L_DCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_L_DCP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_DCP_SHIFT)) &amp; CSU_HP0_L_DCP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_DCP 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit cannot be written by the software. </p>

</div>
</div>
<a id="ga3f10e59c0b8aef984549143aaaf575ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f10e59c0b8aef984549143aaaf575ed">&#9670;&nbsp;</a></span>CSU_HP0_L_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_L_DMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_DMA_SHIFT)) &amp; CSU_HP0_L_DMA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_DMA 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="gaa81b3806f39bd3a3a2d21629744a97e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa81b3806f39bd3a3a2d21629744a97e4">&#9670;&nbsp;</a></span>CSU_HP0_L_ENET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_L_ENET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_ENET_SHIFT)) &amp; CSU_HP0_L_ENET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_ENET 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga90c6da5a8c27c09bf94f52c858448d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90c6da5a8c27c09bf94f52c858448d19">&#9670;&nbsp;</a></span>CSU_HP0_L_LCDIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_L_LCDIF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_LCDIF_SHIFT)) &amp; CSU_HP0_L_LCDIF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_LCDIF 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="gaa6e391eb8d8efd2e5cf7387bf5b1a44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6e391eb8d8efd2e5cf7387bf5b1a44b">&#9670;&nbsp;</a></span>CSU_HP0_L_PXP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_L_PXP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_PXP_SHIFT)) &amp; CSU_HP0_L_PXP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_PXP 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga158f721ae1f190dbf3a88c6dfe89809f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga158f721ae1f190dbf3a88c6dfe89809f">&#9670;&nbsp;</a></span>CSU_HP0_L_TPSMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_L_TPSMP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_TPSMP_SHIFT)) &amp; CSU_HP0_L_TPSMP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_TPSMP 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga9a34a3dbd2b64273950fe32e90a7a232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a34a3dbd2b64273950fe32e90a7a232">&#9670;&nbsp;</a></span>CSU_HP0_L_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_L_USB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_USB_SHIFT)) &amp; CSU_HP0_L_USB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_USB 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga71a496f4cc3c9eb03124463aad029d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71a496f4cc3c9eb03124463aad029d94">&#9670;&nbsp;</a></span>CSU_HP0_L_USDHC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_L_USDHC1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_USDHC1_SHIFT)) &amp; CSU_HP0_L_USDHC1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_USDHC1 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga685f075f3965d764f7a852e3787ead12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga685f075f3965d764f7a852e3787ead12">&#9670;&nbsp;</a></span>CSU_HP0_L_USDHC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HP0_L_USDHC2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HP0_L_USDHC2_SHIFT)) &amp; CSU_HP0_L_USDHC2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_USDHC2 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga48081aacc7881dca43c40627d9b925a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48081aacc7881dca43c40627d9b925a5">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_HPC_CSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_HPC_CSI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_CSI_SHIFT)) &amp; CSU_HPCONTROL0_HPC_CSI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HPC_CSI 0b0..User mode for the corresponding master 0b1..Supervisor mode for the corresponding master </p>

</div>
</div>
<a id="ga46b90740ed1899d5a0312af7fc21e505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46b90740ed1899d5a0312af7fc21e505">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_HPC_DCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_HPC_DCP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_DCP_SHIFT)) &amp; CSU_HPCONTROL0_HPC_DCP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HPC_DCP 0b0..User mode for the corresponding master 0b1..Supervisor mode for the corresponding master </p>

</div>
</div>
<a id="ga3bb2dad5e3b5c87811fdec57c9338562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bb2dad5e3b5c87811fdec57c9338562">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_HPC_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_HPC_DMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_DMA_SHIFT)) &amp; CSU_HPCONTROL0_HPC_DMA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HPC_DMA 0b0..User mode for the corresponding master 0b1..Supervisor mode for the corresponding master </p>

</div>
</div>
<a id="ga4947d470d5e91121636b3d8f616b3291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4947d470d5e91121636b3d8f616b3291">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_HPC_ENET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_HPC_ENET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_ENET_SHIFT)) &amp; CSU_HPCONTROL0_HPC_ENET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HPC_ENET 0b0..User mode for the corresponding master 0b1..Supervisor mode for the corresponding master </p>

</div>
</div>
<a id="ga32c12612694c36a88f7b64d6f68e45ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32c12612694c36a88f7b64d6f68e45ac">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_HPC_LCDIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_HPC_LCDIF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_LCDIF_SHIFT)) &amp; CSU_HPCONTROL0_HPC_LCDIF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HPC_LCDIF 0b0..User mode for the corresponding master 0b1..Supervisor mode for the corresponding master </p>

</div>
</div>
<a id="ga6e56b70ee6910431be89f189e6b9ce85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e56b70ee6910431be89f189e6b9ce85">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_HPC_PXP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_HPC_PXP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_PXP_SHIFT)) &amp; CSU_HPCONTROL0_HPC_PXP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HPC_PXP 0b0..User mode for the corresponding master 0b1..Supervisor mode for the corresponding master </p>

</div>
</div>
<a id="ga6f4310d16d70253b0a34669d5df98736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f4310d16d70253b0a34669d5df98736">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_HPC_TPSMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_HPC_TPSMP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_TPSMP_SHIFT)) &amp; CSU_HPCONTROL0_HPC_TPSMP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HPC_TPSMP 0b0..User mode for the corresponding master 0b1..Supervisor mode for the corresponding master </p>

</div>
</div>
<a id="gab88c5eab98484c7987e7120707f1ff27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab88c5eab98484c7987e7120707f1ff27">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_HPC_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_HPC_USB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_USB_SHIFT)) &amp; CSU_HPCONTROL0_HPC_USB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HPC_USB 0b0..User mode for the corresponding master 0b1..Supervisor mode for the corresponding master </p>

</div>
</div>
<a id="ga368e55a42ac0c286433e3bfef4c8b87b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga368e55a42ac0c286433e3bfef4c8b87b">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_HPC_USDHC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_HPC_USDHC1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_USDHC1_SHIFT)) &amp; CSU_HPCONTROL0_HPC_USDHC1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HPC_USDHC1 0b0..User mode for the corresponding master 0b1..Supervisor mode for the corresponding master </p>

</div>
</div>
<a id="gab00d50ecde181af74896373e6a937071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab00d50ecde181af74896373e6a937071">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_HPC_USDHC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_HPC_USDHC2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_HPC_USDHC2_SHIFT)) &amp; CSU_HPCONTROL0_HPC_USDHC2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HPC_USDHC2 0b0..User mode for the corresponding master 0b1..Supervisor mode for the corresponding master </p>

</div>
</div>
<a id="gad725e4c6ff4ad0cf9aa4476121c1fd31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad725e4c6ff4ad0cf9aa4476121c1fd31">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_L_CSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_L_CSI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_CSI_SHIFT)) &amp; CSU_HPCONTROL0_L_CSI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_CSI 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga513e1584933a4e62fb97e445eac760e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga513e1584933a4e62fb97e445eac760e1">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_L_DCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_L_DCP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_DCP_SHIFT)) &amp; CSU_HPCONTROL0_L_DCP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_DCP 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga076a0008ccbf3b22d7c692346f56c30b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga076a0008ccbf3b22d7c692346f56c30b">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_L_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_L_DMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_DMA_SHIFT)) &amp; CSU_HPCONTROL0_L_DMA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_DMA 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga960e9b269282fe1f443040d8129de606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga960e9b269282fe1f443040d8129de606">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_L_ENET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_L_ENET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_ENET_SHIFT)) &amp; CSU_HPCONTROL0_L_ENET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_ENET 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="gaddd97e45948c05b83a61afd64c5c097f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddd97e45948c05b83a61afd64c5c097f">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_L_LCDIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_L_LCDIF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_LCDIF_SHIFT)) &amp; CSU_HPCONTROL0_L_LCDIF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_LCDIF 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="gacce56f135e50109d14206acf307873fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacce56f135e50109d14206acf307873fa">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_L_PXP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_L_PXP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_PXP_SHIFT)) &amp; CSU_HPCONTROL0_L_PXP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_PXP 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga391f612e012a3a010859c5adf86a40b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga391f612e012a3a010859c5adf86a40b8">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_L_TPSMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_L_TPSMP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_TPSMP_SHIFT)) &amp; CSU_HPCONTROL0_L_TPSMP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_TPSMP 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga019bf462d58a67fddfb05fec47fba38a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga019bf462d58a67fddfb05fec47fba38a">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_L_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_L_USB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_USB_SHIFT)) &amp; CSU_HPCONTROL0_L_USB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_USB 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga13baae76d48995c74cff3a416c39fc81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13baae76d48995c74cff3a416c39fc81">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_L_USDHC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_L_USDHC1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_USDHC1_SHIFT)) &amp; CSU_HPCONTROL0_L_USDHC1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_USDHC1 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="gaea0869ef69c94c60b9396e3b7dce6429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea0869ef69c94c60b9396e3b7dce6429">&#9670;&nbsp;</a></span>CSU_HPCONTROL0_L_USDHC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_HPCONTROL0_L_USDHC2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_HPCONTROL0_L_USDHC2_SHIFT)) &amp; CSU_HPCONTROL0_L_USDHC2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_USDHC2 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga225a8b274189343536368918e81d7bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga225a8b274189343536368918e81d7bd3">&#9670;&nbsp;</a></span>CSU_SA_L_CSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_L_CSI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_CSI_SHIFT)) &amp; CSU_SA_L_CSI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_CSI 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="gabe099f0cd682a578892031736a9b59b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe099f0cd682a578892031736a9b59b7">&#9670;&nbsp;</a></span>CSU_SA_L_DCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_L_DCP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_DCP_SHIFT)) &amp; CSU_SA_L_DCP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_DCP 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="gabde516404c7f6fe484bfdca45462717b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabde516404c7f6fe484bfdca45462717b">&#9670;&nbsp;</a></span>CSU_SA_L_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_L_DMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_DMA_SHIFT)) &amp; CSU_SA_L_DMA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_DMA 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="gaf4d529552cbcdc27060603feb23cac52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4d529552cbcdc27060603feb23cac52">&#9670;&nbsp;</a></span>CSU_SA_L_ENET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_L_ENET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_ENET_SHIFT)) &amp; CSU_SA_L_ENET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_ENET 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="gac9216e6b61382e8f54c44a89cd0fc710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9216e6b61382e8f54c44a89cd0fc710">&#9670;&nbsp;</a></span>CSU_SA_L_LCDIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_L_LCDIF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_LCDIF_SHIFT)) &amp; CSU_SA_L_LCDIF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_LCDIF 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga512ba7d0d774a90d6a8dd1a368170acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga512ba7d0d774a90d6a8dd1a368170acf">&#9670;&nbsp;</a></span>CSU_SA_L_PXP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_L_PXP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_PXP_SHIFT)) &amp; CSU_SA_L_PXP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_PXP 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="gaa86f996b3403e969b4d17d704008f9e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86f996b3403e969b4d17d704008f9e6">&#9670;&nbsp;</a></span>CSU_SA_L_TPSMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_L_TPSMP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_TPSMP_SHIFT)) &amp; CSU_SA_L_TPSMP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_TPSMP 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga97561bb9a1c6c2d350b5cbddb68656ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97561bb9a1c6c2d350b5cbddb68656ee">&#9670;&nbsp;</a></span>CSU_SA_L_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_L_USB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_USB_SHIFT)) &amp; CSU_SA_L_USB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_USB 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="gaf8ff4a28cfc626401f615c2cd274b984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8ff4a28cfc626401f615c2cd274b984">&#9670;&nbsp;</a></span>CSU_SA_L_USDHC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_L_USDHC1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_USDHC1_SHIFT)) &amp; CSU_SA_L_USDHC1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_USDHC1 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="ga006b86ab7dfd21c328ab67aa13784629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga006b86ab7dfd21c328ab67aa13784629">&#9670;&nbsp;</a></span>CSU_SA_L_USDHC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_L_USDHC2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_L_USDHC2_SHIFT)) &amp; CSU_SA_L_USDHC2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L_USDHC2 0b0..No lock-the adjacent (next lower) bit can be written by the software. 0b1..Lock-the adjacent (next lower) bit can't be written by the software. </p>

</div>
</div>
<a id="gab5dcd005656320bd992fe146732ddc0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5dcd005656320bd992fe146732ddc0b">&#9670;&nbsp;</a></span>CSU_SA_NSA_CSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_NSA_CSI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_CSI_SHIFT)) &amp; CSU_SA_NSA_CSI_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSA_CSI - Non-secure access policy indicator bit 0b0..Secure access for the corresponding type-1 master 0b1..Non-secure access for the corresponding type-1 master </p>

</div>
</div>
<a id="gaac7c17f09f4af114d6fe84631feefa9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac7c17f09f4af114d6fe84631feefa9d">&#9670;&nbsp;</a></span>CSU_SA_NSA_DCP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_NSA_DCP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_DCP_SHIFT)) &amp; CSU_SA_NSA_DCP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSA_DCP - Non-secure access policy indicator bit 0b0..Secure access for the corresponding type-1 master 0b1..Non-secure access for the corresponding type-1 master </p>

</div>
</div>
<a id="ga83e708261e9d191884530a2f7d1daf2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83e708261e9d191884530a2f7d1daf2f">&#9670;&nbsp;</a></span>CSU_SA_NSA_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_NSA_DMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_DMA_SHIFT)) &amp; CSU_SA_NSA_DMA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSA_DMA - Non-secure access policy indicator bit 0b0..Secure access for the corresponding type-1 master 0b1..Non-secure access for the corresponding type-1 master </p>

</div>
</div>
<a id="ga064ff3395db38ae6fbf958b897895e83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga064ff3395db38ae6fbf958b897895e83">&#9670;&nbsp;</a></span>CSU_SA_NSA_ENET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_NSA_ENET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_ENET_SHIFT)) &amp; CSU_SA_NSA_ENET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSA_ENET - Non-secure access policy indicator bit 0b0..Secure access for the corresponding type-1 master 0b1..Non-secure access for the corresponding type-1 master </p>

</div>
</div>
<a id="ga24331b0896632ab8f7593b878442244d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24331b0896632ab8f7593b878442244d">&#9670;&nbsp;</a></span>CSU_SA_NSA_LCDIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_NSA_LCDIF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_LCDIF_SHIFT)) &amp; CSU_SA_NSA_LCDIF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSA_LCDIF - Non-secure access policy indicator bit 0b0..Secure access for the corresponding type-1 master 0b1..Non-secure access for the corresponding type-1 master </p>

</div>
</div>
<a id="ga7c5683a1b147fb3158dc12e3db500115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c5683a1b147fb3158dc12e3db500115">&#9670;&nbsp;</a></span>CSU_SA_NSA_PXP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_NSA_PXP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_PXP_SHIFT)) &amp; CSU_SA_NSA_PXP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSA_PXP - Non-Secure Access Policy indicator bit 0b0..Secure access for the corresponding type-1 master 0b1..Non-secure access for the corresponding type-1 master </p>

</div>
</div>
<a id="ga8c47ca266f29d2f8721bd14a3429b5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c47ca266f29d2f8721bd14a3429b5fb">&#9670;&nbsp;</a></span>CSU_SA_NSA_TPSMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_NSA_TPSMP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_TPSMP_SHIFT)) &amp; CSU_SA_NSA_TPSMP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSA_TPSMP - Non-secure access policy indicator bit 0b0..Secure access for the corresponding type-1 master 0b1..Non-secure access for the corresponding type-1 master </p>

</div>
</div>
<a id="gafee42065011639b0f8d489a7c631aa07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafee42065011639b0f8d489a7c631aa07">&#9670;&nbsp;</a></span>CSU_SA_NSA_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_NSA_USB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_USB_SHIFT)) &amp; CSU_SA_NSA_USB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSA_USB - Non-secure access policy indicator bit 0b0..Secure access for the corresponding type-1 master 0b1..Non-secure access for the corresponding type-1 master </p>

</div>
</div>
<a id="ga43d55fd968ce01fec672d60e513a0e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43d55fd968ce01fec672d60e513a0e1e">&#9670;&nbsp;</a></span>CSU_SA_NSA_USDHC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_NSA_USDHC1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_USDHC1_SHIFT)) &amp; CSU_SA_NSA_USDHC1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSA_USDHC1 - Non-secure access policy indicator bit 0b0..Secure access for the corresponding type-1 master 0b1..Non-secure access for the corresponding type-1 master </p>

</div>
</div>
<a id="ga558e75051b36d46845370c65eed330cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga558e75051b36d46845370c65eed330cc">&#9670;&nbsp;</a></span>CSU_SA_NSA_USDHC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSU_SA_NSA_USDHC2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CSU_SA_NSA_USDHC2_SHIFT)) &amp; CSU_SA_NSA_USDHC2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NSA_USDHC2 - Non-secure access policy indicator bit 0b0..Secure access for the corresponding type-1 master 0b1..Non-secure access for the corresponding type-1 master </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
