# --- CRITICAL CONFIGURATION SETTINGS FOR ARTIX-7/NEXYS A7 ---
# These ensure the FPGA's configuration voltage and I/O banks are correctly initialized.
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
# -----------------------------------------------------------

## Clock signal
set_property -dict { PACKAGE_PIN E3    IOSTANDARD LVCMOS33 } [get_ports { CLK100MHZ }]; 
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {CLK100MHZ}];

## CPU Reset Button (Used as RSTN, Active Low reset)
set_property -dict { PACKAGE_PIN C12    IOSTANDARD LVCMOS33 } [get_ports { RSTN }]; 

## Switches (SW[5:0] for setting Minutes/Seconds)
set_property -dict { PACKAGE_PIN J15    IOSTANDARD LVCMOS33 } [get_ports { SW[0] }]; 
set_property -dict { PACKAGE_PIN L16    IOSTANDARD LVCMOS33 } [get_ports { SW[1] }]; 
set_property -dict { PACKAGE_PIN M13    IOSTANDARD LVCMOS33 } [get_ports { SW[2] }]; 
set_property -dict { PACKAGE_PIN R15    IOSTANDARD LVCMOS33 } [get_ports { SW[3] }]; 
set_property -dict { PACKAGE_PIN R17    IOSTANDARD LVCMOS33 } [get_ports { SW[4] }]; 
set_property -dict { PACKAGE_PIN T18    IOSTANDARD LVCMOS33 } [get_ports { SW[5] }]; 

## LEDs (LED[15:0] for Lap Count Tally & Timer Done Flash)
set_property -dict { PACKAGE_PIN H17    IOSTANDARD LVCMOS33 } [get_ports { LED[0] }]; 
set_property -dict { PACKAGE_PIN K15    IOSTANDARD LVCMOS33 } [get_ports { LED[1] }]; 
set_property -dict { PACKAGE_PIN J13    IOSTANDARD LVCMOS33 } [get_ports { LED[2] }]; 
set_property -dict { PACKAGE_PIN N14    IOSTANDARD LVCMOS33 } [get_ports { LED[3] }]; 
set_property -dict { PACKAGE_PIN R18    IOSTANDARD LVCMOS33 } [get_ports { LED[4] }]; 
set_property -dict { PACKAGE_PIN V17    IOSTANDARD LVCMOS33 } [get_ports { LED[5] }]; 
set_property -dict { PACKAGE_PIN U17    IOSTANDARD LVCMOS33 } [get_ports { LED[6] }]; 
set_property -dict { PACKAGE_PIN U16    IOSTANDARD LVCMOS33 } [get_ports { LED[7] }]; 
set_property -dict { PACKAGE_PIN V16    IOSTANDARD LVCMOS33 } [get_ports { LED[8] }]; 
set_property -dict { PACKAGE_PIN T15    IOSTANDARD LVCMOS33 } [get_ports { LED[9] }]; 
set_property -dict { PACKAGE_PIN U14    IOSTANDARD LVCMOS33 } [get_ports { LED[10] }]; 
set_property -dict { PACKAGE_PIN T16    IOSTANDARD LVCMOS33 } [get_ports { LED[11] }]; 
set_property -dict { PACKAGE_PIN V15    IOSTANDARD LVCMOS33 } [get_ports { LED[12] }]; 
set_property -dict { PACKAGE_PIN V14    IOSTANDARD LVCMOS33 } [get_ports { LED[13] }]; 
set_property -dict { PACKAGE_PIN V12    IOSTANDARD LVCMOS33 } [get_ports { LED[14] }]; 
set_property -dict { PACKAGE_PIN V11    IOSTANDARD LVCMOS33 } [get_ports { LED[15] }]; 

## Push Buttons (Control and Manual Reset)
set_property -dict { PACKAGE_PIN N17    IOSTANDARD LVCMOS33 } [get_ports { BTN_LAP }]; 
set_property -dict { PACKAGE_PIN M18    IOSTANDARD LVCMOS33 } [get_ports { BTN_MODE }]; 
set_property -dict { PACKAGE_PIN P17    IOSTANDARD LVCMOS33 } [get_ports { BTN_SET }]; 
set_property -dict { PACKAGE_PIN M17    IOSTANDARD LVCMOS33 } [get_ports { BTN_START_STOP }];
set_property -dict { PACKAGE_PIN P18    IOSTANDARD LVCMOS33 } [get_ports { BTN_RST }]; 

## 7-Segment Display Segments (Active Low, mapped to Verilog seg[6:0])
set_property -dict { PACKAGE_PIN T10    IOSTANDARD LVCMOS33 } [get_ports { seg[0] }]; 
set_property -dict { PACKAGE_PIN R10    IOSTANDARD LVCMOS33 } [get_ports { seg[1] }]; 
set_property -dict { PACKAGE_PIN K16    IOSTANDARD LVCMOS33 } [get_ports { seg[2] }]; 
set_property -dict { PACKAGE_PIN K13    IOSTANDARD LVCMOS33 } [get_ports { seg[3] }]; 
set_property -dict { PACKAGE_PIN P15    IOSTANDARD LVCMOS33 } [get_ports { seg[4] }]; 
set_property -dict { PACKAGE_PIN T11    IOSTANDARD LVCMOS33 } [get_ports { seg[5] }]; 
set_property -dict { PACKAGE_PIN L18    IOSTANDARD LVCMOS33 } [get_ports { seg[6] }]; 

## Decimal Point (DP - Used for Colon/Dot)
set_property -dict { PACKAGE_PIN H15    IOSTANDARD LVCMOS33 } [get_ports { DP }]; 

## 7-Segment Display Cathodes (Active Low, mapped to Verilog an[5:0])
set_property -dict { PACKAGE_PIN J17    IOSTANDARD LVCMOS33 } [get_ports { an[0] }]; 
set_property -dict { PACKAGE_PIN J18    IOSTANDARD LVCMOS33 } [get_ports { an[1] }]; 
set_property -dict { PACKAGE_PIN T9     IOSTANDARD LVCMOS33 } [get_ports { an[2] }]; 
set_property -dict { PACKAGE_PIN J14    IOSTANDARD LVCMOS33 } [get_ports { an[3] }]; 
set_property -dict { PACKAGE_PIN P14    IOSTANDARD LVCMOS33 } [get_ports { an[4] }]; 
set_property -dict { PACKAGE_PIN T14    IOSTANDARD LVCMOS33 } [get_ports { an[5] }];
