// Seed: 3615561079
module module_0 ();
  reg id_1;
  always @(posedge id_1) begin : LABEL_0
    if (1) begin : LABEL_1
      id_1 = id_1;
    end
  end
  always @(negedge -1) begin : LABEL_2
    if ("") id_1 <= -1;
    else id_1 = 1;
  end
  bit id_2;
  always @(1)
    if (1) id_2 <= id_1;
    else id_2 <= id_2;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    output wire id_2,
    input uwire id_3,
    input supply1 id_4,
    input supply1 id_5
);
  assign id_2 = id_4;
  wire [-1 : -1] id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_0 = id_7 ? -1 ^ 1 : 1;
endmodule
