FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SMELLIE_PULSE";
2"VCC\G";
3"TELLIE_PULSE";
4"VCC\G";
5"GND\G";
6"GND\G";
7"TELLIE_DELAY_OUT_TTL";
8"VEE\G";
9"VEE\G";
10"TELLIE_PULSE_OUT";
11"GND\G";
12"TELLIE_DELAY_BUF_N";
13"SMELLIE_DELAY_BUF_N";
14"VEE\G";
15"GND\G";
16"SMELLIE_DELAY_OUT";
17"VCC\G";
18"SMELLIE_DELAY_OUT_TTL";
19"SMELLIE_PRE_DELAY_TTL";
20"TELLIE_PRE_DELAY_TTL";
21"SMELLIE_DELAY_BUF_P";
22"TELLIE_DELAY_BUF_P";
23"TELLIE_DELAY_OUT";
24"SMELLIE_PULSE_OUT";
25"VTT\G";
26"UN$1$CSMD0603$I10$B";
27"TELLIE_PRE_DELAY_ECL";
28"SMELLIE_PRE_DELAY_ECL";
%"MC10H125"
"1","(-1100,3175)","0","ecl","I1";
;
ROOM"ELLIE"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl"
$LOCATION"U35"
CDS_LOCATION"U35"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"12"17;
"GND"
$PN"20"15;
"VEE"
$PN"10"14;
"Q4"
$PN"17"0;
"Q3"
$PN"15"0;
"Q2"
$PN"7"20;
"Q1"
$PN"5"19;
"D4* \B"
$PN"18"0;
"D3* \B"
$PN"13"0;
"D2* \B"
$PN"8"12;
"D1* \B"
$PN"3"13;
"D4"
$PN"19"0;
"D3"
$PN"14"0;
"D2"
$PN"9"22;
"D1"
$PN"4"21;
"VBB"
$PN"2"0;
%"CSMD0603"
"1","(-2725,2825)","0","capacitors","I10";
;
ROOM"ELLIE"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
$LOCATION"C41"
CDS_LOCATION"C41"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"26;
"A<0>"
$PN"1"6;
%"CSMD0603"
"1","(-2400,1575)","0","capacitors","I11";
;
ROOM"ELLIE"
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
POSTOL"10%"
$LOCATION"C42"
CDS_LOCATION"C42"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"5;
"A<0>"
$PN"1"4;
%"CSMD0603"
"1","(-2075,1575)","0","capacitors","I12";
;
ROOM"ELLIE"
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
POSTOL"10%"
TOL"10%"
CDS_LIB"capacitors"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
$LOCATION"C44"
CDS_LOCATION"C44"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"9;
"A<0>"
$PN"1"5;
%"CSMD0603"
"1","(-1350,3650)","0","capacitors","I13";
;
ROOM"ELLIE"
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
$LOCATION"C45"
CDS_LOCATION"C45"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"15;
"A<0>"
$PN"1"14;
%"CSMD0603"
"1","(-900,3650)","0","capacitors","I14";
;
ROOM"ELLIE"
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
POSTOL"10%"
TOL"10%"
CDS_LIB"capacitors"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
TOL_ON_OFF"ON"
$LOCATION"C46"
CDS_LOCATION"C46"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"17;
"A<0>"
$PN"1"15;
%"CSMD0603"
"1","(-2200,3650)","0","capacitors","I15";
;
VALUE"0.1UF"
ROOM"ELLIE"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
$LOCATION"C43"
CDS_LOCATION"C43"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"11;
"A<0>"
$PN"1"8;
%"RSMD0805"
"1","(-1400,2775)","1","resistors","I17";
;
ROOM"ELLIE"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
$LOCATION"R37"
CDS_LOCATION"R37"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"25;
"B<0>"
$PN"2"21;
%"RSMD0805"
"1","(-1425,2800)","1","resistors","I18";
;
ROOM"ELLIE"
VALUE"50"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
$LOCATION"R36"
CDS_LOCATION"R36"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"25;
"B<0>"
$PN"2"13;
%"RSMD0805"
"1","(-1525,2800)","1","resistors","I19";
;
ROOM"ELLIE"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
$LOCATION"R35"
CDS_LOCATION"R35"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"25;
"B<0>"
$PN"2"12;
%"RSMD0805"
"1","(-1550,2800)","1","resistors","I20";
;
ROOM"ELLIE"
VALUE"50"
POSTOL"5%"
PACKTYPE"0805"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
$LOCATION"R34"
CDS_LOCATION"R34"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"25;
"B<0>"
$PN"2"22;
%"RSMD0805"
"1","(-3075,2800)","1","resistors","I21";
;
VALUE"50"
ROOM"ELLIE"
PACKTYPE"0805"
POSTOL"5%"
CDS_LIB"resistors"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
$LOCATION"R33"
CDS_LOCATION"R33"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"25;
"B<0>"
$PN"2"28;
%"RSMD0805"
"1","(-3100,2800)","1","resistors","I22";
;
ROOM"ELLIE"
VALUE"50"
PACKTYPE"0805"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
$LOCATION"R32"
CDS_LOCATION"R32"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"25;
"B<0>"
$PN"2"27;
%"OUTPORT"
"1","(-675,2225)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"16;
%"OUTPORT"
"1","(-675,2100)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"23;
%"OUTPORT"
"1","(-675,1975)","0","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"24;
%"OUTPORT"
"1","(-675,1850)","0","standard","I29";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"10;
%"MC10H124"
"1","(-2225,1925)","0","ecl","I3";
;
ROOM"ELLIE"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl"
$LOCATION"U33"
CDS_LOCATION"U33"
$SEC"1"
CDS_SEC"1";
"COMMON"
$PN"8"2;
"GND"
$PN"20"5;
"VCC"
$PN"12"4;
"VEE"
$PN"10"9;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"0;
"D_OUT"
$PN"18"10;
"C_OUT"
$PN"19"24;
"B_OUT"
$PN"2"23;
"A_OUT"
$PN"3"16;
"D_IN"
$PN"14"3;
"C_IN"
$PN"13"1;
"B_IN"
$PN"9"7;
"A_IN"
$PN"7"18;
%"MC10H116"
"1","(-2200,3175)","0","ecl","I30";
;
ROOM"ELLIE"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175"
$LOCATION"U34"
CDS_LOCATION"U34"
$SEC"1"
CDS_SEC"1";
"Q1"
$PN"4"21;
"Q1* \B"
$PN"3"13;
"Q3"
$PN"19"0;
"Q3* \B"
$PN"18"0;
"D1"
$PN"7"28;
"D1* \B"
$PN"5"26;
"D3* \B"
$PN"15"0;
"GND2"
$PN"20"11;
"GND1"
$PN"2"11;
"VEE"
$PN"10"8;
"VBB"
$PN"14"26;
"Q2"
$PN"9"22;
"Q2* \B"
$PN"8"12;
"D3"
$PN"17"0;
"D2* \B"
$PN"12"26;
"D2"
$PN"13"27;
%"OUTPORT"
"1","(-25,3325)","0","standard","I31";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"19;
%"OUTPORT"
"1","(-25,3250)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"20;
%"INPORT"
"1","(-3100,2175)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"INPORT"
"1","(-3100,2100)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(-3100,1975)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-3100,1875)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"INPORT"
"1","(-3225,3325)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"28;
%"INPORT"
"1","(-3225,3225)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"27;
END.
