

================================================================
== Vivado HLS Report for 'posit16_to_double'
================================================================
* Date:           Sat Feb 15 06:58:54 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.562 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      438| 6.562 ns | 2.874 us |    1|  438|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |        0|      224|        16|          -|          -| 0 ~ 14 |    no    |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 230
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 230 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 21 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 5 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.28>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%ui_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %ui) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:52]   --->   Operation 231 'read' 'ui_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (2.42ns)   --->   "%icmp_ln54 = icmp eq i16 %ui_read, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:54]   --->   Operation 232 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (1.86ns)   --->   "br i1 %icmp_ln54, label %._crit_edge, label %1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:54]   --->   Operation 233 'br' <Predicate = true> <Delay = 1.86>
ST_1 : Operation 234 [1/1] (2.42ns)   --->   "%icmp_ln55 = icmp eq i16 %ui_read, -32768" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:55]   --->   Operation 234 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln54)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (1.86ns)   --->   "br i1 %icmp_ln55, label %._crit_edge, label %2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:55]   --->   Operation 235 'br' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%neg = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %ui_read, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:58]   --->   Operation 236 'bitselect' 'neg' <Predicate = (!icmp_ln54 & !icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (1.76ns)   --->   "br i1 %neg, label %3, label %._crit_edge2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:59]   --->   Operation 237 'br' <Predicate = (!icmp_ln54 & !icmp_ln55)> <Delay = 1.76>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i16 %ui_read to i15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:60]   --->   Operation 238 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln54 & !icmp_ln55 & neg)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.99ns)   --->   "%xor_ln60 = xor i15 %trunc_ln60, -1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:60]   --->   Operation 239 'xor' 'xor_ln60' <Predicate = (!icmp_ln54 & !icmp_ln55 & neg)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i15 %xor_ln60 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:60]   --->   Operation 240 'zext' 'zext_ln60' <Predicate = (!icmp_ln54 & !icmp_ln55 & neg)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (1.76ns)   --->   "br label %._crit_edge2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:61]   --->   Operation 241 'br' <Predicate = (!icmp_ln54 & !icmp_ln55 & neg)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.12>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%p_01 = phi i16 [ %zext_ln60, %3 ], [ %ui_read, %2 ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:60]   --->   Operation 242 'phi' 'p_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i16 %p_01 to i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:68]   --->   Operation 243 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%regSign = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 14)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:68]   --->   Operation 244 'bitselect' 'regSign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 14)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 245 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln72 = shl i16 %p_01, 2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 246 'shl' 'shl_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 13)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 247 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.97ns)   --->   "%xor_ln70 = xor i1 %tmp_31, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 248 'xor' 'xor_ln70' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (2.14ns)   --->   "br i1 %xor_ln70, label %.critedge, label %4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 249 'br' <Predicate = true> <Delay = 2.14>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%shl_ln72_1 = shl i16 %p_01, 3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 250 'shl' 'shl_ln72_1' <Predicate = (!xor_ln70)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 12)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 251 'bitselect' 'tmp_32' <Predicate = (!xor_ln70)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.97ns)   --->   "%xor_ln70_1 = xor i1 %tmp_32, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 252 'xor' 'xor_ln70_1' <Predicate = (!xor_ln70)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (2.14ns)   --->   "br i1 %xor_ln70_1, label %.critedge, label %5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 253 'br' <Predicate = (!xor_ln70)> <Delay = 2.14>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln72_2 = shl i16 %p_01, 4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 254 'shl' 'shl_ln72_2' <Predicate = (!xor_ln70 & !xor_ln70_1)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 11)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 255 'bitselect' 'tmp_34' <Predicate = (!xor_ln70 & !xor_ln70_1)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.97ns)   --->   "%xor_ln70_2 = xor i1 %tmp_34, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 256 'xor' 'xor_ln70_2' <Predicate = (!xor_ln70 & !xor_ln70_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (2.14ns)   --->   "br i1 %xor_ln70_2, label %.critedge, label %6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 257 'br' <Predicate = (!xor_ln70 & !xor_ln70_1)> <Delay = 2.14>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln72_3 = shl i16 %p_01, 5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 258 'shl' 'shl_ln72_3' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 10)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 259 'bitselect' 'tmp_35' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.97ns)   --->   "%xor_ln70_3 = xor i1 %tmp_35, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 260 'xor' 'xor_ln70_3' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (2.14ns)   --->   "br i1 %xor_ln70_3, label %.critedge, label %7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 261 'br' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2)> <Delay = 2.14>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln72_4 = shl i16 %p_01, 6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 262 'shl' 'shl_ln72_4' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 9)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 263 'bitselect' 'tmp_36' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.97ns)   --->   "%xor_ln70_4 = xor i1 %tmp_36, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 264 'xor' 'xor_ln70_4' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (2.14ns)   --->   "br i1 %xor_ln70_4, label %.critedge, label %8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 265 'br' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3)> <Delay = 2.14>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln72_5 = shl i16 %p_01, 7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 266 'shl' 'shl_ln72_5' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 8)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 267 'bitselect' 'tmp_37' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.97ns)   --->   "%xor_ln70_5 = xor i1 %tmp_37, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 268 'xor' 'xor_ln70_5' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (2.14ns)   --->   "br i1 %xor_ln70_5, label %.critedge, label %9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 269 'br' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4)> <Delay = 2.14>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln72_6 = shl i16 %p_01, 8" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 270 'shl' 'shl_ln72_6' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 7)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 271 'bitselect' 'tmp_38' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.97ns)   --->   "%xor_ln70_6 = xor i1 %tmp_38, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 272 'xor' 'xor_ln70_6' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (2.14ns)   --->   "br i1 %xor_ln70_6, label %.critedge, label %10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 273 'br' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5)> <Delay = 2.14>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln72_7 = shl i16 %p_01, 9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 274 'shl' 'shl_ln72_7' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 6)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 275 'bitselect' 'tmp_39' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.97ns)   --->   "%xor_ln70_7 = xor i1 %tmp_39, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 276 'xor' 'xor_ln70_7' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (2.14ns)   --->   "br i1 %xor_ln70_7, label %.critedge, label %11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 277 'br' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6)> <Delay = 2.14>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln72_8 = shl i16 %p_01, 10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 278 'shl' 'shl_ln72_8' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 5)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 279 'bitselect' 'tmp_40' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.97ns)   --->   "%xor_ln70_8 = xor i1 %tmp_40, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 280 'xor' 'xor_ln70_8' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (2.14ns)   --->   "br i1 %xor_ln70_8, label %.critedge, label %12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 281 'br' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7)> <Delay = 2.14>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln72_9 = shl i16 %p_01, 11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 282 'shl' 'shl_ln72_9' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 283 'bitselect' 'tmp_41' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.97ns)   --->   "%xor_ln70_9 = xor i1 %tmp_41, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 284 'xor' 'xor_ln70_9' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (2.14ns)   --->   "br i1 %xor_ln70_9, label %.critedge, label %13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 285 'br' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8)> <Delay = 2.14>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln72_10 = shl i16 %p_01, 12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 286 'shl' 'shl_ln72_10' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 3)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 287 'bitselect' 'tmp_42' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.97ns)   --->   "%xor_ln70_10 = xor i1 %tmp_42, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 288 'xor' 'xor_ln70_10' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (2.14ns)   --->   "br i1 %xor_ln70_10, label %.critedge, label %14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 289 'br' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9)> <Delay = 2.14>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%shl_ln72_11 = shl i16 %p_01, 13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 290 'shl' 'shl_ln72_11' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9 & !xor_ln70_10)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 2)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 291 'bitselect' 'tmp_43' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9 & !xor_ln70_10)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.97ns)   --->   "%xor_ln70_11 = xor i1 %tmp_43, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 292 'xor' 'xor_ln70_11' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9 & !xor_ln70_10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (2.14ns)   --->   "br i1 %xor_ln70_11, label %.critedge, label %15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 293 'br' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9 & !xor_ln70_10)> <Delay = 2.14>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%shl_ln72_12 = shl i16 %p_01, 14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 294 'shl' 'shl_ln72_12' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9 & !xor_ln70_10 & !xor_ln70_11)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_01, i32 1)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 295 'bitselect' 'tmp_44' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9 & !xor_ln70_10 & !xor_ln70_11)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.97ns)   --->   "%xor_ln70_12 = xor i1 %tmp_44, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 296 'xor' 'xor_ln70_12' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9 & !xor_ln70_10 & !xor_ln70_11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (2.14ns)   --->   "br i1 %xor_ln70_12, label %.critedge, label %16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 297 'br' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9 & !xor_ln70_10 & !xor_ln70_11)> <Delay = 2.14>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_4_13)   --->   "%shl_ln72_13 = shl i16 %p_01, 15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 298 'shl' 'shl_ln72_13' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9 & !xor_ln70_10 & !xor_ln70_11 & !xor_ln70_12)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.97ns)   --->   "%xor_ln70_13 = xor i1 %trunc_ln68, %tmp" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 299 'xor' 'xor_ln70_13' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9 & !xor_ln70_10 & !xor_ln70_11 & !xor_ln70_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.80ns) (out node of the LUT)   --->   "%p_tmp_4_13 = select i1 %xor_ln70_13, i16 %shl_ln72_13, i16 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 300 'select' 'p_tmp_4_13' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9 & !xor_ln70_10 & !xor_ln70_11 & !xor_ln70_12)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%p_10_cast = zext i1 %xor_ln70_13 to i4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 301 'zext' 'p_10_cast' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9 & !xor_ln70_10 & !xor_ln70_11 & !xor_ln70_12)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.99ns)   --->   "%p_11_cast_cast_cast = select i1 %xor_ln70_13, i4 -2, i4 -1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 302 'select' 'p_11_cast_cast_cast' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9 & !xor_ln70_10 & !xor_ln70_11 & !xor_ln70_12)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (2.14ns)   --->   "br label %.critedge"   --->   Operation 303 'br' <Predicate = (!xor_ln70 & !xor_ln70_1 & !xor_ln70_2 & !xor_ln70_3 & !xor_ln70_4 & !xor_ln70_5 & !xor_ln70_6 & !xor_ln70_7 & !xor_ln70_8 & !xor_ln70_9 & !xor_ln70_10 & !xor_ln70_11 & !xor_ln70_12)> <Delay = 2.14>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%icmp_ln70_lcssa = phi i1 [ true, %._crit_edge2 ], [ true, %4 ], [ true, %5 ], [ true, %6 ], [ true, %7 ], [ true, %8 ], [ true, %9 ], [ true, %10 ], [ true, %11 ], [ true, %12 ], [ true, %13 ], [ true, %14 ], [ true, %15 ], [ %xor_ln70_13, %16 ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 304 'phi' 'icmp_ln70_lcssa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_0_lcssa = phi i16 [ %shl_ln72, %._crit_edge2 ], [ %shl_ln72_1, %4 ], [ %shl_ln72_2, %5 ], [ %shl_ln72_3, %6 ], [ %shl_ln72_4, %7 ], [ %shl_ln72_5, %8 ], [ %shl_ln72_6, %9 ], [ %shl_ln72_7, %10 ], [ %shl_ln72_8, %11 ], [ %shl_ln72_9, %12 ], [ %shl_ln72_10, %13 ], [ %shl_ln72_11, %14 ], [ %shl_ln72_12, %15 ], [ %p_tmp_4_13, %16 ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:72]   --->   Operation 305 'phi' 'tmp_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%remaining_0_lcssa = phi i4 [ -2, %._crit_edge2 ], [ -3, %4 ], [ -4, %5 ], [ -5, %6 ], [ -6, %7 ], [ -7, %8 ], [ -8, %9 ], [ 7, %10 ], [ 6, %11 ], [ 5, %12 ], [ 4, %13 ], [ 3, %14 ], [ 2, %15 ], [ %p_10_cast, %16 ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 306 'phi' 'remaining_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%regCount_0_lcssa = phi i4 [ 1, %._crit_edge2 ], [ 2, %4 ], [ 3, %5 ], [ 4, %6 ], [ 5, %7 ], [ 6, %8 ], [ 7, %9 ], [ -8, %10 ], [ -7, %11 ], [ -6, %12 ], [ -5, %13 ], [ -4, %14 ], [ -3, %15 ], [ %p_11_cast_cast_cast, %16 ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70]   --->   Operation 307 'phi' 'regCount_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i4 %remaining_0_lcssa to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:78]   --->   Operation 308 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i4 %regCount_0_lcssa to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:78]   --->   Operation 309 'zext' 'zext_ln78_1' <Predicate = (!regSign)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (1.73ns)   --->   "%add_ln78 = add i4 %regCount_0_lcssa, -1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:78]   --->   Operation 310 'add' 'add_ln78' <Predicate = (regSign)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i4 %add_ln78 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:78]   --->   Operation 311 'zext' 'zext_ln78_2' <Predicate = (regSign)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (1.73ns)   --->   "%sub_ln78 = sub i5 0, %zext_ln78_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:78]   --->   Operation 312 'sub' 'sub_ln78' <Predicate = (!regSign)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (1.21ns)   --->   "%k = select i1 %regSign, i5 %zext_ln78_2, i5 %sub_ln78" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:78]   --->   Operation 313 'select' 'k' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (1.76ns)   --->   "br i1 %icmp_ln70_lcssa, label %17, label %.critedge._crit_edge_ifconv" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:81]   --->   Operation 314 'br' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_45 = shl i16 %tmp_0_lcssa, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:82]   --->   Operation 315 'shl' 'tmp_45' <Predicate = (icmp_ln70_lcssa)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (1.73ns)   --->   "%remaining = add i5 -1, %zext_ln78" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:83]   --->   Operation 316 'add' 'remaining' <Predicate = (icmp_ln70_lcssa)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (1.76ns)   --->   "br label %.critedge._crit_edge_ifconv" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:84]   --->   Operation 317 'br' <Predicate = (icmp_ln70_lcssa)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.99>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%remaining_1 = phi i5 [ %remaining, %17 ], [ %zext_ln78, %.critedge ]"   --->   Operation 318 'phi' 'remaining_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_1 = phi i16 [ %tmp_45, %17 ], [ %tmp_0_lcssa, %.critedge ]"   --->   Operation 319 'phi' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (1.36ns)   --->   "%icmp_ln88 = icmp sgt i5 %remaining_1, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:88]   --->   Operation 320 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_1, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:89]   --->   Operation 321 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_47 = shl i16 %tmp_1, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:90]   --->   Operation 322 'shl' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (1.78ns)   --->   "%remaining_2 = add i5 -1, %remaining_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:91]   --->   Operation 323 'add' 'remaining_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.97ns)   --->   "%and_ln88 = and i1 %icmp_ln88, %tmp_46" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:88]   --->   Operation 324 'and' 'and_ln88' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (1.21ns)   --->   "%remaining_3 = select i1 %icmp_ln88, i5 %remaining_2, i5 %remaining_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:88]   --->   Operation 325 'select' 'remaining_3' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_48 = select i1 %icmp_ln88, i16 %tmp_47, i16 %tmp_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:88]   --->   Operation 326 'select' 'tmp_48' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i1 %and_ln88 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:97]   --->   Operation 327 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (1.76ns)   --->   "br label %18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:97]   --->   Operation 328 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 6.56>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%frac_0 = phi double [ 1.000000e+00, %.critedge._crit_edge_ifconv ], [ %frac_1, %_ifconv ]"   --->   Operation 329 'phi' 'frac_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%bitVal_0 = phi double [ 5.000000e-01, %.critedge._crit_edge_ifconv ], [ %bitVal, %_ifconv ]"   --->   Operation 330 'phi' 'bitVal_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_3 = phi i16 [ %tmp_48, %.critedge._crit_edge_ifconv ], [ %tmp_50, %_ifconv ]"   --->   Operation 331 'phi' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %.critedge._crit_edge_ifconv ], [ %i, %_ifconv ]"   --->   Operation 332 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i4 %i_0 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:97]   --->   Operation 333 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (1.36ns)   --->   "%icmp_ln97 = icmp slt i5 %zext_ln97_1, %remaining_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:97]   --->   Operation 334 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 14, i64 0) nounwind"   --->   Operation 335 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:97]   --->   Operation 336 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %_ifconv, label %19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:97]   --->   Operation 337 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_3, i32 15)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:98]   --->   Operation 338 'bitselect' 'tmp_49' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_50 = shl i16 %tmp_3, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:102]   --->   Operation 339 'shl' 'tmp_50' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i5 %k to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 340 'sext' 'sext_ln107' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_5 : Operation 341 [8/8] (6.56ns)   --->   "%y_assign = sitofp i32 %sext_ln107 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 341 'sitodp' 'y_assign' <Predicate = (!icmp_ln97)> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 342 [8/8] (6.56ns)   --->   "%y_assign_1 = sitofp i32 %zext_ln97 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 342 'sitodp' 'y_assign_1' <Predicate = (!icmp_ln97)> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.36>
ST_6 : Operation 343 [14/14] (4.36ns)   --->   "%frac = fadd double %frac_0, %bitVal_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99]   --->   Operation 343 'dadd' 'frac' <Predicate = (tmp_49)> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [10/10] (4.31ns)   --->   "%bitVal = fmul double %bitVal_0, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:101]   --->   Operation 344 'dmul' 'bitVal' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.36>
ST_7 : Operation 345 [13/14] (4.36ns)   --->   "%frac = fadd double %frac_0, %bitVal_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99]   --->   Operation 345 'dadd' 'frac' <Predicate = (tmp_49)> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 346 [9/10] (4.31ns)   --->   "%bitVal = fmul double %bitVal_0, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:101]   --->   Operation 346 'dmul' 'bitVal' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.36>
ST_8 : Operation 347 [12/14] (4.36ns)   --->   "%frac = fadd double %frac_0, %bitVal_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99]   --->   Operation 347 'dadd' 'frac' <Predicate = (tmp_49)> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 348 [8/10] (4.31ns)   --->   "%bitVal = fmul double %bitVal_0, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:101]   --->   Operation 348 'dmul' 'bitVal' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.36>
ST_9 : Operation 349 [11/14] (4.36ns)   --->   "%frac = fadd double %frac_0, %bitVal_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99]   --->   Operation 349 'dadd' 'frac' <Predicate = (tmp_49)> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 350 [7/10] (4.31ns)   --->   "%bitVal = fmul double %bitVal_0, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:101]   --->   Operation 350 'dmul' 'bitVal' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.36>
ST_10 : Operation 351 [10/14] (4.36ns)   --->   "%frac = fadd double %frac_0, %bitVal_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99]   --->   Operation 351 'dadd' 'frac' <Predicate = (tmp_49)> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 352 [6/10] (4.31ns)   --->   "%bitVal = fmul double %bitVal_0, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:101]   --->   Operation 352 'dmul' 'bitVal' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.36>
ST_11 : Operation 353 [9/14] (4.36ns)   --->   "%frac = fadd double %frac_0, %bitVal_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99]   --->   Operation 353 'dadd' 'frac' <Predicate = (tmp_49)> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 354 [5/10] (4.31ns)   --->   "%bitVal = fmul double %bitVal_0, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:101]   --->   Operation 354 'dmul' 'bitVal' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.36>
ST_12 : Operation 355 [8/14] (4.36ns)   --->   "%frac = fadd double %frac_0, %bitVal_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99]   --->   Operation 355 'dadd' 'frac' <Predicate = (tmp_49)> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [4/10] (4.31ns)   --->   "%bitVal = fmul double %bitVal_0, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:101]   --->   Operation 356 'dmul' 'bitVal' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.36>
ST_13 : Operation 357 [7/14] (4.36ns)   --->   "%frac = fadd double %frac_0, %bitVal_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99]   --->   Operation 357 'dadd' 'frac' <Predicate = (tmp_49)> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 358 [3/10] (4.31ns)   --->   "%bitVal = fmul double %bitVal_0, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:101]   --->   Operation 358 'dmul' 'bitVal' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.36>
ST_14 : Operation 359 [6/14] (4.36ns)   --->   "%frac = fadd double %frac_0, %bitVal_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99]   --->   Operation 359 'dadd' 'frac' <Predicate = (tmp_49)> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [2/10] (4.31ns)   --->   "%bitVal = fmul double %bitVal_0, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:101]   --->   Operation 360 'dmul' 'bitVal' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.36>
ST_15 : Operation 361 [5/14] (4.36ns)   --->   "%frac = fadd double %frac_0, %bitVal_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99]   --->   Operation 361 'dadd' 'frac' <Predicate = (tmp_49)> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 362 [1/10] (4.31ns)   --->   "%bitVal = fmul double %bitVal_0, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:101]   --->   Operation 362 'dmul' 'bitVal' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.36>
ST_16 : Operation 363 [4/14] (4.36ns)   --->   "%frac = fadd double %frac_0, %bitVal_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99]   --->   Operation 363 'dadd' 'frac' <Predicate = (tmp_49)> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.36>
ST_17 : Operation 364 [3/14] (4.36ns)   --->   "%frac = fadd double %frac_0, %bitVal_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99]   --->   Operation 364 'dadd' 'frac' <Predicate = (tmp_49)> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.36>
ST_18 : Operation 365 [2/14] (4.36ns)   --->   "%frac = fadd double %frac_0, %bitVal_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99]   --->   Operation 365 'dadd' 'frac' <Predicate = (tmp_49)> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.36>
ST_19 : Operation 366 [1/14] (4.36ns)   --->   "%frac = fadd double %frac_0, %bitVal_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99]   --->   Operation 366 'dadd' 'frac' <Predicate = (tmp_49)> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.48>
ST_20 : Operation 367 [1/1] (1.48ns)   --->   "%frac_1 = select i1 %tmp_49, double %frac, double %frac_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:98]   --->   Operation 367 'select' 'frac_1' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 368 [1/1] (0.00ns)   --->   "br label %18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:97]   --->   Operation 368 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 5> <Delay = 6.56>
ST_21 : Operation 369 [7/8] (6.56ns)   --->   "%y_assign = sitofp i32 %sext_ln107 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 369 'sitodp' 'y_assign' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 370 [7/8] (6.56ns)   --->   "%y_assign_1 = sitofp i32 %zext_ln97 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 370 'sitodp' 'y_assign_1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 6> <Delay = 6.56>
ST_22 : Operation 371 [6/8] (6.56ns)   --->   "%y_assign = sitofp i32 %sext_ln107 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 371 'sitodp' 'y_assign' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 372 [6/8] (6.56ns)   --->   "%y_assign_1 = sitofp i32 %zext_ln97 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 372 'sitodp' 'y_assign_1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 7> <Delay = 6.56>
ST_23 : Operation 373 [5/8] (6.56ns)   --->   "%y_assign = sitofp i32 %sext_ln107 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 373 'sitodp' 'y_assign' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 374 [5/8] (6.56ns)   --->   "%y_assign_1 = sitofp i32 %zext_ln97 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 374 'sitodp' 'y_assign_1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 8> <Delay = 6.56>
ST_24 : Operation 375 [4/8] (6.56ns)   --->   "%y_assign = sitofp i32 %sext_ln107 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 375 'sitodp' 'y_assign' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 376 [4/8] (6.56ns)   --->   "%y_assign_1 = sitofp i32 %zext_ln97 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 376 'sitodp' 'y_assign_1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 9> <Delay = 6.56>
ST_25 : Operation 377 [3/8] (6.56ns)   --->   "%y_assign = sitofp i32 %sext_ln107 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 377 'sitodp' 'y_assign' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 378 [3/8] (6.56ns)   --->   "%y_assign_1 = sitofp i32 %zext_ln97 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 378 'sitodp' 'y_assign_1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 10> <Delay = 6.56>
ST_26 : Operation 379 [2/8] (6.56ns)   --->   "%y_assign = sitofp i32 %sext_ln107 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 379 'sitodp' 'y_assign' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 380 [2/8] (6.56ns)   --->   "%y_assign_1 = sitofp i32 %zext_ln97 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 380 'sitodp' 'y_assign_1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 11> <Delay = 6.56>
ST_27 : Operation 381 [1/8] (6.56ns)   --->   "%y_assign = sitofp i32 %sext_ln107 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 381 'sitodp' 'y_assign' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 382 [1/8] (6.56ns)   --->   "%y_assign_1 = sitofp i32 %zext_ln97 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 382 'sitodp' 'y_assign_1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 12> <Delay = 3.62>
ST_28 : Operation 383 [182/182] (3.62ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 383 'call' 'tmp_i' <Predicate = true> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 384 [182/182] (3.62ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 384 'call' 'tmp_i1' <Predicate = true> <Delay = 3.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 13> <Delay = 4.37>
ST_29 : Operation 385 [181/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 385 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 386 [181/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 386 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 14> <Delay = 4.37>
ST_30 : Operation 387 [180/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 387 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 388 [180/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 388 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 15> <Delay = 4.37>
ST_31 : Operation 389 [179/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 389 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 390 [179/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 390 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 16> <Delay = 4.37>
ST_32 : Operation 391 [178/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 391 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 392 [178/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 392 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 17> <Delay = 4.37>
ST_33 : Operation 393 [177/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 393 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 394 [177/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 394 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 18> <Delay = 4.37>
ST_34 : Operation 395 [176/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 395 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 396 [176/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 396 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 19> <Delay = 4.37>
ST_35 : Operation 397 [175/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 397 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 398 [175/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 398 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 20> <Delay = 4.37>
ST_36 : Operation 399 [174/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 399 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 400 [174/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 400 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 21> <Delay = 4.37>
ST_37 : Operation 401 [173/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 401 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 402 [173/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 402 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 22> <Delay = 4.37>
ST_38 : Operation 403 [172/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 403 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 404 [172/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 404 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 23> <Delay = 4.37>
ST_39 : Operation 405 [171/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 405 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 406 [171/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 406 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 24> <Delay = 4.37>
ST_40 : Operation 407 [170/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 407 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 408 [170/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 408 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 25> <Delay = 4.37>
ST_41 : Operation 409 [169/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 409 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 410 [169/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 410 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 26> <Delay = 4.37>
ST_42 : Operation 411 [168/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 411 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 412 [168/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 412 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 27> <Delay = 4.37>
ST_43 : Operation 413 [167/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 413 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 414 [167/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 414 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 28> <Delay = 4.37>
ST_44 : Operation 415 [166/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 415 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 416 [166/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 416 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 29> <Delay = 4.37>
ST_45 : Operation 417 [165/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 417 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 418 [165/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 418 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 30> <Delay = 4.37>
ST_46 : Operation 419 [164/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 419 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 420 [164/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 420 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 31> <Delay = 4.37>
ST_47 : Operation 421 [163/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 421 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 422 [163/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 422 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 32> <Delay = 4.37>
ST_48 : Operation 423 [162/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 423 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 424 [162/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 424 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 33> <Delay = 4.37>
ST_49 : Operation 425 [161/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 425 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 426 [161/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 426 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 34> <Delay = 4.37>
ST_50 : Operation 427 [160/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 427 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 428 [160/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 428 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 35> <Delay = 4.37>
ST_51 : Operation 429 [159/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 429 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 430 [159/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 430 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 36> <Delay = 4.37>
ST_52 : Operation 431 [158/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 431 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 432 [158/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 432 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 37> <Delay = 4.37>
ST_53 : Operation 433 [157/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 433 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 434 [157/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 434 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 38> <Delay = 4.37>
ST_54 : Operation 435 [156/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 435 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 436 [156/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 436 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 39> <Delay = 4.37>
ST_55 : Operation 437 [155/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 437 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 438 [155/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 438 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 40> <Delay = 4.37>
ST_56 : Operation 439 [154/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 439 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 440 [154/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 440 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 41> <Delay = 4.37>
ST_57 : Operation 441 [153/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 441 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 442 [153/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 442 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 42> <Delay = 4.37>
ST_58 : Operation 443 [152/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 443 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 444 [152/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 444 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 43> <Delay = 4.37>
ST_59 : Operation 445 [151/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 445 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 446 [151/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 446 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 44> <Delay = 4.37>
ST_60 : Operation 447 [150/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 447 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 448 [150/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 448 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 45> <Delay = 4.37>
ST_61 : Operation 449 [149/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 449 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 450 [149/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 450 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 46> <Delay = 4.37>
ST_62 : Operation 451 [148/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 451 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 452 [148/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 452 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 47> <Delay = 4.37>
ST_63 : Operation 453 [147/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 453 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 454 [147/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 454 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 48> <Delay = 4.37>
ST_64 : Operation 455 [146/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 455 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 456 [146/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 456 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 49> <Delay = 4.37>
ST_65 : Operation 457 [145/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 457 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 458 [145/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 458 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 50> <Delay = 4.37>
ST_66 : Operation 459 [144/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 459 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 460 [144/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 460 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 51> <Delay = 4.37>
ST_67 : Operation 461 [143/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 461 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 462 [143/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 462 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 52> <Delay = 4.37>
ST_68 : Operation 463 [142/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 463 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 464 [142/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 464 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 53> <Delay = 4.37>
ST_69 : Operation 465 [141/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 465 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 466 [141/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 466 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 54> <Delay = 4.37>
ST_70 : Operation 467 [140/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 467 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 468 [140/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 468 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 55> <Delay = 4.37>
ST_71 : Operation 469 [139/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 469 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 470 [139/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 470 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 56> <Delay = 4.37>
ST_72 : Operation 471 [138/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 471 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 472 [138/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 472 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 57> <Delay = 4.37>
ST_73 : Operation 473 [137/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 473 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 474 [137/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 474 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 58> <Delay = 4.37>
ST_74 : Operation 475 [136/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 475 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 476 [136/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 476 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 59> <Delay = 4.37>
ST_75 : Operation 477 [135/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 477 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 478 [135/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 478 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 60> <Delay = 4.37>
ST_76 : Operation 479 [134/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 479 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 480 [134/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 480 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 61> <Delay = 4.37>
ST_77 : Operation 481 [133/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 481 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 482 [133/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 482 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 62> <Delay = 4.37>
ST_78 : Operation 483 [132/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 483 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 484 [132/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 484 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 63> <Delay = 4.37>
ST_79 : Operation 485 [131/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 485 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 486 [131/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 486 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 64> <Delay = 4.37>
ST_80 : Operation 487 [130/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 487 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 488 [130/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 488 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 65> <Delay = 4.37>
ST_81 : Operation 489 [129/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 489 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 490 [129/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 490 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 66> <Delay = 4.37>
ST_82 : Operation 491 [128/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 491 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 492 [128/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 492 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 67> <Delay = 4.37>
ST_83 : Operation 493 [127/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 493 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 494 [127/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 494 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 68> <Delay = 4.37>
ST_84 : Operation 495 [126/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 495 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 496 [126/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 496 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 69> <Delay = 4.37>
ST_85 : Operation 497 [125/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 497 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 498 [125/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 498 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 70> <Delay = 4.37>
ST_86 : Operation 499 [124/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 499 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 500 [124/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 500 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 71> <Delay = 4.37>
ST_87 : Operation 501 [123/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 501 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_87 : Operation 502 [123/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 502 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 72> <Delay = 4.37>
ST_88 : Operation 503 [122/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 503 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 504 [122/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 504 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 73> <Delay = 4.37>
ST_89 : Operation 505 [121/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 505 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 506 [121/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 506 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 74> <Delay = 4.37>
ST_90 : Operation 507 [120/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 507 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 508 [120/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 508 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 75> <Delay = 4.37>
ST_91 : Operation 509 [119/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 509 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 510 [119/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 510 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 76> <Delay = 4.37>
ST_92 : Operation 511 [118/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 511 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 512 [118/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 512 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 77> <Delay = 4.37>
ST_93 : Operation 513 [117/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 513 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 514 [117/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 514 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 78> <Delay = 4.37>
ST_94 : Operation 515 [116/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 515 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 516 [116/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 516 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 79> <Delay = 4.37>
ST_95 : Operation 517 [115/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 517 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_95 : Operation 518 [115/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 518 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 80> <Delay = 4.37>
ST_96 : Operation 519 [114/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 519 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 520 [114/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 520 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 81> <Delay = 4.37>
ST_97 : Operation 521 [113/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 521 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_97 : Operation 522 [113/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 522 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 82> <Delay = 4.37>
ST_98 : Operation 523 [112/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 523 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_98 : Operation 524 [112/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 524 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 83> <Delay = 4.37>
ST_99 : Operation 525 [111/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 525 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 526 [111/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 526 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 84> <Delay = 4.37>
ST_100 : Operation 527 [110/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 527 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_100 : Operation 528 [110/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 528 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 85> <Delay = 4.37>
ST_101 : Operation 529 [109/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 529 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_101 : Operation 530 [109/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 530 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 86> <Delay = 4.37>
ST_102 : Operation 531 [108/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 531 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_102 : Operation 532 [108/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 532 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 87> <Delay = 4.37>
ST_103 : Operation 533 [107/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 533 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_103 : Operation 534 [107/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 534 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 88> <Delay = 4.37>
ST_104 : Operation 535 [106/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 535 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_104 : Operation 536 [106/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 536 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 89> <Delay = 4.37>
ST_105 : Operation 537 [105/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 537 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_105 : Operation 538 [105/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 538 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 90> <Delay = 4.37>
ST_106 : Operation 539 [104/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 539 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_106 : Operation 540 [104/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 540 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 91> <Delay = 4.37>
ST_107 : Operation 541 [103/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 541 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_107 : Operation 542 [103/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 542 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 92> <Delay = 4.37>
ST_108 : Operation 543 [102/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 543 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 544 [102/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 544 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 93> <Delay = 4.37>
ST_109 : Operation 545 [101/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 545 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 546 [101/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 546 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 94> <Delay = 4.37>
ST_110 : Operation 547 [100/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 547 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 548 [100/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 548 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 95> <Delay = 4.37>
ST_111 : Operation 549 [99/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 549 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_111 : Operation 550 [99/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 550 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 96> <Delay = 4.37>
ST_112 : Operation 551 [98/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 551 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_112 : Operation 552 [98/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 552 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 97> <Delay = 4.37>
ST_113 : Operation 553 [97/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 553 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_113 : Operation 554 [97/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 554 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 98> <Delay = 4.37>
ST_114 : Operation 555 [96/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 555 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 556 [96/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 556 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 99> <Delay = 4.37>
ST_115 : Operation 557 [95/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 557 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_115 : Operation 558 [95/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 558 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 100> <Delay = 4.37>
ST_116 : Operation 559 [94/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 559 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_116 : Operation 560 [94/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 560 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 101> <Delay = 4.37>
ST_117 : Operation 561 [93/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 561 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_117 : Operation 562 [93/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 562 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 102> <Delay = 4.37>
ST_118 : Operation 563 [92/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 563 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_118 : Operation 564 [92/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 564 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 103> <Delay = 4.37>
ST_119 : Operation 565 [91/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 565 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_119 : Operation 566 [91/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 566 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 104> <Delay = 4.37>
ST_120 : Operation 567 [90/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 567 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 568 [90/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 568 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 105> <Delay = 4.37>
ST_121 : Operation 569 [89/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 569 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_121 : Operation 570 [89/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 570 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 106> <Delay = 4.37>
ST_122 : Operation 571 [88/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 571 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_122 : Operation 572 [88/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 572 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 107> <Delay = 4.37>
ST_123 : Operation 573 [87/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 573 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_123 : Operation 574 [87/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 574 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 108> <Delay = 4.37>
ST_124 : Operation 575 [86/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 575 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_124 : Operation 576 [86/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 576 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 109> <Delay = 4.37>
ST_125 : Operation 577 [85/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 577 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_125 : Operation 578 [85/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 578 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 110> <Delay = 4.37>
ST_126 : Operation 579 [84/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 579 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_126 : Operation 580 [84/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 580 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 111> <Delay = 4.37>
ST_127 : Operation 581 [83/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 581 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_127 : Operation 582 [83/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 582 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 112> <Delay = 4.37>
ST_128 : Operation 583 [82/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 583 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 584 [82/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 584 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 113> <Delay = 4.37>
ST_129 : Operation 585 [81/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 585 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 586 [81/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 586 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 114> <Delay = 4.37>
ST_130 : Operation 587 [80/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 587 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_130 : Operation 588 [80/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 588 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 115> <Delay = 4.37>
ST_131 : Operation 589 [79/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 589 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_131 : Operation 590 [79/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 590 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 116> <Delay = 4.37>
ST_132 : Operation 591 [78/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 591 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_132 : Operation 592 [78/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 592 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 117> <Delay = 4.37>
ST_133 : Operation 593 [77/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 593 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_133 : Operation 594 [77/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 594 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 118> <Delay = 4.37>
ST_134 : Operation 595 [76/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 595 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 596 [76/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 596 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 119> <Delay = 4.37>
ST_135 : Operation 597 [75/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 597 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 598 [75/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 598 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 120> <Delay = 4.37>
ST_136 : Operation 599 [74/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 599 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_136 : Operation 600 [74/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 600 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 121> <Delay = 4.37>
ST_137 : Operation 601 [73/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 601 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_137 : Operation 602 [73/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 602 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 122> <Delay = 4.37>
ST_138 : Operation 603 [72/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 603 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 604 [72/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 604 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 139 <SV = 123> <Delay = 4.37>
ST_139 : Operation 605 [71/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 605 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_139 : Operation 606 [71/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 606 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 124> <Delay = 4.37>
ST_140 : Operation 607 [70/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 607 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_140 : Operation 608 [70/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 608 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 125> <Delay = 4.37>
ST_141 : Operation 609 [69/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 609 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_141 : Operation 610 [69/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 610 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 142 <SV = 126> <Delay = 4.37>
ST_142 : Operation 611 [68/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 611 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_142 : Operation 612 [68/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 612 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 143 <SV = 127> <Delay = 4.37>
ST_143 : Operation 613 [67/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 613 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_143 : Operation 614 [67/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 614 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 144 <SV = 128> <Delay = 4.37>
ST_144 : Operation 615 [66/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 615 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_144 : Operation 616 [66/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 616 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 145 <SV = 129> <Delay = 4.37>
ST_145 : Operation 617 [65/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 617 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_145 : Operation 618 [65/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 618 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 146 <SV = 130> <Delay = 4.37>
ST_146 : Operation 619 [64/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 619 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_146 : Operation 620 [64/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 620 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 147 <SV = 131> <Delay = 4.37>
ST_147 : Operation 621 [63/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 621 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_147 : Operation 622 [63/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 622 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 148 <SV = 132> <Delay = 4.37>
ST_148 : Operation 623 [62/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 623 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_148 : Operation 624 [62/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 624 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 149 <SV = 133> <Delay = 4.37>
ST_149 : Operation 625 [61/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 625 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_149 : Operation 626 [61/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 626 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 134> <Delay = 4.37>
ST_150 : Operation 627 [60/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 627 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 628 [60/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 628 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 151 <SV = 135> <Delay = 4.37>
ST_151 : Operation 629 [59/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 629 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_151 : Operation 630 [59/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 630 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 136> <Delay = 4.37>
ST_152 : Operation 631 [58/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 631 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_152 : Operation 632 [58/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 632 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 137> <Delay = 4.37>
ST_153 : Operation 633 [57/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 633 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_153 : Operation 634 [57/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 634 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 138> <Delay = 4.37>
ST_154 : Operation 635 [56/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 635 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_154 : Operation 636 [56/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 636 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 139> <Delay = 4.37>
ST_155 : Operation 637 [55/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 637 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_155 : Operation 638 [55/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 638 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 140> <Delay = 4.37>
ST_156 : Operation 639 [54/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 639 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_156 : Operation 640 [54/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 640 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 141> <Delay = 4.37>
ST_157 : Operation 641 [53/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 641 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_157 : Operation 642 [53/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 642 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 142> <Delay = 4.37>
ST_158 : Operation 643 [52/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 643 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_158 : Operation 644 [52/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 644 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 159 <SV = 143> <Delay = 4.37>
ST_159 : Operation 645 [51/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 645 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_159 : Operation 646 [51/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 646 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 160 <SV = 144> <Delay = 4.37>
ST_160 : Operation 647 [50/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 647 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_160 : Operation 648 [50/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 648 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 161 <SV = 145> <Delay = 4.37>
ST_161 : Operation 649 [49/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 649 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_161 : Operation 650 [49/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 650 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 146> <Delay = 4.37>
ST_162 : Operation 651 [48/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 651 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_162 : Operation 652 [48/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 652 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 163 <SV = 147> <Delay = 4.37>
ST_163 : Operation 653 [47/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 653 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_163 : Operation 654 [47/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 654 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 164 <SV = 148> <Delay = 4.37>
ST_164 : Operation 655 [46/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 655 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_164 : Operation 656 [46/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 656 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 165 <SV = 149> <Delay = 4.37>
ST_165 : Operation 657 [45/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 657 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_165 : Operation 658 [45/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 658 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 166 <SV = 150> <Delay = 4.37>
ST_166 : Operation 659 [44/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 659 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_166 : Operation 660 [44/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 660 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 167 <SV = 151> <Delay = 4.37>
ST_167 : Operation 661 [43/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 661 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_167 : Operation 662 [43/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 662 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 168 <SV = 152> <Delay = 4.37>
ST_168 : Operation 663 [42/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 663 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_168 : Operation 664 [42/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 664 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 169 <SV = 153> <Delay = 4.37>
ST_169 : Operation 665 [41/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 665 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_169 : Operation 666 [41/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 666 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 170 <SV = 154> <Delay = 4.37>
ST_170 : Operation 667 [40/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 667 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_170 : Operation 668 [40/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 668 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 171 <SV = 155> <Delay = 4.37>
ST_171 : Operation 669 [39/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 669 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_171 : Operation 670 [39/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 670 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 172 <SV = 156> <Delay = 4.37>
ST_172 : Operation 671 [38/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 671 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_172 : Operation 672 [38/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 672 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 173 <SV = 157> <Delay = 4.37>
ST_173 : Operation 673 [37/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 673 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_173 : Operation 674 [37/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 674 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 174 <SV = 158> <Delay = 4.37>
ST_174 : Operation 675 [36/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 675 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_174 : Operation 676 [36/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 676 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 175 <SV = 159> <Delay = 4.37>
ST_175 : Operation 677 [35/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 677 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_175 : Operation 678 [35/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 678 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 176 <SV = 160> <Delay = 4.37>
ST_176 : Operation 679 [34/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 679 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_176 : Operation 680 [34/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 680 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 177 <SV = 161> <Delay = 4.37>
ST_177 : Operation 681 [33/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 681 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_177 : Operation 682 [33/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 682 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 178 <SV = 162> <Delay = 4.37>
ST_178 : Operation 683 [32/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 683 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_178 : Operation 684 [32/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 684 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 179 <SV = 163> <Delay = 4.37>
ST_179 : Operation 685 [31/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 685 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_179 : Operation 686 [31/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 686 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 180 <SV = 164> <Delay = 4.37>
ST_180 : Operation 687 [30/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 687 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_180 : Operation 688 [30/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 688 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 165> <Delay = 4.37>
ST_181 : Operation 689 [29/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 689 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_181 : Operation 690 [29/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 690 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 182 <SV = 166> <Delay = 4.37>
ST_182 : Operation 691 [28/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 691 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_182 : Operation 692 [28/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 692 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 183 <SV = 167> <Delay = 4.37>
ST_183 : Operation 693 [27/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 693 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_183 : Operation 694 [27/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 694 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 184 <SV = 168> <Delay = 4.37>
ST_184 : Operation 695 [26/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 695 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_184 : Operation 696 [26/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 696 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 185 <SV = 169> <Delay = 4.37>
ST_185 : Operation 697 [25/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 697 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_185 : Operation 698 [25/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 698 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 186 <SV = 170> <Delay = 4.37>
ST_186 : Operation 699 [24/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 699 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_186 : Operation 700 [24/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 700 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 187 <SV = 171> <Delay = 4.37>
ST_187 : Operation 701 [23/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 701 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_187 : Operation 702 [23/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 702 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 188 <SV = 172> <Delay = 4.37>
ST_188 : Operation 703 [22/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 703 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_188 : Operation 704 [22/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 704 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 189 <SV = 173> <Delay = 4.37>
ST_189 : Operation 705 [21/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 705 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_189 : Operation 706 [21/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 706 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 190 <SV = 174> <Delay = 4.37>
ST_190 : Operation 707 [20/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 707 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_190 : Operation 708 [20/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 708 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 191 <SV = 175> <Delay = 4.37>
ST_191 : Operation 709 [19/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 709 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_191 : Operation 710 [19/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 710 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 192 <SV = 176> <Delay = 4.37>
ST_192 : Operation 711 [18/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 711 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_192 : Operation 712 [18/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 712 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 193 <SV = 177> <Delay = 4.37>
ST_193 : Operation 713 [17/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 713 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_193 : Operation 714 [17/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 714 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 194 <SV = 178> <Delay = 4.37>
ST_194 : Operation 715 [16/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 715 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_194 : Operation 716 [16/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 716 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 195 <SV = 179> <Delay = 4.37>
ST_195 : Operation 717 [15/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 717 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_195 : Operation 718 [15/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 718 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 196 <SV = 180> <Delay = 4.37>
ST_196 : Operation 719 [14/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 719 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_196 : Operation 720 [14/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 720 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 197 <SV = 181> <Delay = 4.37>
ST_197 : Operation 721 [13/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 721 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_197 : Operation 722 [13/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 722 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 198 <SV = 182> <Delay = 4.37>
ST_198 : Operation 723 [12/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 723 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_198 : Operation 724 [12/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 724 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 199 <SV = 183> <Delay = 4.37>
ST_199 : Operation 725 [11/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 725 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_199 : Operation 726 [11/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 726 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 200 <SV = 184> <Delay = 4.37>
ST_200 : Operation 727 [10/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 727 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_200 : Operation 728 [10/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 728 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 201 <SV = 185> <Delay = 4.37>
ST_201 : Operation 729 [9/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 729 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_201 : Operation 730 [9/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 730 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 202 <SV = 186> <Delay = 4.37>
ST_202 : Operation 731 [8/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 731 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_202 : Operation 732 [8/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 732 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 203 <SV = 187> <Delay = 4.37>
ST_203 : Operation 733 [7/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 733 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_203 : Operation 734 [7/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 734 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 204 <SV = 188> <Delay = 4.37>
ST_204 : Operation 735 [6/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 735 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_204 : Operation 736 [6/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 736 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 205 <SV = 189> <Delay = 4.37>
ST_205 : Operation 737 [5/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 737 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_205 : Operation 738 [5/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 738 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 206 <SV = 190> <Delay = 4.37>
ST_206 : Operation 739 [4/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 739 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_206 : Operation 740 [4/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 740 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 207 <SV = 191> <Delay = 4.37>
ST_207 : Operation 741 [3/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 741 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_207 : Operation 742 [3/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 742 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 208 <SV = 192> <Delay = 4.37>
ST_208 : Operation 743 [2/182] (4.37ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 743 'call' 'tmp_i' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_208 : Operation 744 [2/182] (4.37ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 744 'call' 'tmp_i1' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 209 <SV = 193> <Delay = 3.66>
ST_209 : Operation 745 [1/182] (3.66ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double 4.000000e+00, double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 745 'call' 'tmp_i' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_209 : Operation 746 [1/182] (3.66ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double 2.000000e+00, double %y_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 746 'call' 'tmp_i1' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 210 <SV = 194> <Delay = 4.31>
ST_210 : Operation 747 [10/10] (4.31ns)   --->   "%tmp_s = fmul double %tmp_i, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 747 'dmul' 'tmp_s' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 195> <Delay = 4.31>
ST_211 : Operation 748 [9/10] (4.31ns)   --->   "%tmp_s = fmul double %tmp_i, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 748 'dmul' 'tmp_s' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 196> <Delay = 4.31>
ST_212 : Operation 749 [8/10] (4.31ns)   --->   "%tmp_s = fmul double %tmp_i, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 749 'dmul' 'tmp_s' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 197> <Delay = 4.31>
ST_213 : Operation 750 [7/10] (4.31ns)   --->   "%tmp_s = fmul double %tmp_i, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 750 'dmul' 'tmp_s' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 198> <Delay = 4.31>
ST_214 : Operation 751 [6/10] (4.31ns)   --->   "%tmp_s = fmul double %tmp_i, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 751 'dmul' 'tmp_s' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 199> <Delay = 4.31>
ST_215 : Operation 752 [5/10] (4.31ns)   --->   "%tmp_s = fmul double %tmp_i, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 752 'dmul' 'tmp_s' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 200> <Delay = 4.31>
ST_216 : Operation 753 [4/10] (4.31ns)   --->   "%tmp_s = fmul double %tmp_i, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 753 'dmul' 'tmp_s' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 201> <Delay = 4.31>
ST_217 : Operation 754 [3/10] (4.31ns)   --->   "%tmp_s = fmul double %tmp_i, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 754 'dmul' 'tmp_s' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 202> <Delay = 4.31>
ST_218 : Operation 755 [2/10] (4.31ns)   --->   "%tmp_s = fmul double %tmp_i, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 755 'dmul' 'tmp_s' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 203> <Delay = 4.31>
ST_219 : Operation 756 [1/10] (4.31ns)   --->   "%tmp_s = fmul double %tmp_i, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 756 'dmul' 'tmp_s' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 204> <Delay = 4.31>
ST_220 : Operation 757 [10/10] (4.31ns)   --->   "%result = fmul double %tmp_s, %frac_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 757 'dmul' 'result' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 205> <Delay = 4.31>
ST_221 : Operation 758 [9/10] (4.31ns)   --->   "%result = fmul double %tmp_s, %frac_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 758 'dmul' 'result' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 206> <Delay = 4.31>
ST_222 : Operation 759 [8/10] (4.31ns)   --->   "%result = fmul double %tmp_s, %frac_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 759 'dmul' 'result' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 207> <Delay = 4.31>
ST_223 : Operation 760 [7/10] (4.31ns)   --->   "%result = fmul double %tmp_s, %frac_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 760 'dmul' 'result' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 208> <Delay = 4.31>
ST_224 : Operation 761 [6/10] (4.31ns)   --->   "%result = fmul double %tmp_s, %frac_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 761 'dmul' 'result' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 209> <Delay = 4.31>
ST_225 : Operation 762 [5/10] (4.31ns)   --->   "%result = fmul double %tmp_s, %frac_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 762 'dmul' 'result' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 210> <Delay = 4.31>
ST_226 : Operation 763 [4/10] (4.31ns)   --->   "%result = fmul double %tmp_s, %frac_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 763 'dmul' 'result' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 211> <Delay = 4.31>
ST_227 : Operation 764 [3/10] (4.31ns)   --->   "%result = fmul double %tmp_s, %frac_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 764 'dmul' 'result' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 212> <Delay = 4.31>
ST_228 : Operation 765 [2/10] (4.31ns)   --->   "%result = fmul double %tmp_s, %frac_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 765 'dmul' 'result' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 213> <Delay = 4.31>
ST_229 : Operation 766 [1/10] (4.31ns)   --->   "%result = fmul double %tmp_s, %frac_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107]   --->   Operation 766 'dmul' 'result' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 214> <Delay = 2.85>
ST_230 : Operation 767 [1/1] (1.86ns)   --->   "br i1 %neg, label %20, label %._crit_edge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:108]   --->   Operation 767 'br' <Predicate = (!icmp_ln54 & !icmp_ln55)> <Delay = 1.86>
ST_230 : Operation 768 [1/1] (0.00ns)   --->   "%bitcast_ln108 = bitcast double %result to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:108]   --->   Operation 768 'bitcast' 'bitcast_ln108' <Predicate = (!icmp_ln54 & !icmp_ln55 & neg)> <Delay = 0.00>
ST_230 : Operation 769 [1/1] (0.99ns)   --->   "%xor_ln108 = xor i64 %bitcast_ln108, -9223372036854775808" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:108]   --->   Operation 769 'xor' 'xor_ln108' <Predicate = (!icmp_ln54 & !icmp_ln55 & neg)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 770 [1/1] (0.00ns)   --->   "%bitcast_ln108_1 = bitcast i64 %xor_ln108 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:108]   --->   Operation 770 'bitcast' 'bitcast_ln108_1' <Predicate = (!icmp_ln54 & !icmp_ln55 & neg)> <Delay = 0.00>
ST_230 : Operation 771 [1/1] (1.86ns)   --->   "br label %._crit_edge" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:108]   --->   Operation 771 'br' <Predicate = (!icmp_ln54 & !icmp_ln55 & neg)> <Delay = 1.86>
ST_230 : Operation 772 [1/1] (0.00ns)   --->   "%p_0 = phi double [ %bitcast_ln108_1, %20 ], [ 0.000000e+00, %0 ], [ %result, %19 ], [ 0x7FF8000000000000, %1 ]"   --->   Operation 772 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 773 [1/1] (0.00ns)   --->   "ret double %p_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:109]   --->   Operation 773 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.29ns
The critical path consists of the following:
	wire read on port 'ui' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:52) [26]  (0 ns)
	'icmp' operation ('icmp_ln55', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:55) [30]  (2.43 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) ('bitcast_ln108_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:108) [176]  (1.86 ns)

 <State 2>: 3.13ns
The critical path consists of the following:
	'phi' operation ('p_01', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:60) with incoming values : ('ui', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:52) ('zext_ln60', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:60) [41]  (0 ns)
	'xor' operation ('xor_ln70_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70) [52]  (0.978 ns)
	multiplexor before 'phi' operation ('icmp_ln70_lcssa', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70) with incoming values : ('xor_ln70_13', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70) [117]  (2.15 ns)

 <State 3>: 2.95ns
The critical path consists of the following:
	'phi' operation ('regCount_0_lcssa', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70) with incoming values : ('p_11_cast_cast_cast', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:70) [120]  (0 ns)
	'sub' operation ('sub_ln78', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:78) [125]  (1.74 ns)
	'select' operation ('k', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:78) [126]  (1.22 ns)

 <State 4>: 3ns
The critical path consists of the following:
	'phi' operation ('remaining') with incoming values : ('zext_ln78', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:78) ('remaining', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:83) [133]  (0 ns)
	'add' operation ('remaining', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:91) [138]  (1.78 ns)
	'select' operation ('remaining', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:88) [140]  (1.22 ns)

 <State 5>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('y', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [163]  (6.56 ns)

 <State 6>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99) [156]  (4.37 ns)

 <State 7>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99) [156]  (4.37 ns)

 <State 8>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99) [156]  (4.37 ns)

 <State 9>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99) [156]  (4.37 ns)

 <State 10>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99) [156]  (4.37 ns)

 <State 11>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99) [156]  (4.37 ns)

 <State 12>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99) [156]  (4.37 ns)

 <State 13>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99) [156]  (4.37 ns)

 <State 14>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99) [156]  (4.37 ns)

 <State 15>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99) [156]  (4.37 ns)

 <State 16>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99) [156]  (4.37 ns)

 <State 17>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99) [156]  (4.37 ns)

 <State 18>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99) [156]  (4.37 ns)

 <State 19>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:99) [156]  (4.37 ns)

 <State 20>: 1.48ns
The critical path consists of the following:
	'select' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:98) [157]  (1.48 ns)

 <State 21>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('y', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [163]  (6.56 ns)

 <State 22>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('y', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [163]  (6.56 ns)

 <State 23>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('y', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [163]  (6.56 ns)

 <State 24>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('y', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [163]  (6.56 ns)

 <State 25>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('y', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [163]  (6.56 ns)

 <State 26>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('y', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [163]  (6.56 ns)

 <State 27>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('y', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [163]  (6.56 ns)

 <State 28>: 3.63ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (3.63 ns)

 <State 29>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 30>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 31>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 32>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 33>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 34>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 35>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 36>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 37>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 38>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 39>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 40>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 41>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 42>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 43>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 44>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 45>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 46>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 47>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 48>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 49>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 50>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 51>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 52>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 53>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 54>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 55>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 56>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 57>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 58>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 59>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 60>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 61>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 62>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 63>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 64>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 65>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 66>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 67>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 68>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 69>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 70>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 71>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 72>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 73>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 74>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 75>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 76>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 77>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 78>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 79>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 80>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 81>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 82>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 83>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 84>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 85>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 86>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 87>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 88>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 89>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 90>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 91>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 92>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 93>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 94>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 95>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 96>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 97>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 98>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 99>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 100>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 101>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 102>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 103>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 104>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 105>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 106>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 107>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 108>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 109>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 110>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 111>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 112>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 113>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 114>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 115>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 116>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 117>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 118>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 119>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 120>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 121>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 122>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 123>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 124>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 125>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 126>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 127>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 128>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 129>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 130>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 131>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 132>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 133>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 134>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 135>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 136>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 137>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 138>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 139>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 140>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 141>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 142>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 143>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 144>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 145>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 146>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 147>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 148>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 149>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 150>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 151>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 152>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 153>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 154>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 155>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 156>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 157>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 158>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 159>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 160>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 161>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 162>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 163>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 164>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 165>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 166>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 167>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 168>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 169>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 170>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 171>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 172>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 173>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 174>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 175>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 176>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 177>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 178>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 179>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 180>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 181>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 182>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 183>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 184>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 185>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 186>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 187>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 188>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 189>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 190>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 191>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 192>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 193>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 194>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 195>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 196>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 197>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 198>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 199>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 200>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 201>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 202>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 203>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 204>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 205>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 206>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 207>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 208>: 4.38ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (4.38 ns)

 <State 209>: 3.67ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) to 'pow_generic<double>' [164]  (3.67 ns)

 <State 210>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [167]  (4.32 ns)

 <State 211>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [167]  (4.32 ns)

 <State 212>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [167]  (4.32 ns)

 <State 213>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [167]  (4.32 ns)

 <State 214>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [167]  (4.32 ns)

 <State 215>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [167]  (4.32 ns)

 <State 216>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [167]  (4.32 ns)

 <State 217>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [167]  (4.32 ns)

 <State 218>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [167]  (4.32 ns)

 <State 219>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [167]  (4.32 ns)

 <State 220>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('result', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [168]  (4.32 ns)

 <State 221>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('result', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [168]  (4.32 ns)

 <State 222>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('result', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [168]  (4.32 ns)

 <State 223>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('result', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [168]  (4.32 ns)

 <State 224>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('result', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [168]  (4.32 ns)

 <State 225>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('result', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [168]  (4.32 ns)

 <State 226>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('result', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [168]  (4.32 ns)

 <State 227>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('result', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [168]  (4.32 ns)

 <State 228>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('result', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [168]  (4.32 ns)

 <State 229>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('result', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) [168]  (4.32 ns)

 <State 230>: 2.85ns
The critical path consists of the following:
	'xor' operation ('xor_ln108', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:108) [172]  (0.99 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) ('bitcast_ln108_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:108) [176]  (1.86 ns)
	'phi' operation ('result') with incoming values : ('result', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:107) ('bitcast_ln108_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:108) [176]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
