```verilog
module comparator_4bit(
    input [3:0] A,
    input [3:0] B,
    output A_greater,
    output A_equal,
    output A_less
);

    wire [3:0] diff; // To store the result of A - B
    wire borrow_out; // To capture the final borrow bit

    // Perform subtraction using bitwise logic
    assign borrow_out = (A < B);
    assign diff = A - B;

    // Determine the resulting signals based on subtraction outcome
    assign A_greater = (diff != 4'b0000) && !borrow_out;
    assign A_equal = (diff == 4'b0000);
    assign A_less = borrow_out;

endmodule
```
