platform=xilinx_u250_gen3x16_xdma_4_1_202210_1
freqHz=200

[hls]
flow_target=vitis
clock_uncertainty=15%
syn.file=./src/k_d_mult.cpp
syn.file_cflags=./src/k_d_mult.cpp,-I./include/ -I../../common/include/
syn.top=k_bls12_377_d_mult
syn.compile.pipeline_flush_in_task=always
package.output.format=xo
