[9]  “In situ scanning electron microscope comparison 
studies on electromigration of Cu and Cu(Sn) alloys for 
advanced chip interconnects”, K.Lee, C.Hu, and K.Tu, 
Journal of Applied Physics, Vol.78, No.7 (1 October 
1995), p.4428. 
[10] “Electromigration in Metals”, Paul Ho and Thomas 
Kwok, Reports on Progress in Physics, Vol.52, Part 1 
(1989), p.301. 
[11] “Theoretical and Experimental Study of 
Electromigration”, Jian Zhao, “Electromigration and 
Electronic Device Degradation”, John Wiley and Sons, 
1994, p.167. 
[12] “On the unusual electromigration behaviour of copper 
interconnects”, E.Glickman and M.Nathan, Journal of 
Applied Physics, Vol.80, No.7 (1 October 1996), p.3782. 
[13] “Surface Electromigration in Copper Interconnects”, 
N.McCusker, H.Gamble, and B.Armstrong, Proceedings 
of the International Reliability Physics Symposium (IRPS 
1999), March 1999, p.270. 
[14] “Hot-Carrier Effects in MOS Devices”, Eiji Takeda, 
Cary Yang, and Akemi Miura-Hamada, Academic Press, 
November 1995. 
[15] “Dynamic Degradation in MOSFET’s — Part I: The 
Physical Effects”, Martin Brox and Werner Weber, IEEE 
Transactions on Electron Devices, Vol.38, No.8 (August 
1991), p.1852. 
[16] “Data Storage in NOS: Lifetime and Carrier-to-Noise 
Measurements”, Bruce Terris and Robert Barrett, IEEE 
Transactions on Electron Devices, Vol.42, No.5 (May 
1995), p.944. 
[17] “How do Hot Carriers Degrade N-Channel MOSFETs?”, 
Kaizad Mistry and Brian Doyle, IEEE Circuits and 
Devices, Vol.11, No.1 (January 1995), p.28. 
[18] “Hot-carrier Damage in AC-Stressed Deep 
Submicrometer CMOS Technologies”, A.Bravaix, 
D.Doguenheim, N.Revil, and E.Vincent, IEEE 
Integrated Reliability Workshop (IRW’99) Final Report, 
October 1999, p.61. 
[19] “Hot-carrier Degradation Evolution in Deep 
Submicrometer CMOS Technologies”, A.Bravaix, IEEE 
Integrated Reliability Workshop (IRW’99) Final Report, 
October 1999, p.174. 
[20] “Reduction of Signal Voltage of DRAM Cell Induced by 
Discharge of Trapped Charges in Nano-meter Thick 
Dual Dielectric Film”, J.Kumagai, K.Toita, S.Kaki, and 
S.Sawada, Proceedings of the International Reliability 
Physics Symposium (IRPS 1990), April 1990, p.170. 
[21] “Extended (1.1-2.9eV) Hot-Carrier Induced Photon 
Emission in n-Channel MOSFETs”, M.Lanzoni, 
E.Sangiorgi, C.Fiegna, and B.Riccò, International 
Electron Devices Meeting (IEDM’90) Technical Digest, 
December 1990, p.69. 
[22] “Time-Resolved Optical Characterisation of Electrical 
Activity in Integrated Circuits”, James Tsang, Jeffrey 
[23] “Setting the Trap for Hot Carriers”, Shian Aur, Charvaka 
Duvvury, and William Hunter, IEEE Circuits and 
Devices, Vol.11, No.4 (July 1995), p.18. 
[24] “Design Considerations for CMOS Digital Circuits with 
Improved Hot-Carrier Reliability”, Yusuf Leblebici, 
IEEE Journal of Solid-state Circuits, Vol.31, No.7 (July 
1996), p.1014. 
[25] “Hot-Carrier-Induced Alterations of MOSFET 
Capacitances: A Quantitative Monitor for Electrical 
Degradation”, David Esseni, Augusto Pieracci, Manrico 
Quadrelli, and Bruno Riccò, IEEE Transactions on 
Electron Devices, Vol.45, No.11 (November 1998), 
p.2319. 
[26] “Mobile ion effects in low-temperature silicon oxides”, 
N.Young, A.Gill, and I.Clarence, Journal of Applied 
Physics, Vol.66, No.1 (1 July 1989), p.187. 
[27] “Built-in Reliability Through Sodium Elimination”, Jeff 
Chinn, Yueh-Se Ho, and Mike Chang, Proceedings of 
the International Reliability Physics Symposium (IRPS 
1994), April 1994, p.249. 
[28] “Failure Modes and Mechanisms for VLSI ICs — A 
Review”, Fausto Fantini and Carlo Morandi, IEE 
Proceedings — Part G: Electronic Circuits and Systems, 
Vol.132, No.3 (June 1985), p.74. 
[29] “An Accelerated Sodium Resistance Test for IC 
Passivation Films”, Charlie Hong, Brent Henson, Tony 
Scelsi, and Robert Hance, Proceedings of the 
International Reliability Physics Symposium (IRPS 
1996), May 1996, p.318. 
[30] “Building a High-Performance, Programmable Secure 
Coprocessor”, Sean Smith and Steve Weingart, 
Computer Networks, Vol.31, No.4 (April 1999), p.831. 
[31] “Memory LSI Reliability”, Masao Fukuma, Hiroshi 
Furuta, and Masahide Takada, Proceedings of the IEEE, 
Vol.81, No.5 (May 1993), p.768. 
[32] “Low Cost Attacks on Tamper Resistant Devices”, Ross 
Anderson and Markus Kuhn, Proceedings of the 5th 
International Workshop on Security Protocols, Springer-
Verlag LNCS No.1361, April 1997. 
[33] “IDDQ Testing for High Performance CMOS — The 
Next Ten Years”, T.Williams, R.Kapur, M.Mercer, 
R.Dennard, and W.Maly, Proceedings of the European 
Design and Test Conference (EDTC’96), 1996, p.578. 
[34] “Electrical Characterization”, Steven Frank, Wilson Tan, 
and John West, in “Failure Analysis of Integrated 
Circuits: Tools and Techniques”, Kluwer Academic 
Publishers, 1999, p.13. 
[35]  “Semiconductor Material and Device Characterization 
(2nd Ed)”, Dieter Schroder, John Wiley and Sons, 1998. 
[36] “Characterization of Hot-Electron-Stressed MOSFET’s 
by Low-Temperature Measurements of the Drain Tunnel 
Current”, Alexandre, Acovic, Michel Dutoit, and Marc 
Ilegems, IEEE Transactions on Electron Devices, 
Vol.37, No.6 (June 1990), p.1467. 
[37] “Monitoring Trapped Charge Generation for Gate Oxide 
Under Stress”, Yung Hao Lin, Chung Len Lee, and Tan 
Fu Lei, IEEE Transactions on Electron Devices, Vol.44, 
No.9 (September 1997), p.1441. 
[38] “Characteristic length and time in electromigration”, 
Morris Shatzkes and Yusue Huang, Journal of Applied 
Physics, Vol.74, No.11 (December 1993), p.6609. 
[39] “IC Failure Analysis: Techniques and Tools for Quality 
and Reliability Improvement”, Jerry Soden and Richard 
Anderson, Proceedings of the IEEE, Vol.81, No.5 (May 
1993), p.703. 
[40] “The role of focused ion beams in physical failure 
analysis”, G.Matusiewicz, S.Kirch, V.Seeley, and 
P.Blauner, Proceedings of the International Reliability 
Physics Symposium (IRPS 1991), April 1991, p.167. 
[41] “Chip Detectives”, Jean Kumagai, IEEE Spectrum, 
Vol.37, No.11 (November 2000), p.43. 
[42] “Probing Technology for IC Diagnosis”, Christopher 
Talbot, in “Failure Analysis of Integrated Circuits: Tools 
and Techniques”, Kluwer Academic Publishers, 1999, 
p.113. 
[43] “Relation between the hot carrier lifetime of transistors 
and CMOS SRAM products”, Jacob van der Pol and Jan 
Koomen, Proceedings of the International Reliability 
Physics Symposium (IRPS 1990), April 1990, p.178. 
[44] “Hot-carrier-induced Circuit Degradation in Actual 
DRAM”, Yoonjong Huh, Dooyoung Yang, Hyungsoon 
Shin, and Yungkwon Sung, Proceedings of the 
International Reliability Physics Symposium (IRPS 
1995), April 1995, p.72. 
[45] “Secure Deletion of Data from Magnetic and Solid-State 
Memory”, Peter Gutmann, Proceedings of the 6th Usenix 
Security Symposium, July 1996, p.77. 
[46] “Metal Electromigration Damage Healing Under 
Bidirectional Current Stress”, Jiang Tao, Nathan 
Cheung, and Chenming Ho, IEEE Electron Device 
Letters, Vol.14, No.12 (December 1993), p.554. 
[47] “An Electromigration Failure Model for Interconnects 
Under Pulsed and Bidirectional Current Stressing”, Jiang 
Tao, Nathan Cheung, and Chenming Ho, IEEE 
Transactions on Electron Devices, Vol.41, No.4 (April 
1994), p.539. 
[48] “New Write/Erase Operation Technology for Flash 
EEPROM Cells to Improve the Read Disturb 
Characteristics”, Tetsuo Endoh, Hirohisa Iizuka, 
Riichirou Shirota, and Fujio Masuoka, IEICE 
Transactions on Electron Devices, Vol.E80-C, No.10 
(October 1997), p.1317. 
[49] “A High-Speed RSA Encryption LSI with Low Power 
Dissipation”, A.Satoh, Y.Kobayashi, H.Niijima, N.Ooba, 
S.Munetoh, and S.Sone, Proceedings of the Information 
Security Workshop (ISW’97), Springer-Verlag LNCS 
No.1396, September 1997. 
[50] “Nonvolatile Semiconductor Memory Technology: A 
Comprehensive Guide to Understanding and Using 
NVSM Devices”, William Brown and Joe Brewer (eds), 
IEEE Press, 1998. 
[51] “Hot-electron injection into the oxide in n-channel MOS 
devices”, Boaz Eitan and Dov Frohman-Bentchkowsky, 
IEEE Transactions on Electron Devices, Vol.28, No.3 
(March 1981), p.328. 
[52] “Analysis and Modeling of Floating-gate EEPROM 
Cells”, Avinoam Kolodny, Sidney Nieh, and Boaz Eitan, 
IEEE Transactions on Electron Devices, Vol.33, No.6 
(June 1986), p.835 
[53] “An In-System Reprogrammable 256K CMOS Flash 
Memory”, Virgil Kynett, Alan Baker, Mickey Fandrich, 
George Hoekstra, Owen Jungroth, Jerry Kreifels, and 
Steven Wells, Proceedings of the IEEE International 
Solid State Circuits Conference, February 1988, p.132. 
[54] “An In-System Reprogrammable 32K×8 CMOS Flash 
Memory”, Virgil Kynett, Alan Baker, Mick Fandrich, 
George Hoekstra, Owen Jungroth, Jerry Kreifels, Steven 
Wells, and Mark Winston, IEEE Journal of Solid-state 
Circuits, Vol.23, No.5 (October 1988), p.1157. 
[55] “New Ultra High Density EPROM and Flash EPROM 
Cell with NAND Structure”, Fujio Masuoka, Masaki 
Momodomi, Yoshihisa Iwata, and Riichirou Shirota, 
International Electron Devices Meeting (IEDM’87) 
Technical Digest, 1987, p.552. 
[56] “A 4-Mb NAND EEPROM with Tight Programmed Vt 
Distribution”, Masaki Momodomi, Tomoharu Tanaka, 
Yoshihisa Iwata, Yoshiyuki Tanaka, Hideko Oodaira, 
Yasuo Itoh, Riichirou Shirota, Kazunori Ohuchi, and 
Fujio Masuoka, IEEE Journal of Solid-state Circuits, 
Vol.26, No.4 (April 1991), p.492. 
[57] “A Quick Intelligent Page-Programming Architecture 
and a Shielded Bitline Sensing Method for 3V-Only 
NAND Flash Memory”, Tomoharu Tanaka, Yoshiyuki 
Tanaka, Hiroshi Nakamura, Koji Sakui, Hideko Oodaira, 
Riichirou Shirota, Kazunori Ohuchi, Fujio Masuoka, and 
Hisashi Hara, IEEE Journal of Solid-state Circuits, 
Vol.29, No.11 (November 1994), p.1366. 
[58] “Flash Memory Cells — An Overview”, Paolo Pavan, 
Roberto Bez, Piero Olivo, and Enrico Zanoni, 
Proceedings of the IEEE, Vol.85, No.8 (August 1997), 
p.1248. 
[59] “A multilevel-cell 32Mb flash memory”, M.Bauer, 
R.Alexis, B.Atwood, K.Fazio, K.Frary, M.Hensel, 
M.Ishac, J.Javanifard, M.Landgraf, D.Leak, K.Loe, 
D.Mills, P.Ruby, R.Rozman, S.Sweha, K.Talreja, and 
K.Wojciechowski, Proceedings of the IEEE 
International Solid State Circuits Conference, February 
1995, p.132. 
[60] “A 256-Mb Multilevel Flash Memory with 2-MB/s 
Program Rate for Mass Storage Applications”, Atsushi 
Nozoe, Hiroaki Kotani, Tetsuya Tsujikawa, Keiichi 
Yoshida, Kazunori Furusawa, Masataka Kato, Toshiaki 
Nishimoto, Hitoshi Kume, Hideaki Kurata, Naoki 
Miyamoto, Shoji Kubono, Michitaro Kanamitsu, Kenji 
Koda, Takeshi Nakayama, Yasuhiro Kouro, Akira 
Hosogane, Natsuo Ajika, and Kiyoteru Kobayashi, IEEE 
Journal of Solid-state Circuits, Vol.34, No.11 
(November 1999), p.1544. 
[61] “Degradations due to Hole Trapping in Flash Memory 
[74] “A Four-Level Storage 4-Gb DRAM”, Takashi Okuda 
and Tatsunori Murotani, IEEE Journal of Solid-state 
Circuits, Vol.32, No.11 (November 1997), p.1743. 
Cells”, Sameer Haddad, Chi Chang, Balaji 
Swaminathan, and Jih Lien, IEEE Electron Device 
Letters, Vol.10, No.3 (March 1989), p.117. 
[62] “Degradation of Tunnel-Oxide Floating-Gate EEPROM 
Devices and the Correlation with High Field-Current-
Induced Degradation of Thin Gate Oxides”, Johan 
Witters, Guido Groeseneken, and Herman Maes, IEEE 
Transactions on Electron Devices, Vol.36, No.9 
(September 1989), p.1663. 
[63] “Determination of Trapped Oxide Charge in Flash 
EPROMs and MOSFETs with Thin Oxides”, K.Tamer 
San and Tso-Ping Ma, IEEE Electron Device Letters, 
Vol.13, No.8 (August 1992), p.439. 
[64] “Reliability Issues of Flash Memory Cells”, Seiichi 
Aritome, Riichiro Shirota, Gertjan Hemink, Tetsuo 
Endoh, and Fujio Masuoka, Proceedings of the IEEE, 
Vol.81, No.5 (May 1993), p.776. 
[65] “Effects of Erase Source Bias on Flash EPROM Device 
Reliability”, K.Tamer San, Çetin Kaya, and T.P.Ma, 
IEEE Transactions on Electron Devices, Vol.42, No.1 
(January 1995), p.150. 
[66] “Flash EPROM Disturb Mechanisms”, Clyde Dunn, 
Çetin Kaya, Terry Lewis, Tim Strauss, John Schreck, Pat 
Hefly, Matt Middendorf, and Tamer San, Proceedings of 
the International Reliability Physics Symposium (IRPS 
1994), April 1994, p.299. 
[67] “Retention characteristics of single-poly EEPROM 
cells”, C.Papadas, G.Ghibaudo, G.Pananakakis, C.Riva, 
P.Ghezzi, C.Gounelle, and P.Mortini, Proceedings of the 
European Symposium on Reliability of Electron Devices, 
Failure Physics and Analysis, October 1991, p.517. 
[68] “Write/Erase Degradation in Source Side Injection Flash 
EEPROMs: Characterization Techniques and Wearout 
Mechanisms”, Dirk Wellekens, Jan Van Houdt, Lorenzo 
Faraone, Guido Groeseneken, and Herman Maes, IEEE 
Transactions on Electron Devices, Vol.42, No.11 
(November 1995), p.1992. 
[69] “Designing with Flash Memory”, Brian Dipert, 
Annabooks, 1993. 
[70] “Non-volatile memory for fast, reliable file systems”, 
Mary Baker, Satoshi Asami, Etienne Deprit, John 
Ouseterhout and Margo Seltzer, Proceedings of the Fifth 
International Conference on Architectural Support for 
Programming Languages and Operating Systems 
(ASPLOS-V), October 1992, p.10. 
[71] “A Flash-Memory Based File System”, Atsuo 
Kawaguchi, Shingo Nishioka, and Hiroshi Motoda, 
Proceedings of the 1995 Usenix Technical Conference, 
January 1995. 
[72] “Cleaning policies in mobile computers using flash 
memory”, M.-L. Chiang and R.-C. Chang, Journal of 
Systems and Software, Vol.48, No.3 (1 November 1999), 
p.213. 
[73] “High-Speed DRAM Architecture Development”, 
Hiroaki Ikeda and Hidemori Inukai, IEEE Journal of 
Solid-state Circuits, Vol.34, No.5 (May 1999), p.685.