$date
	Mon Sep 12 10:41:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab4q1c_tb $end
$var wire 1 ! s $end
$var wire 1 " Cout $end
$var reg 1 # Cin $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 # Cin $end
$var wire 1 " Cout $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & s0 $end
$var wire 1 ! s $end
$var wire 1 ' c1 $end
$var wire 1 ( c0 $end
$scope module stage0 $end
$var wire 1 ( Cout $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & s $end
$upscope $end
$scope module stage1 $end
$var wire 1 ' Cout $end
$var wire 1 & a $end
$var wire 1 # b $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1#
#20
1&
0#
1%
#30
1"
0!
1'
1#
#40
0"
1!
0'
0#
0%
1$
#50
1"
0!
1'
1#
#60
0'
0&
1(
0#
1%
#70
1!
1#
#80
