

================================================================
== Vitis HLS Report for 'mp_mul_141_2'
================================================================
* Date:           Tue May 20 14:37:04 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      212|      310|  2.120 us|  3.100 us|  212|  310|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_mp_mul_141_2_Pipeline_VITIS_LOOP_144_2_fu_110  |mp_mul_141_2_Pipeline_VITIS_LOOP_144_2  |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_141_2_Pipeline_VITIS_LOOP_157_4_fu_123  |mp_mul_141_2_Pipeline_VITIS_LOOP_157_4  |       10|       16|  0.100 us|  0.160 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_1  |      112|      168|   14 ~ 21|          -|          -|     8|        no|
        |- VITIS_LOOP_156_3  |       98|      140|   14 ~ 20|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    3019|   3019|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    389|    -|
|Register         |        -|    -|     312|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    3331|   3486|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |grp_mp_mul_141_2_Pipeline_VITIS_LOOP_144_2_fu_110  |mp_mul_141_2_Pipeline_VITIS_LOOP_144_2  |        0|   0|  1178|  1413|    0|
    |grp_mp_mul_141_2_Pipeline_VITIS_LOOP_157_4_fu_123  |mp_mul_141_2_Pipeline_VITIS_LOOP_157_4  |        0|   0|  1181|  1406|    0|
    |mul_32ns_32ns_64_2_1_U2221                         |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U2222                         |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U2223                         |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U2224                         |mul_32ns_32ns_64_2_1                    |        0|   4|   165|    50|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |        0|  16|  3019|  3019|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln143_13_fu_214_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln143_fu_175_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln156_13_fu_269_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln156_fu_242_p2     |         +|   0|  0|  13|           4|           1|
    |icmp_ln143_fu_169_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln156_fu_236_p2    |      icmp|   0|  0|  13|           4|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  78|          24|          11|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  53|         10|    1|         10|
    |b_address0          |  14|          3|    3|          9|
    |b_address1          |  14|          3|    3|          9|
    |b_ce0               |  14|          3|    1|          3|
    |b_ce1               |  14|          3|    1|          3|
    |c_address0_local    |  20|          4|    4|         16|
    |c_d0_local          |  20|          4|   64|        256|
    |grp_fu_425_ce       |  14|          3|    1|          3|
    |grp_fu_425_p0       |  14|          3|   32|         96|
    |grp_fu_425_p1       |  14|          3|   32|         96|
    |grp_fu_429_ce       |  14|          3|    1|          3|
    |grp_fu_429_p0       |  14|          3|   32|         96|
    |grp_fu_429_p1       |  14|          3|   32|         96|
    |grp_fu_433_ce       |  14|          3|    1|          3|
    |grp_fu_433_p0       |  14|          3|   32|         96|
    |grp_fu_433_p1       |  14|          3|   32|         96|
    |grp_fu_437_ce       |  14|          3|    1|          3|
    |grp_fu_437_p0       |  14|          3|   32|         96|
    |grp_fu_437_p1       |  14|          3|   32|         96|
    |i_25_fu_76          |   9|          2|    4|          8|
    |i_fu_40             |   9|          2|    4|          8|
    |indvars_iv31_fu_36  |   9|          2|    4|          8|
    |indvars_iv_fu_72    |   9|          2|    4|          8|
    |u_016_fu_44         |   9|          2|    4|          8|
    |u_29_fu_64          |   9|          2|    4|          8|
    |v_017_fu_48         |   9|          2|   64|        128|
    |v_fu_68             |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 389|         82|  489|       1390|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   9|   0|    9|          0|
    |grp_mp_mul_141_2_Pipeline_VITIS_LOOP_144_2_fu_110_ap_start_reg  |   1|   0|    1|          0|
    |grp_mp_mul_141_2_Pipeline_VITIS_LOOP_157_4_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |i_25_fu_76                                                      |   4|   0|    4|          0|
    |i_78_reg_398                                                    |   4|   0|    4|          0|
    |i_fu_40                                                         |   4|   0|    4|          0|
    |indvars_iv31_fu_36                                              |   4|   0|    4|          0|
    |indvars_iv31_load_reg_393                                       |   4|   0|    4|          0|
    |indvars_iv_fu_72                                                |   4|   0|    4|          0|
    |trunc_ln143_reg_359                                             |   3|   0|    3|          0|
    |trunc_ln156_7_reg_420                                           |   3|   0|    3|          0|
    |trunc_ln156_reg_415                                             |   3|   0|    3|          0|
    |u_016_fu_44                                                     |   4|   0|    4|          0|
    |u_29_fu_64                                                      |   4|   0|    4|          0|
    |u_reg_346                                                       |   4|   0|    4|          0|
    |v_017_fu_48                                                     |  64|   0|   64|          0|
    |v_197_reg_351                                                   |  64|   0|   64|          0|
    |v_fu_68                                                         |  64|   0|   64|          0|
    |v_load_reg_407                                                  |  64|   0|   64|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 312|   0|  312|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  mp_mul.141.2|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  mp_mul.141.2|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  mp_mul.141.2|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  mp_mul.141.2|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  mp_mul.141.2|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  mp_mul.141.2|  return value|
|b_address0  |  out|    3|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   64|   ap_memory|             b|         array|
|b_address1  |  out|    3|   ap_memory|             b|         array|
|b_ce1       |  out|    1|   ap_memory|             b|         array|
|b_q1        |   in|   64|   ap_memory|             b|         array|
|c_address0  |  out|    4|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_we0       |  out|    1|   ap_memory|             c|         array|
|c_d0        |  out|   64|   ap_memory|             c|         array|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvars_iv31 = alloca i32 1"   --->   Operation 10 'alloca' 'indvars_iv31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%u_016 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'u_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_017 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%t_33_loc = alloca i32 1"   --->   Operation 14 'alloca' 't_33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v_35_loc = alloca i32 1"   --->   Operation 15 'alloca' 'v_35_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v_114_loc = alloca i32 1"   --->   Operation 16 'alloca' 'v_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln140 = store i64 0, i64 %v_017" [src/generic/fp_generic.c:140]   --->   Operation 17 'store' 'store_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln140 = store i4 0, i4 %u_016" [src/generic/fp_generic.c:140]   --->   Operation 18 'store' 'store_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %i" [src/generic/fp_generic.c:139]   --->   Operation 19 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv31"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln143 = br void %VITIS_LOOP_144_2" [src/generic/fp_generic.c:143]   --->   Operation 21 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_77 = load i4 %i" [src/generic/fp_generic.c:143]   --->   Operation 22 'load' 'i_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%u = load i4 %u_016"   --->   Operation 23 'load' 'u' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%v_197 = load i64 %v_017"   --->   Operation 24 'load' 'v_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln143 = icmp_eq  i4 %i_77, i4 8" [src/generic/fp_generic.c:143]   --->   Operation 25 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln143 = add i4 %i_77, i4 1" [src/generic/fp_generic.c:143]   --->   Operation 26 'add' 'add_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %VITIS_LOOP_144_2.split, void %VITIS_LOOP_157_4.preheader" [src/generic/fp_generic.c:143]   --->   Operation 27 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i4 %i_77" [src/generic/fp_generic.c:143]   --->   Operation 28 'trunc' 'trunc_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln143, i4 %i" [src/generic/fp_generic.c:139]   --->   Operation 29 'store' 'store_ln139' <Predicate = (!icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%u_29 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 30 'alloca' 'u_29' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 31 'alloca' 'v' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 32 'alloca' 'indvars_iv' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_25 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 33 'alloca' 'i_25' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 8, i4 %i_25" [src/generic/fp_generic.c:139]   --->   Operation 34 'store' 'store_ln139' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv"   --->   Operation 35 'store' 'store_ln0' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln140 = store i64 %v_197, i64 %v" [src/generic/fp_generic.c:140]   --->   Operation 36 'store' 'store_ln140' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %u_29" [src/generic/fp_generic.c:140]   --->   Operation 37 'store' 'store_ln140' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_4" [src/generic/fp_generic.c:156]   --->   Operation 38 'br' 'br_ln156' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.97>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%indvars_iv31_load = load i4 %indvars_iv31" [src/generic/fp_generic.c:143]   --->   Operation 39 'load' 'indvars_iv31_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (3.97ns)   --->   "%call_ln143 = call void @mp_mul.141.2_Pipeline_VITIS_LOOP_144_2, i64 %v_197, i4 %u, i4 %indvars_iv31_load, i64 %b, i3 %trunc_ln143, i64 %v_114_loc, i64 %v_017, i4 %u_016" [src/generic/fp_generic.c:143]   --->   Operation 40 'call' 'call_ln143' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln143_13 = add i4 %indvars_iv31_load, i4 1" [src/generic/fp_generic.c:143]   --->   Operation 41 'add' 'add_ln143_13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln143 = store i4 %add_ln143_13, i4 %indvars_iv31" [src/generic/fp_generic.c:143]   --->   Operation 42 'store' 'store_ln143' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln143 = call void @mp_mul.141.2_Pipeline_VITIS_LOOP_144_2, i64 %v_197, i4 %u, i4 %indvars_iv31_load, i64 %b, i3 %trunc_ln143, i64 %v_114_loc, i64 %v_017, i4 %u_016" [src/generic/fp_generic.c:143]   --->   Operation 43 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:140]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/generic/fp_generic.c:143]   --->   Operation 45 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%v_114_loc_load = load i64 %v_114_loc"   --->   Operation 46 'load' 'v_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i3 %trunc_ln143" [src/generic/fp_generic.c:150]   --->   Operation 47 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%c_addr_25 = getelementptr i64 %c, i32 0, i32 %zext_ln150" [src/generic/fp_generic.c:150]   --->   Operation 48 'getelementptr' 'c_addr_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln150 = store i64 %v_114_loc_load, i4 %c_addr_25" [src/generic/fp_generic.c:150]   --->   Operation 49 'store' 'store_ln150' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln143 = br void %VITIS_LOOP_144_2" [src/generic/fp_generic.c:143]   --->   Operation 50 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 4.98>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%i_78 = load i4 %i_25" [src/generic/fp_generic.c:156]   --->   Operation 51 'load' 'i_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.73ns)   --->   "%icmp_ln156 = icmp_eq  i4 %i_78, i4 15" [src/generic/fp_generic.c:156]   --->   Operation 52 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %VITIS_LOOP_157_4.split, void %for.end65" [src/generic/fp_generic.c:156]   --->   Operation 53 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 54 'load' 'v_load' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln156 = add i4 %i_78, i4 1" [src/generic/fp_generic.c:156]   --->   Operation 55 'add' 'add_ln156' <Predicate = (!icmp_ln156)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln156, i4 %i_25" [src/generic/fp_generic.c:139]   --->   Operation 56 'store' 'store_ln139' <Predicate = (!icmp_ln156)> <Delay = 1.58>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%v_load48 = load i64 %v" [src/generic/fp_generic.c:168]   --->   Operation 57 'load' 'v_load48' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i32 0, i32 15" [src/generic/fp_generic.c:168]   --->   Operation 58 'getelementptr' 'c_addr' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln168 = store i64 %v_load48, i4 %c_addr" [src/generic/fp_generic.c:168]   --->   Operation 59 'store' 'store_ln168' <Predicate = (icmp_ln156)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln169 = ret" [src/generic/fp_generic.c:169]   --->   Operation 60 'ret' 'ret_ln169' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 5.56>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%u_29_load = load i4 %u_29"   --->   Operation 61 'load' 'u_29_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i4 %indvars_iv" [src/generic/fp_generic.c:156]   --->   Operation 62 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i4 %indvars_iv_load" [src/generic/fp_generic.c:156]   --->   Operation 63 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln156_7 = trunc i4 %i_78" [src/generic/fp_generic.c:156]   --->   Operation 64 'trunc' 'trunc_ln156_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (5.56ns)   --->   "%call_ln156 = call void @mp_mul.141.2_Pipeline_VITIS_LOOP_157_4, i3 %trunc_ln156, i64 %v_load, i4 %u_29_load, i64 %b, i3 %trunc_ln156_7, i64 %v_35_loc, i64 %v, i3 %t_33_loc" [src/generic/fp_generic.c:156]   --->   Operation 65 'call' 'call_ln156' <Predicate = true> <Delay = 5.56> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 66 [1/1] (1.73ns)   --->   "%add_ln156_13 = add i4 %indvars_iv_load, i4 1" [src/generic/fp_generic.c:156]   --->   Operation 66 'add' 'add_ln156_13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln156 = store i4 %add_ln156_13, i4 %indvars_iv" [src/generic/fp_generic.c:156]   --->   Operation 67 'store' 'store_ln156' <Predicate = true> <Delay = 1.58>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln156 = call void @mp_mul.141.2_Pipeline_VITIS_LOOP_157_4, i3 %trunc_ln156, i64 %v_load, i4 %u_29_load, i64 %b, i3 %trunc_ln156_7, i64 %v_35_loc, i64 %v, i3 %t_33_loc" [src/generic/fp_generic.c:156]   --->   Operation 68 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [src/generic/fp_generic.c:139]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74" [src/generic/fp_generic.c:156]   --->   Operation 70 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%v_35_loc_load = load i64 %v_35_loc"   --->   Operation 71 'load' 'v_35_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%t_33_loc_load = load i3 %t_33_loc"   --->   Operation 72 'load' 't_33_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i3 %t_33_loc_load" [src/generic/fp_generic.c:157]   --->   Operation 73 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i4 %i_78" [src/generic/fp_generic.c:163]   --->   Operation 74 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%c_addr_26 = getelementptr i64 %c, i32 0, i32 %zext_ln163" [src/generic/fp_generic.c:163]   --->   Operation 75 'getelementptr' 'c_addr_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln163 = store i64 %v_35_loc_load, i4 %c_addr_26" [src/generic/fp_generic.c:163]   --->   Operation 76 'store' 'store_ln163' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_9 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %zext_ln157, i4 %u_29" [src/generic/fp_generic.c:140]   --->   Operation 77 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_4" [src/generic/fp_generic.c:156]   --->   Operation 78 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv31            (alloca           ) [ 0111110000]
i                       (alloca           ) [ 0111110000]
u_016                   (alloca           ) [ 0111110000]
v_017                   (alloca           ) [ 0111110000]
t_33_loc                (alloca           ) [ 0011111111]
v_35_loc                (alloca           ) [ 0011111111]
v_114_loc               (alloca           ) [ 0011110000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
br_ln143                (br               ) [ 0000000000]
i_77                    (load             ) [ 0000000000]
u                       (load             ) [ 0001100000]
v_197                   (load             ) [ 0001100000]
icmp_ln143              (icmp             ) [ 0011110000]
add_ln143               (add              ) [ 0000000000]
br_ln143                (br               ) [ 0000000000]
trunc_ln143             (trunc            ) [ 0001110000]
store_ln139             (store            ) [ 0000000000]
u_29                    (alloca           ) [ 0011111111]
v                       (alloca           ) [ 0011111111]
indvars_iv              (alloca           ) [ 0011111111]
i_25                    (alloca           ) [ 0011111111]
store_ln139             (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln156                (br               ) [ 0000000000]
indvars_iv31_load       (load             ) [ 0000100000]
add_ln143_13            (add              ) [ 0000000000]
store_ln143             (store            ) [ 0000000000]
call_ln143              (call             ) [ 0000000000]
speclooptripcount_ln140 (speclooptripcount) [ 0000000000]
specloopname_ln143      (specloopname     ) [ 0000000000]
v_114_loc_load          (load             ) [ 0000000000]
zext_ln150              (zext             ) [ 0000000000]
c_addr_25               (getelementptr    ) [ 0000000000]
store_ln150             (store            ) [ 0000000000]
br_ln143                (br               ) [ 0000000000]
i_78                    (load             ) [ 0000000111]
icmp_ln156              (icmp             ) [ 0000001111]
br_ln156                (br               ) [ 0000000000]
v_load                  (load             ) [ 0000000110]
add_ln156               (add              ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
v_load48                (load             ) [ 0000000000]
c_addr                  (getelementptr    ) [ 0000000000]
store_ln168             (store            ) [ 0000000000]
ret_ln169               (ret              ) [ 0000000000]
u_29_load               (load             ) [ 0000000010]
indvars_iv_load         (load             ) [ 0000000000]
trunc_ln156             (trunc            ) [ 0000000010]
trunc_ln156_7           (trunc            ) [ 0000000010]
add_ln156_13            (add              ) [ 0000000000]
store_ln156             (store            ) [ 0000000000]
call_ln156              (call             ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln156      (specloopname     ) [ 0000000000]
v_35_loc_load           (load             ) [ 0000000000]
t_33_loc_load           (load             ) [ 0000000000]
zext_ln157              (zext             ) [ 0000000000]
zext_ln163              (zext             ) [ 0000000000]
c_addr_26               (getelementptr    ) [ 0000000000]
store_ln163             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln156                (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.141.2_Pipeline_VITIS_LOOP_144_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.141.2_Pipeline_VITIS_LOOP_157_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_74"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="indvars_iv31_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv31/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="u_016_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_016/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="v_017_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_017/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="t_33_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="v_35_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="v_114_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="u_29_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_29/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="v_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvars_iv_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_25_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_25/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="c_addr_25_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_25/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/5 store_ln168/6 store_ln163/9 "/>
</bind>
</comp>

<comp id="93" class="1004" name="c_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="5" slack="0"/>
<pin id="97" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="c_addr_26_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_26/9 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_mp_mul_141_2_Pipeline_VITIS_LOOP_144_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="2"/>
<pin id="113" dir="0" index="2" bw="4" slack="2"/>
<pin id="114" dir="0" index="3" bw="4" slack="0"/>
<pin id="115" dir="0" index="4" bw="64" slack="0"/>
<pin id="116" dir="0" index="5" bw="3" slack="1"/>
<pin id="117" dir="0" index="6" bw="64" slack="2"/>
<pin id="118" dir="0" index="7" bw="64" slack="2"/>
<pin id="119" dir="0" index="8" bw="4" slack="2"/>
<pin id="120" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln143/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_mp_mul_141_2_Pipeline_VITIS_LOOP_157_4_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="0" index="2" bw="64" slack="1"/>
<pin id="127" dir="0" index="3" bw="4" slack="0"/>
<pin id="128" dir="0" index="4" bw="64" slack="0"/>
<pin id="129" dir="0" index="5" bw="3" slack="0"/>
<pin id="130" dir="0" index="6" bw="64" slack="3"/>
<pin id="131" dir="0" index="7" bw="64" slack="2"/>
<pin id="132" dir="0" index="8" bw="3" slack="3"/>
<pin id="133" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln156/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/6 v_load48/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln140_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln140_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln139_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_77_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_77/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="u_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="1"/>
<pin id="165" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="v_197_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_197/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln143_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln143_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln143_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln143/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln139_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="1"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln139_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln140_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln140_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvars_iv31_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="2"/>
<pin id="212" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv31_load/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln143_13_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_13/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln143_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="2"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="v_114_loc_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="4"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_loc_load/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln150_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="3"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_78_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="1"/>
<pin id="235" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_78/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln156_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln156_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln139_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="1"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="u_29_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="2"/>
<pin id="255" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_29_load/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="indvars_iv_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="2"/>
<pin id="259" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln156_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln156_7_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="1"/>
<pin id="267" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156_7/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln156_13_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156_13/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln156_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="2"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="v_35_loc_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="5"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_loc_load/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="t_33_loc_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="5"/>
<pin id="286" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_loc_load/9 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln157_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln163_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="3"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/9 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln140_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="4"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="300" class="1005" name="indvars_iv31_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv31 "/>
</bind>
</comp>

<comp id="307" class="1005" name="i_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="314" class="1005" name="u_016_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="u_016 "/>
</bind>
</comp>

<comp id="321" class="1005" name="v_017_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_017 "/>
</bind>
</comp>

<comp id="328" class="1005" name="t_33_loc_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="3"/>
<pin id="330" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_33_loc "/>
</bind>
</comp>

<comp id="334" class="1005" name="v_35_loc_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="3"/>
<pin id="336" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="v_35_loc "/>
</bind>
</comp>

<comp id="340" class="1005" name="v_114_loc_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="2"/>
<pin id="342" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_114_loc "/>
</bind>
</comp>

<comp id="346" class="1005" name="u_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="2"/>
<pin id="348" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="351" class="1005" name="v_197_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="2"/>
<pin id="353" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_197 "/>
</bind>
</comp>

<comp id="359" class="1005" name="trunc_ln143_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="1"/>
<pin id="361" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln143 "/>
</bind>
</comp>

<comp id="365" class="1005" name="u_29_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="u_29 "/>
</bind>
</comp>

<comp id="372" class="1005" name="v_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="379" class="1005" name="indvars_iv_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="386" class="1005" name="i_25_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="393" class="1005" name="indvars_iv31_load_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="1"/>
<pin id="395" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv31_load "/>
</bind>
</comp>

<comp id="398" class="1005" name="i_78_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_78 "/>
</bind>
</comp>

<comp id="407" class="1005" name="v_load_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="1"/>
<pin id="409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_load "/>
</bind>
</comp>

<comp id="415" class="1005" name="trunc_ln156_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="1"/>
<pin id="417" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln156 "/>
</bind>
</comp>

<comp id="420" class="1005" name="trunc_ln156_7_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="1"/>
<pin id="422" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln156_7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="427" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="428" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 albl/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="432" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 albh/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="436" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 ahbl/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="440" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 ahbh/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="101"><net_src comp="93" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="102" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="123" pin=4"/></net>

<net id="139"><net_src comp="136" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="173"><net_src comp="160" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="160" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="160" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="175" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="166" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="163" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="210" pin="1"/><net_sink comp="110" pin=3"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="240"><net_src comp="233" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="233" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="123" pin=3"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="123" pin=5"/></net>

<net id="273"><net_src comp="257" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="10" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="299"><net_src comp="287" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="36" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="310"><net_src comp="40" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="317"><net_src comp="44" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="110" pin=8"/></net>

<net id="324"><net_src comp="48" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="110" pin=7"/></net>

<net id="331"><net_src comp="52" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="123" pin=8"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="337"><net_src comp="56" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="123" pin=6"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="343"><net_src comp="60" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="110" pin=6"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="349"><net_src comp="163" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="354"><net_src comp="166" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="362"><net_src comp="181" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="110" pin=5"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="368"><net_src comp="64" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="375"><net_src comp="68" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="123" pin=7"/></net>

<net id="382"><net_src comp="72" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="389"><net_src comp="76" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="396"><net_src comp="210" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="110" pin=3"/></net>

<net id="401"><net_src comp="233" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="410"><net_src comp="136" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="418"><net_src comp="260" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="423"><net_src comp="265" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="123" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b | {}
	Port: c | {5 6 9 }
 - Input state : 
	Port: mp_mul.141.2 : b | {3 4 7 8 }
  - Chain level:
	State 1
		store_ln140 : 1
		store_ln140 : 1
		store_ln139 : 1
		store_ln0 : 1
	State 2
		icmp_ln143 : 1
		add_ln143 : 1
		br_ln143 : 2
		trunc_ln143 : 1
		store_ln139 : 2
		store_ln139 : 1
		store_ln0 : 1
		store_ln140 : 1
		store_ln140 : 1
	State 3
		call_ln143 : 1
		add_ln143_13 : 1
		store_ln143 : 2
	State 4
	State 5
		c_addr_25 : 1
		store_ln150 : 2
	State 6
		icmp_ln156 : 1
		br_ln156 : 2
		add_ln156 : 1
		store_ln139 : 2
		store_ln168 : 1
	State 7
		trunc_ln156 : 1
		call_ln156 : 2
		add_ln156_13 : 1
		store_ln156 : 2
	State 8
	State 9
		zext_ln157 : 1
		c_addr_26 : 1
		store_ln163 : 2
		store_ln140 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_mp_mul_141_2_Pipeline_VITIS_LOOP_144_2_fu_110 |    16   |  15.88  |   1699  |   1527  |
|          | grp_mp_mul_141_2_Pipeline_VITIS_LOOP_157_4_fu_123 |    16   |  15.88  |   1702  |   1525  |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                     grp_fu_425                    |    4    |    0    |   165   |    50   |
|    mul   |                     grp_fu_429                    |    4    |    0    |   165   |    50   |
|          |                     grp_fu_433                    |    4    |    0    |   165   |    50   |
|          |                     grp_fu_437                    |    4    |    0    |   165   |    50   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  add_ln143_fu_175                 |    0    |    0    |    0    |    13   |
|    add   |                add_ln143_13_fu_214                |    0    |    0    |    0    |    13   |
|          |                  add_ln156_fu_242                 |    0    |    0    |    0    |    13   |
|          |                add_ln156_13_fu_269                |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                 icmp_ln143_fu_169                 |    0    |    0    |    0    |    13   |
|          |                 icmp_ln156_fu_236                 |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 trunc_ln143_fu_181                |    0    |    0    |    0    |    0    |
|   trunc  |                 trunc_ln156_fu_260                |    0    |    0    |    0    |    0    |
|          |                trunc_ln156_7_fu_265               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln150_fu_229                 |    0    |    0    |    0    |    0    |
|   zext   |                 zext_ln157_fu_287                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln163_fu_291                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    48   |  31.76  |   4061  |   3330  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_25_reg_386      |    4   |
|       i_78_reg_398      |    4   |
|        i_reg_307        |    4   |
|indvars_iv31_load_reg_393|    4   |
|   indvars_iv31_reg_300  |    4   |
|    indvars_iv_reg_379   |    4   |
|     t_33_loc_reg_328    |    3   |
|   trunc_ln143_reg_359   |    3   |
|  trunc_ln156_7_reg_420  |    3   |
|   trunc_ln156_reg_415   |    3   |
|      u_016_reg_314      |    4   |
|       u_29_reg_365      |    4   |
|        u_reg_346        |    4   |
|      v_017_reg_321      |   64   |
|    v_114_loc_reg_340    |   64   |
|      v_197_reg_351      |   64   |
|     v_35_loc_reg_334    |   64   |
|      v_load_reg_407     |   64   |
|        v_reg_372        |   64   |
+-------------------------+--------+
|          Total          |   432  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                  grp_access_fu_87                 |  p0  |   3  |   4  |   12   ||    0    ||    14   |
|                  grp_access_fu_87                 |  p1  |   3  |  64  |   192  ||    0    ||    14   |
| grp_mp_mul_141_2_Pipeline_VITIS_LOOP_144_2_fu_110 |  p3  |   2  |   4  |    8   ||    0    ||    9    |
| grp_mp_mul_141_2_Pipeline_VITIS_LOOP_157_4_fu_123 |  p1  |   2  |   3  |    6   ||    0    ||    9    |
| grp_mp_mul_141_2_Pipeline_VITIS_LOOP_157_4_fu_123 |  p5  |   2  |   3  |    6   ||    0    ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                       |      |      |      |   224  ||  8.1786 ||    0    ||    55   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |   31   |  4061  |  3330  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    0   |   55   |
|  Register |    -   |    -   |   432  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   39   |  4493  |  3385  |
+-----------+--------+--------+--------+--------+
