verilog xil_defaultlib --include "../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/ec67/hdl" --include "../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/5bb9/hdl/verilog" --include "../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/e4d1/hdl" --include "../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/f90c/hdl/verilog" \
"../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/9cbf/hdl/verilog/ddr_hls_test_addrbkb.v" \
"../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/9cbf/hdl/verilog/ddr_hls_test_BUS_A_s_axi.v" \
"../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/9cbf/hdl/verilog/ddr_hls_test_gmem_m_axi.v" \
"../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/9cbf/hdl/verilog/ddr_hls_test.v" \
"../../../bd/zedboard_base/ip/zedboard_base_ddr_hls_test_0_0/sim/zedboard_base_ddr_hls_test_0_0.v" \
"../../../bd/zedboard_base/ip/zedboard_base_zynq_ultra_ps_e_0_0/sim/zedboard_base_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/sim/bd_b7bb.v" \

sv xil_defaultlib --include "../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/ec67/hdl" --include "../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/5bb9/hdl/verilog" --include "../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/e4d1/hdl" --include "../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/f90c/hdl/verilog" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_5/sim/bd_b7bb_s00a2s_0.sv" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_11/sim/bd_b7bb_m00s2a_0.sv" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_12/sim/bd_b7bb_m00e_0.sv" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_6/sim/bd_b7bb_sarn_0.sv" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_7/sim/bd_b7bb_srn_0.sv" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_8/sim/bd_b7bb_sawn_0.sv" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_9/sim/bd_b7bb_swn_0.sv" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_10/sim/bd_b7bb_sbn_0.sv" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_2/sim/bd_b7bb_s00mmu_0.sv" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_3/sim/bd_b7bb_s00tr_0.sv" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_4/sim/bd_b7bb_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/ec67/hdl" --include "../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/5bb9/hdl/verilog" --include "../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/e4d1/hdl" --include "../../../../HLS_DDR.srcs/sources_1/bd/zedboard_base/ipshared/f90c/hdl/verilog" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_1/bd_0/ip/ip_0/sim/bd_b7bb_one_0.v" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_1/sim/zedboard_base_axi_smc_1.v" \
"../../../bd/zedboard_base/ip/zedboard_base_xbar_1/sim/zedboard_base_xbar_1.v" \
"../../../bd/zedboard_base/sim/zedboard_base.v" \
"../../../bd/zedboard_base/ip/zedboard_base_auto_ds_1/sim/zedboard_base_auto_ds_1.v" \
"../../../bd/zedboard_base/ip/zedboard_base_auto_pc_1/sim/zedboard_base_auto_pc_1.v" \
"../../../bd/zedboard_base/ip/zedboard_base_auto_ds_0/sim/zedboard_base_auto_ds_0.v" \
"../../../bd/zedboard_base/ip/zedboard_base_auto_pc_0/sim/zedboard_base_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
