// Seed: 366792142
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always_latch @(1 or posedge 1'b0 != 1) id_3 = id_2;
  assign id_3 = id_3;
  wire id_4, id_5;
  wire id_6;
  always @(id_4 or posedge id_5) begin
    id_6 = id_6;
  end
endmodule
module module_1 (
    output wand id_0,
    input logic id_1,
    output supply0 id_2,
    input wand id_3,
    input tri id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wor id_8
    , id_15,
    input wire id_9,
    input wire id_10,
    output tri0 id_11,
    input supply1 id_12,
    output logic id_13
);
  always @(posedge id_15) begin
    id_13 <= id_6 + 1;
    force id_13 = 1;
    if (id_1 !== 1) begin
      id_13 <= id_1;
    end
  end
  module_0(
      id_15, id_15
  );
  wire id_16;
  wire id_17 = id_16;
  specify
    (id_18 => id_19) = 0;
    (id_20 => id_21) = 1;
    specparam id_22 = 1;
  endspecify
endmodule
