\hypertarget{_m_c_a_l___g_p_i_o__private_8h}{}\doxysection{MCAL/\+GPIO/\+MCAL\+\_\+\+GPIO\+\_\+private.h File Reference}
\label{_m_c_a_l___g_p_i_o__private_8h}\index{MCAL/GPIO/MCAL\_GPIO\_private.h@{MCAL/GPIO/MCAL\_GPIO\_private.h}}


This .h file contains the private macros and declarations for the GPIO Driver.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_m_c_a_l___g_p_i_o__private_8h_a93c9c10e5f2aaf9f086d60de78e848fb}{MCAL\+\_\+\+PORTA}}~($\ast$(volatile u8\+\_\+t$\ast$)(0x3B))
\begin{DoxyCompactList}\small\item\em Header guard for the .h file. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{_m_c_a_l___g_p_i_o__private_8h_a9f438ce598949a1bc416faf54494e2e5}\label{_m_c_a_l___g_p_i_o__private_8h_a9f438ce598949a1bc416faf54494e2e5}} 
\#define {\bfseries MCAL\+\_\+\+DDRA}~($\ast$(volatile u8\+\_\+t$\ast$)(0x3A))
\item 
\mbox{\Hypertarget{_m_c_a_l___g_p_i_o__private_8h_ab226414d5355cbab8d037fd519afd7e8}\label{_m_c_a_l___g_p_i_o__private_8h_ab226414d5355cbab8d037fd519afd7e8}} 
\#define {\bfseries MCAL\+\_\+\+PINA}~($\ast$(volatile u8\+\_\+t$\ast$)(0x39))
\item 
\mbox{\Hypertarget{_m_c_a_l___g_p_i_o__private_8h_ac2fe91bdfb6f8f4f0a2d4a318d26341a}\label{_m_c_a_l___g_p_i_o__private_8h_ac2fe91bdfb6f8f4f0a2d4a318d26341a}} 
\#define \mbox{\hyperlink{_m_c_a_l___g_p_i_o__private_8h_ac2fe91bdfb6f8f4f0a2d4a318d26341a}{MCAL\+\_\+\+PORTB}}~($\ast$(volatile u8\+\_\+t$\ast$)(0x38))
\begin{DoxyCompactList}\small\item\em defining the memory mapped addresses for the PORTB, DDRB, PINB Registers. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{_m_c_a_l___g_p_i_o__private_8h_a77e98d431ff10b3fdfb05d7275c3ed1e}\label{_m_c_a_l___g_p_i_o__private_8h_a77e98d431ff10b3fdfb05d7275c3ed1e}} 
\#define {\bfseries MCAL\+\_\+\+DDRB}~($\ast$(volatile u8\+\_\+t$\ast$)(0x37))
\item 
\mbox{\Hypertarget{_m_c_a_l___g_p_i_o__private_8h_a6a7c8294cb9bf8f8fc592848f2b45b48}\label{_m_c_a_l___g_p_i_o__private_8h_a6a7c8294cb9bf8f8fc592848f2b45b48}} 
\#define {\bfseries MCAL\+\_\+\+PINB}~($\ast$(volatile u8\+\_\+t$\ast$)(0x36))
\item 
\mbox{\Hypertarget{_m_c_a_l___g_p_i_o__private_8h_a88099921bca06b8f950517a151ce8b88}\label{_m_c_a_l___g_p_i_o__private_8h_a88099921bca06b8f950517a151ce8b88}} 
\#define \mbox{\hyperlink{_m_c_a_l___g_p_i_o__private_8h_a88099921bca06b8f950517a151ce8b88}{MCAL\+\_\+\+PORTC}}~($\ast$(volatile u8\+\_\+t$\ast$)(0x35))
\begin{DoxyCompactList}\small\item\em defining the memory mapped addresses for the PORTC, DDRC, PINC Registers. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{_m_c_a_l___g_p_i_o__private_8h_ae28cbc0a28ced1c5103966e6c9616c22}\label{_m_c_a_l___g_p_i_o__private_8h_ae28cbc0a28ced1c5103966e6c9616c22}} 
\#define {\bfseries MCAL\+\_\+\+DDRC}~($\ast$(volatile u8\+\_\+t$\ast$)(0x34))
\item 
\mbox{\Hypertarget{_m_c_a_l___g_p_i_o__private_8h_acc74a48205ddaa1a8ea5d85fb146dbac}\label{_m_c_a_l___g_p_i_o__private_8h_acc74a48205ddaa1a8ea5d85fb146dbac}} 
\#define {\bfseries MCAL\+\_\+\+PINC}~($\ast$(volatile u8\+\_\+t$\ast$)(0x33))
\item 
\mbox{\Hypertarget{_m_c_a_l___g_p_i_o__private_8h_ad93962d7f7190ed5f1461d89f0adfd7d}\label{_m_c_a_l___g_p_i_o__private_8h_ad93962d7f7190ed5f1461d89f0adfd7d}} 
\#define \mbox{\hyperlink{_m_c_a_l___g_p_i_o__private_8h_ad93962d7f7190ed5f1461d89f0adfd7d}{MCAL\+\_\+\+PORTD}}~($\ast$(volatile u8\+\_\+t$\ast$)(0x32))
\begin{DoxyCompactList}\small\item\em defining the memory mapped addresses for the PORTD, DDRD, PIND Registers. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{_m_c_a_l___g_p_i_o__private_8h_a8701949c126d7a4d2fbde44802354250}\label{_m_c_a_l___g_p_i_o__private_8h_a8701949c126d7a4d2fbde44802354250}} 
\#define {\bfseries MCAL\+\_\+\+DDRD}~($\ast$(volatile u8\+\_\+t$\ast$)(0x31))
\item 
\mbox{\Hypertarget{_m_c_a_l___g_p_i_o__private_8h_aa4a17aa24988bb972af7a5dfe79d9b23}\label{_m_c_a_l___g_p_i_o__private_8h_aa4a17aa24988bb972af7a5dfe79d9b23}} 
\#define {\bfseries MCAL\+\_\+\+PIND}~($\ast$(volatile u8\+\_\+t$\ast$)(0x30))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This .h file contains the private macros and declarations for the GPIO Driver. 

\begin{DoxyAuthor}{Author}
Mohamed El Barbary (\href{mailto:Mohmbarbary@gmail.com}{\texttt{ Mohmbarbary@gmail.\+com}}) 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
1.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
29-\/01-\/2021 10\+:19\+:20 PM
\end{DoxyDate}
\begin{DoxyCopyright}{Copyright}
Copyright GPL(c) 2021 
\end{DoxyCopyright}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_m_c_a_l___g_p_i_o__private_8h_a93c9c10e5f2aaf9f086d60de78e848fb}\label{_m_c_a_l___g_p_i_o__private_8h_a93c9c10e5f2aaf9f086d60de78e848fb}} 
\index{MCAL\_GPIO\_private.h@{MCAL\_GPIO\_private.h}!MCAL\_PORTA@{MCAL\_PORTA}}
\index{MCAL\_PORTA@{MCAL\_PORTA}!MCAL\_GPIO\_private.h@{MCAL\_GPIO\_private.h}}
\doxysubsubsection{\texorpdfstring{MCAL\_PORTA}{MCAL\_PORTA}}
{\footnotesize\ttfamily \#define MCAL\+\_\+\+PORTA~($\ast$(volatile u8\+\_\+t$\ast$)(0x3B))}



Header guard for the .h file. 

defining the memory mapped addresses for the PORTA, DDRA, PINA Registers. 