# IC_Design_Assignment-3
This is the 3rd assignment for the course IC Design

### Below is the list of the uploaded files
1. **tcl_add.tcl**: This file is used to make a project in the automation file of the opened folder and add the verilog codes present in a folder to the project.
2. **tcl_run.tcl**: This file opens each of the modules present in the project and does the synthesis and implementation.
3. **tcl_scripting.ipynb**: Run this file to get the necessary .csv files.
