#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue Apr 21 13:54:35 2020
# Process ID: 6792
# Current directory: C:/Users/Alin/Documents/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.runs/olymp_vgaCtrl_0_0_synth_1
# Command line: vivado.exe -log olymp_vgaCtrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source olymp_vgaCtrl_0_0.tcl
# Log file: C:/Users/Alin/Documents/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.runs/olymp_vgaCtrl_0_0_synth_1/olymp_vgaCtrl_0_0.vds
# Journal file: C:/Users/Alin/Documents/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.runs/olymp_vgaCtrl_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source olymp_vgaCtrl_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 411.906 ; gain = 96.684
Command: synth_design -top olymp_vgaCtrl_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'olymp_vgaCtrl_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7776 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 694.164 ; gain = 250.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'olymp_vgaCtrl_0_0' [c:/Users/Alin/Documents/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/bd/olymp/ip/olymp_vgaCtrl_0_0/synth/olymp_vgaCtrl_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'vgaCtrl' [C:/Users/Alin/Documents/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/imports/sources_1/new/vgaCtrl.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'vgaCtrl' (1#1) [C:/Users/Alin/Documents/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/imports/sources_1/new/vgaCtrl.vhd:45]
INFO: [Synth 8-6155] done synthesizing module 'olymp_vgaCtrl_0_0' (2#1) [c:/Users/Alin/Documents/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/bd/olymp/ip/olymp_vgaCtrl_0_0/synth/olymp_vgaCtrl_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 759.172 ; gain = 315.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 759.379 ; gain = 315.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 759.379 ; gain = 315.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 759.379 ; gain = 315.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vgaCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[31] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[30] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[29] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[28] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[27] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[26] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[25] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[24] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[23] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[22] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[21] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[20] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[19] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[18] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[17] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[16] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[15] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[14] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[13] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[12] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[11] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[10] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[31] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[30] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[29] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[28] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[27] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[26] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[25] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[24] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[23] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[22] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[21] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[20] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[19] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[18] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[17] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[16] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[15] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[14] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[13] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[12] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[11] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[10] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:07 . Memory (MB): peak = 893.922 ; gain = 450.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:07 . Memory (MB): peak = 900.789 ; gain = 457.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:01:08 . Memory (MB): peak = 900.789 ; gain = 457.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:01:17 . Memory (MB): peak = 900.789 ; gain = 457.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:01:17 . Memory (MB): peak = 900.789 ; gain = 457.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:01:17 . Memory (MB): peak = 900.789 ; gain = 457.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:01:17 . Memory (MB): peak = 900.789 ; gain = 457.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:01:17 . Memory (MB): peak = 900.789 ; gain = 457.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:01:17 . Memory (MB): peak = 900.789 ; gain = 457.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     7|
|4     |LUT4 |     7|
|5     |LUT5 |    11|
|6     |LUT6 |    12|
|7     |FDRE |    22|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    62|
|2     |  inst   |vgaCtrl |    62|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:01:17 . Memory (MB): peak = 900.789 ; gain = 457.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:01:18 . Memory (MB): peak = 900.789 ; gain = 457.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:01:18 . Memory (MB): peak = 900.789 ; gain = 457.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 912.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1011.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:03:44 . Memory (MB): peak = 1011.363 ; gain = 574.645
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1011.363 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alin/Documents/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.runs/olymp_vgaCtrl_0_0_synth_1/olymp_vgaCtrl_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1410.246 ; gain = 398.883
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1410.246 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alin/Documents/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.runs/olymp_vgaCtrl_0_0_synth_1/olymp_vgaCtrl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file olymp_vgaCtrl_0_0_utilization_synth.rpt -pb olymp_vgaCtrl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 21 14:00:01 2020...
