  Setting attribute of root '/': 'stdout_log' = genus.log.23-01-26_15-01
  Setting attribute of root '/': 'command_log' = genus.cmd.23-01-26_15-01
WARNING: This version of the tool is 1150 days old.
@genus:root: 1> set top_design fifo1_sramb
fifo1_sramb
@genus:root: 2> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 15:31:22 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 15:31:22 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_lp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 15:31:22 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library

Threads Configured:8
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW1024x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1446)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW1024x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1884)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2322)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2760)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3636)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3198)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4074)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4512)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4950)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW32x50' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5388)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW32x50'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6264)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6702)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7578)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5826)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x34' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8016)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x34'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8454)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7140)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x16' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8892)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x16'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 9748)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x4' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 10604)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x4'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 24300 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 24301 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 24302 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)

  Message Summary for Library all 4 libraries:
  ********************************************
  Missing sequential block in the sequential cell. [LBR-526]: 36
  Missing clock pin in the sequential cell. [LBR-525]: 38
  Missing a function attribute in the output pin definition. [LBR-518]: 76
  An attribute is used before it is defined. [LBR-511]: 12
  An unsupported construct was detected in this library. [LBR-40]: 52
  ********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
        : This is a common source of delay calculation confusion and should be avoided.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
        : The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 15:31:23 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 15:31:23 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
        : If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
        : The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
        : Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 15:31:24 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 20: set wclk_period 1.280
set wclk_period 1.280
@file(fifo1_sramb.sdc) 21: set rclk_period 1.280
set rclk_period 1.280
@file(fifo1_sramb.sdc) 25: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 27: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 29: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 32: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 36: set_clock_latency 0.1 [all_clocks]
set_clock_latency 0.1 [all_clocks]
@file(fifo1_sramb.sdc) 42: set wclk2x_transition [expr $wclk2x_period * 0.1666 ]
set wclk2x_transition [expr $wclk2x_period * 0.1666 ]
@file(fifo1_sramb.sdc) 43: set rclk_transition [expr $rclk_period * 0.1666 ]
set rclk_transition [expr $rclk_period * 0.1666 ]
@file(fifo1_sramb.sdc) 44: set wclk_transition [expr $wclk_period * 0.1666 ]
set wclk_transition [expr $wclk_period * 0.1666 ]
@file(fifo1_sramb.sdc) 46: set wclk2x_uncertainity [expr $wclk2x_period * 0.1 ]
set wclk2x_uncertainity [expr $wclk2x_period * 0.1 ]
@file(fifo1_sramb.sdc) 47: set rclk_uncertainity [expr $rclk_period * 0.1 ]
set rclk_uncertainity [expr $rclk_period * 0.1 ]
@file(fifo1_sramb.sdc) 48: set wclk_uncertainity [expr $wclk_period * 0.1]
set wclk_uncertainity [expr $wclk_period * 0.1]
@file(fifo1_sramb.sdc) 50: set_max_transition $wclk2x_transition [get_clocks wclk2x]
set_max_transition $wclk2x_transition [get_clocks wclk2x]
@file(fifo1_sramb.sdc) 51: set_max_transition $rclk_transition [get_clocks rclk]
set_max_transition $rclk_transition [get_clocks rclk]
@file(fifo1_sramb.sdc) 52: set_max_transition $wclk_transition [get_clocks wclk]
set_max_transition $wclk_transition [get_clocks wclk]
@file(fifo1_sramb.sdc) 55: set_clock_uncertainty -setup $wclk2x_uncertainity [get_clocks wclk2x]
set_clock_uncertainty -setup $wclk2x_uncertainity [get_clocks wclk2x]
@file(fifo1_sramb.sdc) 56: set_clock_uncertainty -setup $rclk_uncertainity [get_clocks rclk]
set_clock_uncertainty -setup $rclk_uncertainity [get_clocks rclk]
@file(fifo1_sramb.sdc) 57: set_clock_uncertainty -setup $wclk_uncertainity [get_clocks wclk]
set_clock_uncertainty -setup $wclk_uncertainity [get_clocks wclk]
@file(fifo1_sramb.sdc) 59: set_clock_uncertainty -hold $wclk2x_uncertainity [get_clocks wclk2x]
set_clock_uncertainty -hold $wclk2x_uncertainity [get_clocks wclk2x]
@file(fifo1_sramb.sdc) 60: set_clock_uncertainty -hold $rclk_uncertainity [get_clocks rclk]
set_clock_uncertainty -hold $rclk_uncertainity [get_clocks rclk]
@file(fifo1_sramb.sdc) 61: set_clock_uncertainty -hold $wclk_uncertainity [get_clocks wclk]
set_clock_uncertainty -hold $wclk_uncertainity [get_clocks wclk]
@file(fifo1_sramb.sdc) 71: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 72: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 84: set wclk2x_DELAY 0 
set wclk2x_DELAY 0 
@file(fifo1_sramb.sdc) 85: set rclk_DELAY 0
set rclk_DELAY 0
@file(fifo1_sramb.sdc) 86: set wclk_DELAY 0
set wclk_DELAY 0
@file(fifo1_sramb.sdc) 90: set_input_delay -0.619 -clock [get_clocks rclk] [get_ports rinc]
set_input_delay -0.619 -clock [get_clocks rclk] [get_ports rinc]
@file(fifo1_sramb.sdc) 91: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[0]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[0]]
@file(fifo1_sramb.sdc) 92: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[1]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[1]]
@file(fifo1_sramb.sdc) 93: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[2]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[2]]
@file(fifo1_sramb.sdc) 94: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[3]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[3]]
@file(fifo1_sramb.sdc) 95: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[4]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[4]]
@file(fifo1_sramb.sdc) 96: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[5]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[5]]
@file(fifo1_sramb.sdc) 97: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[6]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[6]]
@file(fifo1_sramb.sdc) 98: set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[7]]
set_input_delay -0.619 -clock [get_clocks wclk2x] [get_ports wdata_in[7]]
@file(fifo1_sramb.sdc) 99: set_input_delay -0.619 -clock [get_clocks wclk] [get_ports winc]
set_input_delay -0.619 -clock [get_clocks wclk] [get_ports winc]
@file(fifo1_sramb.sdc) 103: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[0]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[0]]
@file(fifo1_sramb.sdc) 104: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[1]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[1]]
@file(fifo1_sramb.sdc) 105: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[2]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[2]]
@file(fifo1_sramb.sdc) 106: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[3]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[3]]
@file(fifo1_sramb.sdc) 107: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[4]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[4]]
@file(fifo1_sramb.sdc) 108: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[5]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[5]]
@file(fifo1_sramb.sdc) 109: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[6]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[6]]
@file(fifo1_sramb.sdc) 110: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[7]]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rdata[7]]
@file(fifo1_sramb.sdc) 111: set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rempty]
set_output_delay -0.523 -clock [get_clocks rclk] [get_ports rempty]
@file(fifo1_sramb.sdc) 112: set_output_delay -0.523 -clock [get_clocks wclk] [get_ports wfull]
set_output_delay -0.523 -clock [get_clocks wclk] [get_ports wfull]
@file(fifo1_sramb.sdc) 128: set_drive 0.002 [get_ports rinc]
set_drive 0.002 [get_ports rinc]
@file(fifo1_sramb.sdc) 129: set_drive 0.002 [get_ports wdata_in[0]]
set_drive 0.002 [get_ports wdata_in[0]]
@file(fifo1_sramb.sdc) 130: set_drive 0.002 [get_ports wdata_in[1]]
set_drive 0.002 [get_ports wdata_in[1]]
@file(fifo1_sramb.sdc) 131: set_drive 0.002 [get_ports wdata_in[2]]
set_drive 0.002 [get_ports wdata_in[2]]
@file(fifo1_sramb.sdc) 132: set_drive 0.002 [get_ports wdata_in[3]]
set_drive 0.002 [get_ports wdata_in[3]]
@file(fifo1_sramb.sdc) 133: set_drive 0.002 [get_ports wdata_in[4]]
set_drive 0.002 [get_ports wdata_in[4]]
@file(fifo1_sramb.sdc) 134: set_drive 0.002 [get_ports wdata_in[5]]
set_drive 0.002 [get_ports wdata_in[5]]
@file(fifo1_sramb.sdc) 135: set_drive 0.002 [get_ports wdata_in[6]]
set_drive 0.002 [get_ports wdata_in[6]]
@file(fifo1_sramb.sdc) 136: set_drive 0.002 [get_ports wdata_in[7]]
set_drive 0.002 [get_ports wdata_in[7]]
@file(fifo1_sramb.sdc) 137: set_drive 0.002 [get_ports winc]
set_drive 0.002 [get_ports winc]
@file(fifo1_sramb.sdc) 143: set_load 0.001 [get_ports rdata[0]]
set_load 0.001 [get_ports rdata[0]]
@file(fifo1_sramb.sdc) 144: set_load 0.001 [get_ports rdata[1]]
set_load 0.001 [get_ports rdata[1]]
@file(fifo1_sramb.sdc) 145: set_load 0.001 [get_ports rdata[2]]
set_load 0.001 [get_ports rdata[2]]
@file(fifo1_sramb.sdc) 146: set_load 0.001 [get_ports rdata[3]]
set_load 0.001 [get_ports rdata[3]]
@file(fifo1_sramb.sdc) 147: set_load 0.001 [get_ports rdata[4]]
set_load 0.001 [get_ports rdata[4]]
@file(fifo1_sramb.sdc) 148: set_load 0.001 [get_ports rdata[5]]
set_load 0.001 [get_ports rdata[5]]
@file(fifo1_sramb.sdc) 149: set_load 0.001 [get_ports rdata[6]]
set_load 0.001 [get_ports rdata[6]]
@file(fifo1_sramb.sdc) 150: set_load 0.001 [get_ports rdata[7]]
set_load 0.001 [get_ports rdata[7]]
@file(fifo1_sramb.sdc) 151: set_load 0.001 [get_ports rempty]
set_load 0.001 [get_ports rempty]
@file(fifo1_sramb.sdc) 152: set_load 0.001 [get_ports wfull]
set_load 0.001 [get_ports wfull]
@file(fifo1_sramb.sdc) 155: group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
@file(fifo1_sramb.sdc) 156: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sramb.sdc) 157: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
#@ End verbose source constraints/fifo1_sramb.sdc
@file(genus.tcl) 66: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 68: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:24 (Jan26) |  189.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.032s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                 Message Text                   |
--------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or      |
|             |        |      | sliced sensitivity signal is in the            |
|             |        |      | sensitivity list.                              |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                |
|             |        |      |Review and make sure the mismatch is            |
|             |        |      | unintentional. Genus can possibly issue        |
|             |        |      | bitwidth mismatch warning for explicit         |
|             |        |      | assignments present in RTL as-well-as for      |
|             |        |      | implicit assignments inferred by the tool. For |
|             |        |      | example, in case of enum declaration without   |
|             |        |      | value, the tool will implicitly assign value   |
|             |        |      | to the enum variables. It also issues the      |
|             |        |      | warning for any bitwidth mismatch that appears |
|             |        |      | in this implicit assignment.                   |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.           |
| CDFG-500    |Info    |    1 |Unused module input port.                       |
|             |        |      |In port definition within the module, the input |
|             |        |      | port is not used in any assignment statements  |
|             |        |      | or conditional expressions for decision        |
|             |        |      | statements.                                    |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be          |
|             |        |      | optimized during syn_generic.                  |
| CDFG-818    |Warning |    1 |Using default parameter value for module        |
|             |        |      | elaboration.                                   |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.        |
|             |        |      |This may cause simulation mismatches between    |
|             |        |      | the original and synthesized designs.          |
| CHNM-102    |Info    |  468 |Changed names successfully.                     |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.            |
|             |        |      |The obsolete option still works in this         |
|             |        |      | release, but to avoid this warning and to      |
|             |        |      | ensure compatibility with future releases,     |
|             |        |      | update your script to use new option.          |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not      |
|             |        |      | automatically get updated in written out SV    |
|             |        |      | wrapper module.                                |
|             |        |      |If user is setting write_sv_port_wrapper = true |
|             |        |      | then the port names affected by usage of       |
|             |        |      | change_name need to be updated manually in the |
|             |        |      | written out SV wrapper module.                 |
| CHNM-110    |Warning |   66 |Failed to change names.                         |
|             |        |      |Add 'set_attribute ui_respects_preserve false'  |
|             |        |      | (legacy_ui)                                    |
|             |        |      | or 'set_db ui_respects_preserve false'         |
|             |        |      | (common_ui)                                    |
|             |        |      | to allow name changes on preserved objects.    |
| CWD-19      |Info    |   14 |An implementation was inferred.                 |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                      |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                 |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.           |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.      |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                   |
| ELAB-1      |Info    |    1 |Elaborating Design.                             |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                          |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                        |
| ELABUTL-132 |Info    |    8 |Unused instance port.                           |
|             |        |      |Please check the reported scenario of           |
|             |        |      | unconnected instance port to ensure that it    |
|             |        |      | matches the design intent.                     |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary      |
|             |        |      | outputs.                                       |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so a hierarchical instance does    |
|             |        |      | not drive any primary outputs anymore. To see  |
|             |        |      | the list of deleted hierarchical instances,    |
|             |        |      | set the 'information_level' attribute to 2 or  |
|             |        |      | above. If the message is truncated set the     |
|             |        |      | message attribute 'truncate' to false to see   |
|             |        |      | the complete list. To prevent this             |
|             |        |      | optimization, set the 'delete_unloaded_insts'  |
|             |        |      | root/subdesign attribute to 'false' or         |
|             |        |      | 'preserve' instance attribute to 'true'.       |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been       |
|             |        |      | merged.                                        |
|             |        |      |To prevent merging of sequential instances, set |
|             |        |      | the 'optimize_merge_flops' and                 |
|             |        |      | 'optimize_merge_latches' root attributes to    |
|             |        |      | 'false' or the 'optimize_merge_seq' instance   |
|             |        |      | attribute to 'false'.                          |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell. |
|             |        |      |The timing arc connects two pins that are       |
|             |        |      | already connected by a sequential arc. It is   |
|             |        |      | not recommended to mix combinational arcs with |
|             |        |      | sequential arcs in a sequential cell.          |
| LBR-155     |Info    |   60 |Mismatch in unateness between 'timing_sense'    |
|             |        |      | attribute and the function.                    |
|             |        |      |The 'timing_sense' attribute will be respected. |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message |
|             |        |      | to 10 if information_level is less than 9.     |
| LBR-162     |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense   |
|             |        |      | arcs have been processed.                      |
|             |        |      |Setting the 'timing_sense' to non_unate.        |
| LBR-170     |Info    |    8 |Ignoring specified timing sense.                |
|             |        |      |Timing sense should never be set with           |
|             |        |      | 'rising_edge' or 'falling_edge' timing type.   |
| LBR-30      |Info    |    2 |Promoting a setup arc to recovery.              |
|             |        |      |Setup arcs to asynchronous input pins are not   |
|             |        |      | supported.                                     |
| LBR-31      |Info    |    2 |Promoting a hold arc to removal.                |
|             |        |      |Hold arcs to asynchronous input pins are not    |
|             |        |      | supported.                                     |
| LBR-34      |Warning |   10 |Missing an incoming setup timing arc for        |
|             |        |      | next_state library pin.                        |
|             |        |      |Pin used in a next_state function must have an  |
|             |        |      | incoming setup timing arc. Otherwise, the      |
|             |        |      | library cell will be treated as a timing       |
|             |        |      | model.                                         |
| LBR-38      |Warning |    1 |Libraries have inconsistent nominal operating   |
|             |        |      | conditions. In the Liberty library, there are  |
|             |        |      | attributes called nom_voltage, nom_process and |
|             |        |      | nom_temperature. Genus reports the message, if |
|             |        |      | the respective values of the 2 given .libs     |
|             |        |      | differ.                                        |
|             |        |      |This is a common source of delay calculation    |
|             |        |      | confusion and should be avoided.               |
| LBR-40      |Info    |   52 |An unsupported construct was detected in this   |
|             |        |      | library.                                       |
|             |        |      |Check to see if this construct is really needed |
|             |        |      | for synthesis. Many liberty constructs are not |
|             |        |      | actually required.                             |
| LBR-41      |Info    | 1424 |An output library pin lacks a function          |
|             |        |      | attribute.                                     |
|             |        |      |If the remainder of this library cell's         |
|             |        |      | semantic checks are successful, it will be     |
|             |        |      | considered as a timing-model                   |
|             |        |      | (because one of its outputs does not have a va |
|             |        |      | lid function.                                  |
| LBR-412     |Info    |    4 |Created nominal operating condition.            |
|             |        |      |The nominal operating condition is represented, |
|             |        |      | either by the nominal PVT values specified in  |
|             |        |      | the library source                             |
|             |        |      | (via nom_process,nom_voltage and nom_temperatu |
|             |        |      | re respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).  |
| LBR-511     |Warning |   12 |An attribute is used before it is defined.      |
| LBR-518     |Info    |   76 |Missing a function attribute in the output pin  |
|             |        |      | definition.                                    |
| LBR-525     |Warning |   38 |Missing clock pin in the sequential cell.       |
|             |        |      |Sequential timing checks, such as               |
|             |        |      | 'setup_rising' or 'hold_rising', on flop and   |
|             |        |      | latch cells require a clock pin. Verify that   |
|             |        |      | the 'clock' attribute of the clock pin is set  |
|             |        |      | to 'true' or that the clock pin has a          |
|             |        |      | 'clocked_on' attribute.                        |
| LBR-526     |Warning |   36 |Missing sequential block in the sequential      |
|             |        |      | cell.                                          |
| LBR-64      |Warning |   16 |Malformed test_cell.                            |
|             |        |      |Review the definition of the test_cell's        |
|             |        |      | function or its parent library-cell's          |
|             |        |      | function.  An inconsistency between the two    |
|             |        |      | may exist.                                     |
| LBR-76      |Warning |   12 |Detected both combinational and sequential      |
|             |        |      | timing arcs in a library cell. This might      |
|             |        |      | prevent the tool from using this cell for      |
|             |        |      | technology mapping. The tool will treat it as  |
|             |        |      | unusable.                                      |
|             |        |      |The library cell will be treated as a           |
|             |        |      | timing-model. Make sure that the timing arcs   |
|             |        |      | and output function are defined correctly.     |
|             |        |      | Even if the cell intends to have               |
|             |        |      | dual-functionality, it cannot be unmapped or   |
|             |        |      | automatically inferred.                        |
| LBR-9       |Warning |   82 |Library cell has no output pins defined.        |
|             |        |      |Add the missing output pin(s)                   |
|             |        |      | , then reload the library. Else the library    |
|             |        |      | cell will be marked as timing model i.e.       |
|             |        |      | unusable. Timing_model means that the cell     |
|             |        |      | does not have any defined function. If there   |
|             |        |      | is no output pin, Genus will mark library cell |
|             |        |      | as unusable i.e. the attribute 'usable' will   |
|             |        |      | be marked to 'false' on the libcell.           |
|             |        |      | Therefore, the cell is not used for mapping    |
|             |        |      | and it will not be picked up from the library  |
|             |        |      | for synthesis. If you query the attribute      |
|             |        |      | 'unusable_reason' on the libcell; result will  |
|             |        |      | be: 'Library cell has no output pins.'Note:    |
|             |        |      | The message LBR-9 is only for the logical pins |
|             |        |      | and not for the power_ground pins. Genus will  |
|             |        |      | depend upon the output function defined in the |
|             |        |      | pin group (output pin)                         |
|             |        |      | of the cell, to use it for mapping. The pg_pin |
|             |        |      | will not have any function defined.            |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.    |
| SYNTH-1     |Info    |    1 |Synthesizing.                                   |
| TUI-31      |Warning |    2 |Obsolete command.                               |
|             |        |      |This command is no longer supported.            |
--------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    20 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'INTERNAL' target slack:    33 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INPUTS' target slack: -5056 ps
Target path end-point (Pin: wdata_reg_7_/d)

PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 3.3416859999999993
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:24 (Jan26) |  189.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:03(00:00:04) | 100.0(100.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:24 (Jan26) |  189.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:03(00:00:04) | 100.0(100.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       462    511883       189
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       708    512296       320
##>G:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 73: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
@file(genus.tcl) 75: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 85: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:24 (Jan26) |  189.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:03(00:00:04) | 100.0(100.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:24 (Jan26) |  189.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:03(00:00:04) | 100.0(100.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:    20 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'INPUTS' target slack: -5056 ps
Target path end-point (Pin: wdata_reg_7_/d)

Cost Group 'INTERNAL' target slack:    31 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               511414    -4980 
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[4] --> wdata_reg_4_/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS             -5056    -4980      +1%      640 
       OUTPUTS                20       59              1280 
      INTERNAL                31       77              1280 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack:    11 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'INPUTS' target slack: -4980 ps
Target path end-point (Pin: wdata_reg_2_/D (DFFARX1_RVT/D))

Cost Group 'INTERNAL' target slack:    22 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_RVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |Sev  |Count |                    Message Text                      |
--------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                     |
|          |     |      |All computed switching activities are removed.        |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.          |
| SYNTH-2  |Info |    1 |Done synthesizing.                                    |
| SYNTH-4  |Info |    1 |Mapping.                                              |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.          |
|          |     |      |Try running the 'edit_netlist uniquify' command on    |
|          |     |      | the parent hierarchy of this (sub)                   |
|          |     |      | design, if there exists any.                         |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              511406    -4980 
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS             -4980    -4980      +0%      640 
       OUTPUTS                11       42              1280 
      INTERNAL                22      137              1280 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 7, CPU_Time 6.880691000000002
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:24 (Jan26) |  189.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:03(00:00:04) |  32.7( 36.4) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:21) |  00:00:06(00:00:07) |  67.3( 63.6) |   15:31:35 (Jan26) |  316.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo1_sramb/fv_map.fv.json' for netlist 'fv/fifo1_sramb/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/fifo1_sramb/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:24 (Jan26) |  189.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:03(00:00:04) |  27.3( 33.3) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:21) |  00:00:06(00:00:07) |  56.3( 58.3) |   15:31:35 (Jan26) |  316.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:22) |  00:00:02(00:00:01) |  16.4(  8.3) |   15:31:36 (Jan26) |  316.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.007319000000002518
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:24 (Jan26) |  189.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:03(00:00:04) |  27.4( 33.3) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:21) |  00:00:06(00:00:07) |  56.3( 58.3) |   15:31:35 (Jan26) |  316.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:22) |  00:00:02(00:00:01) |  16.4(  8.3) |   15:31:36 (Jan26) |  316.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:22) |  00:00:00(00:00:00) |  -0.1(  0.0) |   15:31:36 (Jan26) |  316.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:24 (Jan26) |  189.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:03(00:00:04) |  27.4( 30.8) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:21) |  00:00:06(00:00:07) |  56.3( 53.8) |   15:31:35 (Jan26) |  316.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:22) |  00:00:02(00:00:01) |  16.4(  7.7) |   15:31:36 (Jan26) |  316.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:22) |  00:00:00(00:00:00) |  -0.1(  0.0) |   15:31:36 (Jan26) |  316.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:01) |   0.0(  7.7) |   15:31:37 (Jan26) |  316.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                511406    -4980   -428918    120743       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511406    -4980   -428918    120743       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         2  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         2  (        0 /        0 )  0.00
    plc_st_fence         2  (        0 /        0 )  0.00
        plc_star         2  (        0 /        0 )  0.00
      plc_laf_st         2  (        0 /        0 )  0.00
 plc_laf_st_fence         2  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         2  (        0 /        0 )  0.00
   plc_laf_lo_st         2  (        0 /        0 )  0.00
       plc_lo_st         2  (        0 /        0 )  0.00
        mb_split         2  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 511406    -4980   -428918    120743       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 511401    -4980   -428905    120744       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        90  (        1 /        1 )  0.17
   plc_laf_lo_st        89  (        0 /        0 )  0.00
       plc_lo_st        89  (        0 /        0 )  0.00
            fopt        89  (        0 /        0 )  0.01
       crit_dnsz        72  (        9 /        9 )  0.12
             dup        80  (        0 /        0 )  0.04
        setup_dn        80  (        0 /        0 )  0.00
        mb_split        80  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.008936999999999529
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:24 (Jan26) |  189.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:03(00:00:04) |  27.4( 30.8) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:21) |  00:00:06(00:00:07) |  56.4( 53.8) |   15:31:35 (Jan26) |  316.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:22) |  00:00:02(00:00:01) |  16.4(  7.7) |   15:31:36 (Jan26) |  316.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:22) |  00:00:00(00:00:00) |  -0.1(  0.0) |   15:31:36 (Jan26) |  316.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:01) |   0.0(  7.7) |   15:31:37 (Jan26) |  316.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |  -0.1(  0.0) |   15:31:37 (Jan26) |  316.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:24 (Jan26) |  189.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:03(00:00:04) |  27.4( 30.8) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:28 (Jan26) |  320.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:21) |  00:00:06(00:00:07) |  56.4( 53.8) |   15:31:35 (Jan26) |  316.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:22) |  00:00:02(00:00:01) |  16.4(  7.7) |   15:31:36 (Jan26) |  316.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:22) |  00:00:00(00:00:00) |  -0.1(  0.0) |   15:31:36 (Jan26) |  316.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:01) |   0.0(  7.7) |   15:31:37 (Jan26) |  316.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |  -0.1(  0.0) |   15:31:37 (Jan26) |  316.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:31:37 (Jan26) |  316.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       708    512296       320
##>M:Pre Cleanup                        0         -         -       708    512296       320
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       436    511405       316
##>M:Const Prop                         0     -4980    428918       436    511405       316
##>M:Cleanup                            0     -4980    428905       436    511400       316
##>M:MBCI                               0         -         -       436    511400       316
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               8
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        9
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 87: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 99: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                511401    -4980   -428905    120744       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
-------------------------------------------------------------------------------
 const_prop               511401    -4980   -428905    120744       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
 simp_cc_inputs           511388    -4980   -428708    120744       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
-------------------------------------------------------------------------------
 hi_fo_buf                511388    -4980   -428708    120744       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511388    -4980   -428708    120744       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        16  (        0 /        0 )  0.01
       crit_upsz        16  (        0 /        0 )  0.00
       crit_slew        16  (        0 /        0 )  0.00
        setup_dn        16  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        16  (        0 /        0 )  0.00
    plc_st_fence        16  (        0 /        0 )  0.00
        plc_star        16  (        0 /        0 )  0.00
      plc_laf_st        16  (        0 /        0 )  0.00
 plc_laf_st_fence        16  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        16  (        0 /        0 )  0.00
       plc_lo_st        16  (        0 /        0 )  0.00
            fopt        16  (        0 /        0 )  0.00
       crit_swap        16  (        0 /        0 )  0.00
       mux2_swap        16  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap        16  (        0 /        0 )  0.00
            fopt        16  (        0 /        0 )  0.00
        setup_dn        16  (        0 /        0 )  0.00
       load_isol        16  (        0 /        0 )  0.02
       load_isol        16  (        0 /        0 )  0.00
        move_for        16  (        0 /        0 )  0.00
        move_for        16  (        0 /        0 )  0.00
          rem_bi        16  (        0 /        0 )  0.00
         offload        16  (        0 /        0 )  0.00
          rem_bi        16  (        0 /        0 )  0.00
         offload        16  (        0 /        0 )  0.00
           phase        16  (        0 /        0 )  0.00
        in_phase        16  (        0 /        0 )  0.00
       merge_bit        16  (        0 /        0 )  0.00
     merge_idrvr        16  (        0 /        0 )  0.00
     merge_iload        16  (        0 /        0 )  0.00
    merge_idload        16  (        0 /        0 )  0.00
      merge_drvr        16  (        0 /        0 )  0.00
      merge_load        16  (        0 /        0 )  0.00
          decomp        16  (        0 /        0 )  0.00
        p_decomp        16  (        0 /        0 )  0.00
        levelize        16  (        0 /        0 )  0.00
        mb_split        16  (        0 /        0 )  0.00
             dup        16  (        0 /        0 )  0.00
      mux_retime        16  (        0 /        0 )  0.00
         buf2inv        16  (        0 /        0 )  0.00
             exp         2  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf        16  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_200         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_300         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_400         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_111         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_210         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_110         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_101         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_201         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_211         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
        crit_msz        16  (        0 /        0 )  0.01
       crit_upsz        16  (        0 /        0 )  0.00
       crit_slew        16  (        0 /        0 )  0.00
        setup_dn        32  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        16  (        0 /        0 )  0.00
    plc_st_fence        16  (        0 /        0 )  0.00
        plc_star        16  (        0 /        0 )  0.00
      plc_laf_st        16  (        0 /        0 )  0.00
 plc_laf_st_fence        16  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        16  (        0 /        0 )  0.00
            fopt        32  (        0 /        0 )  0.00
       crit_swap        16  (        0 /        0 )  0.00
       mux2_swap        16  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap        16  (        0 /        0 )  0.00
            fopt        32  (        0 /        0 )  0.00
        setup_dn        32  (        0 /        0 )  0.00
       load_isol        32  (        0 /        0 )  0.02
       load_isol        32  (        0 /        0 )  0.02
        move_for        32  (        0 /        0 )  0.00
        move_for        32  (        0 /        0 )  0.00
          rem_bi        32  (        0 /        0 )  0.00
         offload        32  (        0 /        0 )  0.00
          rem_bi        32  (        0 /        0 )  0.00
         offload        32  (        0 /        0 )  0.00
       merge_bit        16  (        0 /        0 )  0.00
     merge_idrvr        16  (        0 /        0 )  0.00
     merge_iload        16  (        0 /        0 )  0.00
    merge_idload        16  (        0 /        0 )  0.00
      merge_drvr        16  (        0 /        0 )  0.00
      merge_load        16  (        0 /        0 )  0.00
           phase        16  (        0 /        0 )  0.00
          decomp        16  (        0 /        0 )  0.00
        p_decomp        16  (        0 /        0 )  0.00
        levelize        16  (        0 /        0 )  0.00
        mb_split        16  (        0 /        0 )  0.00
        in_phase        16  (        0 /        0 )  0.00
             dup        16  (        0 /        0 )  0.00
      mux_retime        16  (        0 /        0 )  0.00
         buf2inv        16  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf        16  (        0 /        0 )  0.00
 init_drc                 511388    -4980   -428708    120744       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        28  (        0 /        0 )  0.00
        plc_star        28  (        0 /        0 )  0.00
        drc_bufs        36  (        0 /        8 )  0.01
        drc_fopt        28  (        0 /        0 )  0.00
        drc_bufb        28  (        0 /        0 )  0.00
      simple_buf        28  (        0 /        0 )  0.01
             dup        28  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        28  (        0 /        0 )  0.00
       crit_slew        28  (        0 /        0 )  0.02


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
      drc_buf_sp       128  (        0 /       64 )  0.01
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        8 )  0.06
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511388    -4980   -428708    119430       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 511383    -4980   -428168    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        92  (        0 /        1 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        92  (        1 /        8 )  0.43
       crit_upsz        91  (        4 /        6 )  0.18
   plc_laf_lo_st        87  (        0 /        0 )  0.00
       plc_lo_st        87  (        0 /        0 )  0.00
       crit_swap        87  (        0 /        1 )  0.09
       mux2_swap        87  (        0 /        0 )  0.00
       crit_dnsz        63  (        0 /        0 )  0.11
       load_swap        87  (        0 /        0 )  0.06
            fopt        87  (        0 /        2 )  0.11
        setup_dn        87  (        0 /        0 )  0.00
       load_isol        87  (        0 /        0 )  0.50
       load_isol        87  (        0 /        0 )  0.00
        move_for        87  (        0 /        0 )  0.00
        move_for        87  (        0 /        0 )  0.00
          rem_bi        87  (        0 /        0 )  0.00
         offload        87  (        0 /        0 )  0.00
          rem_bi        87  (        0 /        0 )  0.00
         offload        87  (        0 /        0 )  0.00
       merge_bit        87  (        0 /        0 )  0.00
     merge_idrvr        87  (        0 /        0 )  0.00
     merge_iload        87  (        0 /        0 )  0.00
    merge_idload        87  (        0 /        0 )  0.00
      merge_drvr        87  (        0 /        0 )  0.01
      merge_load        87  (        0 /        0 )  0.00
           phase        87  (        0 /        0 )  0.00
          decomp        87  (        0 /        0 )  0.42
        p_decomp        87  (        0 /        0 )  0.38
        levelize        87  (        0 /        0 )  0.00
        mb_split        87  (        0 /        0 )  0.00
             dup        87  (        0 /        0 )  0.26
      mux_retime        87  (        0 /        0 )  0.00
       crr_local        87  (       15 /       15 )  2.44
         buf2inv        72  (        0 /        0 )  0.00

 init_area                511383    -4980   -428168    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
 undup                    511379    -4980   -428168    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_buf                  511373    -4980   -428168    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv                  511369    -4980   -428168    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
 merge_bi                 511362    -4980   -428168    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv_qb               511345    -4980   -428173    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
 io_phase                 511342    -4980   -428173    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
 gate_comp                511340    -4980   -428173    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
 glob_area                511337    -4980   -428173    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
 area_down                511330    -4980   -428173    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        2 /        2 )  0.01
         rem_buf        11  (        3 /        3 )  0.02
         rem_inv         5  (        3 /        5 )  0.03
        merge_bi         5  (        5 /        5 )  0.02
      rem_inv_qb        15  (        2 /        2 )  0.05
    seq_res_area        10  (        0 /        1 )  1.24
        io_phase         3  (        3 /        3 )  0.02
       gate_comp        18  (        1 /       12 )  0.19
       gcomp_mog         1  (        0 /        0 )  0.02
       glob_area        20  (       12 /       20 )  0.05
       area_down        14  (        3 /        9 )  0.10
      size_n_buf         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         8  (        0 /        0 )  0.01
         rem_inv         2  (        0 /        2 )  0.01
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         2  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511330    -4980   -428173    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_200         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_300         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_400         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_111         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_210         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_110         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_101         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_201         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
         crr_211         1  (        0 /        0 )  0.00
        crr_glob         2  (        0 /        0 )  0.00
        crit_msz        16  (        0 /        0 )  0.01
       crit_upsz        16  (        0 /        0 )  0.00
       crit_slew        16  (        0 /        0 )  0.00
        setup_dn        32  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        16  (        0 /        0 )  0.00
    plc_st_fence        16  (        0 /        0 )  0.00
        plc_star        16  (        0 /        0 )  0.00
      plc_laf_st        16  (        0 /        0 )  0.00
 plc_laf_st_fence        16  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        16  (        0 /        0 )  0.00
            fopt        32  (        0 /        0 )  0.00
       crit_swap        16  (        0 /        0 )  0.00
       mux2_swap        16  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap        16  (        0 /        0 )  0.00
            fopt        32  (        0 /        0 )  0.00
        setup_dn        32  (        0 /        0 )  0.00
       load_isol        32  (        0 /        0 )  0.02
       load_isol        32  (        0 /        0 )  0.02
        move_for        32  (        0 /        0 )  0.00
        move_for        32  (        0 /        0 )  0.00
          rem_bi        32  (        0 /        0 )  0.00
         offload        32  (        0 /        0 )  0.00
          rem_bi        32  (        0 /        0 )  0.00
         offload        32  (        0 /        0 )  0.00
       merge_bit        16  (        0 /        0 )  0.00
     merge_idrvr        16  (        0 /        0 )  0.00
     merge_iload        16  (        0 /        0 )  0.00
    merge_idload        16  (        0 /        0 )  0.00
      merge_drvr        16  (        0 /        0 )  0.00
      merge_load        16  (        0 /        0 )  0.00
           phase        16  (        0 /        0 )  0.00
          decomp        16  (        0 /        0 )  0.00
        p_decomp        16  (        0 /        0 )  0.00
        levelize        16  (        0 /        0 )  0.00
        mb_split        16  (        0 /        0 )  0.00
        in_phase        16  (        0 /        0 )  0.00
             dup        16  (        0 /        0 )  0.00
      mux_retime        16  (        0 /        0 )  0.00
         buf2inv        16  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf        16  (        0 /        0 )  0.00
 init_drc                 511330    -4980   -428173    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        20  (        0 /        0 )  0.00
        plc_star        20  (        0 /        0 )  0.00
        drc_bufs        20  (        0 /        0 )  0.00
        drc_fopt        20  (        0 /        0 )  0.00
        drc_bufb        20  (        0 /        0 )  0.00
      simple_buf        20  (        0 /        0 )  0.00
             dup        20  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        20  (        0 /        0 )  0.00
       crit_slew        20  (        0 /        0 )  0.01


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        8 )  0.05
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511330    -4980   -428173    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                511330    -4980   -428173    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D
 glob_area                511330    -4980   -428173    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         8  (        0 /        0 )  0.01
         rem_inv         2  (        0 /        2 )  0.01
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         2  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        17  (        0 /       11 )  0.17
       gcomp_mog         1  (        0 /        0 )  0.02
       glob_area        15  (        2 /       15 )  0.05
       area_down        12  (        0 /        6 )  0.08
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511330    -4980   -428173    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        16  (        0 /        0 )  0.01
       crit_upsz        16  (        0 /        0 )  0.00
       crit_slew        16  (        0 /        0 )  0.00
        setup_dn        16  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        16  (        0 /        0 )  0.00
    plc_st_fence        16  (        0 /        0 )  0.00
        plc_star        16  (        0 /        0 )  0.00
      plc_laf_st        16  (        0 /        0 )  0.00
 plc_laf_st_fence        16  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        16  (        0 /        0 )  0.00
       plc_lo_st        16  (        0 /        0 )  0.00
            fopt        16  (        0 /        0 )  0.00
       crit_swap        16  (        0 /        0 )  0.00
       mux2_swap        16  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap        16  (        0 /        0 )  0.00
            fopt        16  (        0 /        0 )  0.00
        setup_dn        16  (        0 /        0 )  0.00
       load_isol        16  (        0 /        0 )  0.01
       load_isol        16  (        0 /        0 )  0.00
        move_for        16  (        0 /        0 )  0.00
        move_for        16  (        0 /        0 )  0.00
          rem_bi        16  (        0 /        0 )  0.00
         offload        16  (        0 /        0 )  0.00
          rem_bi        16  (        0 /        0 )  0.00
         offload        16  (        0 /        0 )  0.00
           phase        16  (        0 /        0 )  0.00
        in_phase        16  (        0 /        0 )  0.00
       merge_bit        16  (        0 /        0 )  0.00
     merge_idrvr        16  (        0 /        0 )  0.00
     merge_iload        16  (        0 /        0 )  0.00
    merge_idload        16  (        0 /        0 )  0.00
      merge_drvr        16  (        0 /        0 )  0.00
      merge_load        16  (        0 /        0 )  0.00
          decomp        16  (        0 /        0 )  0.00
        p_decomp        16  (        0 /        0 )  0.00
        levelize        16  (        0 /        0 )  0.00
        mb_split        16  (        0 /        0 )  0.00
             dup        16  (        0 /        0 )  0.00
      mux_retime        16  (        0 /        0 )  0.00
         buf2inv        16  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf        16  (        0 /        0 )  0.00

 init_drc                 511330    -4980   -428173    119429       90
            Worst cost_group: INPUTS, WNS: -4980.4
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        20  (        0 /        0 )  0.00
        plc_star        20  (        0 /        0 )  0.00
        drc_bufs        20  (        0 /        0 )  0.00
        drc_fopt        20  (        0 /        0 )  0.00
        drc_bufb        20  (        0 /        0 )  0.00
      simple_buf        20  (        0 /        0 )  0.00
             dup        20  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        20  (        0 /        0 )  0.00
       crit_slew        20  (        0 /        0 )  0.01


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.01
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        8 )  0.04
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.

        Timer inaccuracy fixed: 8 times.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 102: set stage genus
@file(genus.tcl) 103: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 105: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(genus.tcl) 106: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 107: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 111: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 112: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 118: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:01).
#@ End verbose source scripts/genus.tcl
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> report_timing
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  03:35:14 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-4980 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     640            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     740         5180     
                                              
             Setup:-     109                  
       Uncertainty:-      64                  
     Required Time:=     567                  
      Launch Clock:-    5180                  
       Input Delay:-    -619                  
         Data Path:-     986                  
             Slack:=   -4980                  

Exceptions/Constraints:
  input_delay             -619            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    4561  5080      1 2574.1  (arrival)   wdata_in[2]           
    986    5547   160      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    5547     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 4> report_timing -max_paths
Error   : A required argument is missing for a flagged command option. [TUI-60] [report_timing]
        : The flag is '-max_paths'.
        : Check the command usage and correct the input to the command.
  report_timing: print a timing report 

Usage: report_timing [-fields <string>] [-output_format <string>]
           [-path_type <string>] [-split_delay] [-stage_delay] [-hpins] [-nets]
           [-exception_data] [-unconstrained] [-physical] [-user_derate] [-gui]
           [-max_paths <integer>] [-nworst <integer>] [-logic_levels <integer>]
           [-skip_buf] [-skip_inv] [-logic_levels_tcl_list] [-max_slack <float>]
           [-min_slack <float>] [-paths <string>] [-domain <clock_domain>]
           [-views <analysis_view>+] [-collection]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|hnet|port|pin|hpin>+ |
             -through_rise <inst|hinst|hnet|port|pin|hpin>+ |
             -through_fall <inst|hinst|hnet|port|pin|hpin>+ ]+
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+]
           [-timing_bin <timing_bin>] [-timing_path <timing_bin_path>]
           [<timing_path>+] [> file]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-stage_delay]:
        displays only drivers in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint (inapplicable to path_type 
        endpoint) 
    [-logic_levels <integer>]:
        number of paths to report in the output 
    [-skip_buf]:
        skip buffers when computing logic levels 
    [-skip_inv]:
        skip inverters when computing logic levels 
    [-logic_levels_tcl_list]:
        list output 
    [-max_slack <float>]:
        only paths with less than this slack 
    [-min_slack <float>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    [-collection]:
        return a collection of timing paths 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|hnet|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option 
        can be repeated indicating that the path must go through at least one 
        element of each through list (in the order the options were specified). 
        Objects must be ports, hierarchical pins, pins on sequential/mapped 
        combinational cells, or sequential/mapped combinational instances 
    -through_rise <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of 
        these objects and it can be repeated and can be combined with -through 
        and/or -through_fall_pin 
    -through_fall <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of 
        these objects and it can be repeated and can be combined with -through 
        and/or -through_rise_pin 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_bin_path>]:
        timing path to report 
    [<timing_path>+]:
        path_collection 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:        names of pins
  - flags:               flags associated with the column timing_point
  - arc:                 timing arc for which timing information was applied
  - edge:                rising/falling edge
  - cell:                cell type, exception type, etc.
  - fanout:              fanout of leaf cells
  - load:                load of leaf cells
  - transition:          slew of leaf cell outputs
  - transition_mean:     mean slew of leaf cell outputs
  - transition_sigma:    sigma slew of leaf cell outputs
  - delay:               delay through a leaf cell
  - delay_mean:          mean delay through a leaf cell
  - delay_sigma:         sigma delay through a leaf cell
  - arrival:             arrival time at a leaf cell
  - arrival_mean:        mean arrival time at a leaf cell
  - arrival_sigma:       sigma arrival time at a leaf cell
  - lib_set:             display the library set of the cell
  - user_derate:         derating information
  - total_derate:        total derating information
  - aocv_derate:         aocv derating information
  - socv_derate:         socv spatial derating information
  - stage_count:         aocv stage depth
  - power_domain:        power domain associated with the object
  - wire_length:         wire length
  - instance_location:       instance location
  - pin_location:        pin location
  - module:              name of the subdesign
  - frc:                 file row column information
1
@genus:root: 5> report_timing
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  03:39:26 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-4980 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     640            0     
        Drv Adjust:+       0         5080     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     740         5180     
                                              
             Setup:-     109                  
       Uncertainty:-      64                  
     Required Time:=     567                  
      Launch Clock:-    5180                  
       Input Delay:-    -619                  
         Data Path:-     986                  
             Slack:=   -4980                  

Exceptions/Constraints:
  input_delay             -619            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    4561  5080      1 2574.1  (arrival)   wdata_in[2]           
    986    5547   160      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    5547     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 6> 
@genus:root: 6> 
@genus:root: 6> 
@genus:root: 6> 
@genus:root: 6> 
@genus:root: 6> 
@genus:root: 6> 
@genus:root: 6> 
@genus:root: 6> 
@genus:root: 6> 
@genus:root: 6> help *drive*

============================================================
Commands:
  delete_unloaded_undriven:
                        # disconnects subports and hierarchical pins connected to constants and that do not fanout to anything, and deletes unloaded and undriven subports from the design
  set_drive:            # set drive


============================================================
Attributes:
  hdl_undriven_output_port_value(root):
                        # string, read/write, default=0, indices={}
                        # Connects each undriven output port in a module to the specified value unless the 'none' value is specified.
  hdl_undriven_signal_value(root):
                        # string, read/write, default=0, indices={}
                        # Connects each undriven signal in a module to the specified value unless the 'none' value is specified.
  case_analysis_multi_driver_propagation(root):
                        # enum { none favor_0 favor_1 favor_neither }, read/write, default=favor_neither, indices={}
                        # Controls how timing case constants are propagated on multi-driven nets (none, favor_0, favor_1, or favor_neither).
  driver_for_unloaded_ports(root):
                        # enum { Z 0 }, read/write, default=Z, indices={}
                        # Determines how unloaded input and output subdesign ports are handled
	during incremental optimization.
  driver_for_unloaded_hier_pins(root):
                        # enum { Z 0 }, read/write, default=Z, indices={}
                        # Determines how unloaded input and output subdesign ports are handled
	during incremental optimization.
  invs_timing_driven_place(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Use timing driven option when generating prototype placement. This attribute setting will not impact the flow anymore as the default setting is always true.
  higher_drive_pin(lib_pin):
                        # pg_lib_pin|lib_pin, read-only, default=no_value, indices={}
                        # Next higher drive version.
  lower_drive_pin(lib_pin):
                        # pg_lib_pin|lib_pin, read-only, default=no_value, indices={}
                        # Next lower drive version.
  drive_resistance(lib_pin):
                        # int, read-only, default=no_value, indices={}
                        # Approximate drive resistance.
  driver_type(lib_pin): # string, read-only, default=no_value, indices={}
                        # Driver type of the output pin.
  higher_drive_pin(pg_lib_pin):
                        # pg_lib_pin|lib_pin, read-only, default=no_value, indices={}
                        # Next higher drive version.
  lower_drive_pin(pg_lib_pin):
                        # pg_lib_pin|lib_pin, read-only, default=no_value, indices={}
                        # Next lower drive version.
  drive_resistance(pg_lib_pin):
                        # int, read-only, default=no_value, indices={}
                        # Approximate drive resistance.
  driver_type(pg_lib_pin):
                        # string, read-only, default=no_value, indices={}
                        # Driver type of the output pin.
  drive_resistance_fall(lib_arc):
                        # double, read-only, default=no_value, indices={}
                        # The driving resistance of the cell for falling transitions.
  drive_resistance_rise(lib_arc):
                        # double, read-only, default=no_value, indices={}
                        # The driving resistance of the cell for rising transitions.
  drivers(hnet):        # hpin*|pin*|constant*|pg_pin*|hport*|port*, read-only, default=no_value, indices={}
                        # Drivers for the net.
  num_drivers(hnet):    # int, read-only, default=no_value, indices={}
                        # Number of drivers on this net.
  is_driven_by_supply0(hnet):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # Returns true if the net is driven by a supply0 net.
  is_driven_by_supply1(hnet):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # Returns true if the net is driven by a supply1 net.
  drivers(net):         # constant*|port*|pg_pin*|pin*, read-only, default=no_value, indices={}
                        # Leaf drivers of this net.
  driver_pins(net):     # pg_pin*|pin*, read-only, default=no_value, indices={}
                        # Leaf pin drivers of this net.
  driver_ports(net):    # port*, read-only, default=no_value, indices={}
                        # Port drivers of this net.
  num_drivers(net):     # int, read-only, default=no_value, indices={}
                        # Number of leaf drivers of this net.
  driver_pin_rise_min(port):
                        # lib_pin, read/write, default=no_value, indices=analysis_view
                        # The output libpin object that drives this port from outside the design.
  driver_pin_fall_min(port):
                        # lib_pin, read/write, default=no_value, indices=analysis_view
                        # The output libpin object that drives this port from outside the design.
  driver_pin_rise_max(port):
                        # lib_pin, read/write, default=no_value, indices=analysis_view
                        # The output libpin object that drives this port from outside the design.
  driver_pin_fall_max(port):
                        # lib_pin, read/write, default=no_value, indices=analysis_view
                        # The output libpin object that drives this port from outside the design.
  driver_from_pin_rise_min(port):
                        # lib_pin, read/write, default=no_value, indices=analysis_view
                        # The input libpin associated with the external driver rise transition.
  driver_from_pin_fall_min(port):
                        # lib_pin, read/write, default=no_value, indices=analysis_view
                        # The input libpin associated with the external driver fall transition.
  driver_from_pin_rise_max(port):
                        # lib_pin, read/write, default=no_value, indices=analysis_view
                        # The input libpin associated with the external driver rise transition.
  driver_from_pin_fall_max(port):
                        # lib_pin, read/write, default=no_value, indices=analysis_view
                        # The input libpin associated with the external driver fall transition.
  external_driven_pin_rise(port):
                        # lib_pin, read/write, default=no_value, indices={}
                        # Input libpin that will be driven by this port - for rise slope sensitivity modeling.
  external_driven_pin_fall(port):
                        # lib_pin, read/write, default=no_value, indices={}
                        # Input libpin that will be driven by this port - for fall slope sensitivity modeling.
  ideal_driver(port):   # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore transitions, connect delay and design rule constraints of this port.
  external_non_tristate_drivers(port):
                        # int, read/write, default=0, indices=analysis_view
                        # Number of extra ganged driving pins.
  driver_ignore_drc(port):
                        # bool { 1 0 true false }, read/write, default=false, indices=analysis_view
                        # Do not use design rule constraints from external driver.
  drive_resistance_fall_max(port):
                        # double, read/write, default=no_value, indices=analysis_view
                        # The external driver max fall resistance.
  drive_resistance_fall_min(port):
                        # double, read/write, default=no_value, indices=analysis_view
                        # The external driver min fall resistance.
  drive_resistance_rise_max(port):
                        # double, read/write, default=no_value, indices=analysis_view
                        # The external driver max rise resistance.
  drive_resistance_rise_min(port):
                        # double, read/write, default=no_value, indices=analysis_view
                        # The external driver min rise resistance.
  driver_input_slew_fall_to_rise_max(port):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Specifies the falling input transition for the from_pin of the driving cell, which is used for the maximum rising delay and transition calculations at the port.
  driver_input_slew_fall_to_rise_min(port):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Specifies the falling input transition for the from_pin of the driving cell, which is used for the minimum rising delay and transition calculations at the port.
  driver_input_slew_fall_to_fall_max(port):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Specifies the falling input transition for the from_pin of the driving cell, which is used for the maximum falling delay and transition calculations at the port.
  driver_input_slew_fall_to_fall_min(port):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Specifies the falling input transition for the from_pin of the driving cell, which is used for the minimum falling delay and transition calculations at the port.
  driver_input_slew_rise_to_rise_max(port):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Specifies the rising input transition for the from_pin of the driving cell, which is used for the maximum rising delay and transition calculations at the port.
  driver_input_slew_rise_to_rise_min(port):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Specifies the rising input transition for the from_pin of the driving cell, which is used for the minimum rising delay and transition calculations at the port.
  driver_input_slew_rise_to_fall_max(port):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Specifies the rising input transition for the from_pin of the driving cell, which is used for the maximum falling delay and transition calculations at the port.
  driver_input_slew_rise_to_fall_min(port):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Specifies the rising input transition for the from_pin of the driving cell, which is used for the minimum falling delay and transition calculations at the port.
  dft_driven_by_clock(port):
                        # enum { true false }, read/write, default=false, indices={}
                        # If pin is driven by clock.
  dft_driven_by_clock(hport):
                        # enum { true false }, read/write, default=false, indices={}
                        # If pin is driven by clock.
  ideal_driver(pin):    # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore transitions, connect delay and design rule constraints of this pin.
  dft_driven_by_clock(pin):
                        # enum { true false }, read/write, default=false, indices={}
                        # If pin is driven by clock.
  ideal_driver(hpin):   # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore transitions, connect delay and design rule constraints of this pin.
  dft_driven_by_clock(hpin):
                        # enum { true false }, read/write, default=false, indices={}
                        # If pin is driven by clock.
  enable_driver(isolation_rule):
                        # hpin|pin|constant|pg_pin|hport|port, read/write, default=no_value, indices={}
                        # Isolation enable driver.
  tristate_net_drivers(violation):
                        # hpin*|pin*|constant*|pg_pin*|hport*|port*, read-only, default=no_value, indices={}
                        # Driver pins for tristate net.
@genus:root: 7> man set_drive
@genus:root: 8> set_driving_cell -lib_cell INVX2_RVT [get_ports winc]
@genus:root: 9> 
@genus:root: 9> set_drive 0.002 [get_ports rinc]
@genus:root: 10> set_drive 0.002 [get_ports wdata_in[0]]
@genus:root: 11> set_drive 0.002 [get_ports wdata_in[1]]
@genus:root: 12> set_drive 0.002 [get_ports wdata_in[2]]
@genus:root: 13> set_drive 0.002 [get_ports wdata_in[3]]
@genus:root: 14> set_drive 0.002 [get_ports wdata_in[4]]
@genus:root: 15> set_drive 0.002 [get_ports wdata_in[5]]
@genus:root: 16> set_drive 0.002 [get_ports wdata_in[6]]
@genus:root: 17> set_drive 0.002 [get_ports wdata_in[7]]
@genus:root: 18> set_drive 0.002 [get_ports winc]
@genus:root: 19> 
@genus:root: 19> ##########################################################################
@genus:root: 20> 
@genus:root: 20> # set_load
@genus:root: 21> 
@genus:root: 21> 
@genus:root: 21> 
@genus:root: 21> set_driving_cell -lib_cell INVX2_RVT [get_ports winc]
@genus:root: 22> 
@genus:root: 22> 
@genus:root: 22> 
@genus:root: 22> 
@genus:root: 22> check_timing_intent -verbose
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  03:51:57 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:fifo1_sramb/fifomem/n_69
hnet:fifo1_sramb/fifomem/n_70
hnet:fifo1_sramb/fifomem/n_71
hnet:fifo1_sramb/fifomem/n_72
hnet:fifo1_sramb/fifomem/n_73
hnet:fifo1_sramb/fifomem/n_74
hnet:fifo1_sramb/fifomem/n_75
hnet:fifo1_sramb/fifomem/n_76
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:fifo1_sramb/rclk
exception:fifo1_sramb/wclk
exception:fifo1_sramb/wclk2x
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:fifo1_sramb/rrst_n
port:fifo1_sramb/wrst_n
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:fifo1_sramb/rinc
port:fifo1_sramb/rrst_n
port:fifo1_sramb/wdata_in[0]
port:fifo1_sramb/wdata_in[1]
port:fifo1_sramb/wdata_in[2]
port:fifo1_sramb/wdata_in[3]
port:fifo1_sramb/wdata_in[4]
port:fifo1_sramb/wdata_in[5]
port:fifo1_sramb/wdata_in[6]
port:fifo1_sramb/wdata_in[7]
port:fifo1_sramb/wrst_n
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       8
 Timing exceptions with no effect                                 3
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           2
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       11
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         24

@genus:root: 23> set_driving_cell -lib_cell INVX2_RVT [get_ports rinc]
@genus:root: 24> set_driving_cell -lib_cell INVX2_RVT [get_ports wdata_in[0]]
@genus:root: 25> set_driving_cell -lib_cell INVX2_RVT [get_ports wdata_in[1]]
@genus:root: 26> set_driving_cell -lib_cell INVX2_RVT [get_ports wdata_in[2]]
@genus:root: 27> set_driving_cell -lib_cell INVX2_RVT [get_ports wdata_in[3]]
@genus:root: 28> set_driving_cell -lib_cell INVX2_RVT [get_ports wdata_in[4]]
@genus:root: 29> set_driving_cell -lib_cell INVX2_RVT [get_ports wdata_in[5]]
@genus:root: 30> set_driving_cell -lib_cell INVX2_RVT [get_ports wdata_in[6]]
@genus:root: 31> set_driving_cell -lib_cell INVX2_RVT [get_ports wdata_in[7]]
@genus:root: 32> set_driving_cell -lib_cell INVX2_RVT [get_ports winc]
@genus:root: 33> 
@genus:root: 33> check_timing_intent -verbose
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  03:52:57 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:fifo1_sramb/fifomem/n_69
hnet:fifo1_sramb/fifomem/n_70
hnet:fifo1_sramb/fifomem/n_71
hnet:fifo1_sramb/fifomem/n_72
hnet:fifo1_sramb/fifomem/n_73
hnet:fifo1_sramb/fifomem/n_74
hnet:fifo1_sramb/fifomem/n_75
hnet:fifo1_sramb/fifomem/n_76
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:fifo1_sramb/rclk
exception:fifo1_sramb/wclk
exception:fifo1_sramb/wclk2x
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:fifo1_sramb/rrst_n
port:fifo1_sramb/wrst_n
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:fifo1_sramb/rrst_n
port:fifo1_sramb/wrst_n
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       8
 Timing exceptions with no effect                                 3
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           2
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        2
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         15

@genus:root: 34> get_ports rrst_n
0x156
port:fifo1_sramb/rrst_n 
@genus:root: 35> dbGte [get_ports rrst_n]
invalid command name "dbGte"
@genus:root: 36> report_property  [get_ports rrst_n]
Error   : A required argument was not specified. [TUI-202] [parse_options]
        : The flag '-property_list' was not specified.
        : Rerun the command specifying all required arguments.
  report_property: list all the properties 

Usage: report_property -property_list <string>
           <library|lib_cell|lib_pin|lib_arc|design|module|inst|hinst|port|pin|hpin|hnet|clock|exception|timing_path|timing_point>+

    -property_list <string>:
        specifies a list of valid property names 
    <library|lib_cell|lib_pin|lib_arc|design|module|inst|hinst|port|pin|hpin|hnet|clock|exception|timing_path|timing_point>+:
        objects 
@genus:root: 37> report_property -property_list direction  [get_ports rrst_n]
in
@genus:root: 38> 
@genus:root: 38> 
@genus:root: 38> 
@genus:root: 38> report_property -property_list direction  [get_ports wrst_n]
in
@genus:root: 39> 
@genus:root: 39> 
@genus:root: 39> 
@genus:root: 39> 
@genus:root: 39> 
@genus:root: 39> 
@genus:root: 39> 
@genus:root: 39> 
@genus:root: 39> report_timing -from wrst_n
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  03:55:55 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

@genus:root: 40> report_timing -from wrst_n -unconstrained
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  03:56:01 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED
     Startpoint: (R) wrst_n
       Endpoint: (R) wdata_reg_2_/RSTB

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-     392            

#------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell        Timing Point    
#  (ps)   (ps)   (ps)         (fF)                                 
#------------------------------------------------------------------
      0       0     0      1 2505.9  (arrival)   wrst_n            
    392     392     0     52    0.0  I1025_NS    io_b_wrst_n/DOUT  
      0     392     -     52      -  DFFARX1_RVT wdata_reg_2_/RSTB 
#------------------------------------------------------------------

(P) : Instance is preserved
(a) : Net has asynchronous load pins which are being considered ideal.


Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 1523s, ST: 98s, FG: 98s, CPU: 8.8%}, MEM {curr: 1.1G, peak: 1.4G, phys curr: 0.3G, phys peak: 0.3G}, SYS {load: 3.0, cpu: 32, total: 83.4G, free: 23.7G}
@genus:root: 41> 
@genus:root: 41> 
@genus:root: 41> 
@genus:root: 41> 
@genus:root: 41> get_cell wdata_reg_2_/RSTB
Warning : Could not find requested search value. [SDC-208] [get_cells]
        : The 'get_cells' command  cannot find any cells named 'wdata_reg_2_/RSTB'
        : Use the 'vcd' and 'vls' commands to browse the virtual directories to find the object because the specified name and/or location does not exist.
@genus:root: 42> get_pin wdata_reg_2_/RSTB
0x162
pin:fifo1_sramb/wdata_reg_2_/RSTB 
@genus:root: 43> get_clock [get_pin wdata_reg_2_/RSTB]
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command  cannot find any clocks named '0x163'
@genus:root: 44> get_clock [get_pin wdata_reg_2_/RSTB]
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command  cannot find any clocks named '0x165'
@genus:root: 45> get_clocks
0x167
clock:fifo1_sramb/wclk clock:fifo1_sramb/rclk clock:fifo1_sramb/wclk2x 
@genus:root: 46> report_timing -from wrst_n
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  03:58:29 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

@genus:root: 47> report_timing -from wrst_n -unconstrained
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  03:58:38 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED
     Startpoint: (R) wrst_n
       Endpoint: (R) wdata_reg_2_/RSTB

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-     392            

#------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell        Timing Point    
#  (ps)   (ps)   (ps)         (fF)                                 
#------------------------------------------------------------------
      0       0     0      1 2505.9  (arrival)   wrst_n            
    392     392     0     52    0.0  I1025_NS    io_b_wrst_n/DOUT  
      0     392     -     52      -  DFFARX1_RVT wdata_reg_2_/RSTB 
#------------------------------------------------------------------

(P) : Instance is preserved
(a) : Net has asynchronous load pins which are being considered ideal.

@genus:root: 48> report_timing -from wrst_n -unconstrained  -output_format
Error   : A required argument is missing for a flagged command option. [TUI-60] [report_timing]
        : The flag is '-output_format'.
  report_timing: print a timing report 

Usage: report_timing [-fields <string>] [-output_format <string>]
           [-path_type <string>] [-split_delay] [-stage_delay] [-hpins] [-nets]
           [-exception_data] [-unconstrained] [-physical] [-user_derate] [-gui]
           [-max_paths <integer>] [-nworst <integer>] [-logic_levels <integer>]
           [-skip_buf] [-skip_inv] [-logic_levels_tcl_list] [-max_slack <float>]
           [-min_slack <float>] [-paths <string>] [-domain <clock_domain>]
           [-views <analysis_view>+] [-collection]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|hnet|port|pin|hpin>+ |
             -through_rise <inst|hinst|hnet|port|pin|hpin>+ |
             -through_fall <inst|hinst|hnet|port|pin|hpin>+ ]+
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+]
           [-timing_bin <timing_bin>] [-timing_path <timing_bin_path>]
           [<timing_path>+] [> file]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-stage_delay]:
        displays only drivers in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint (inapplicable to path_type 
        endpoint) 
    [-logic_levels <integer>]:
        number of paths to report in the output 
    [-skip_buf]:
        skip buffers when computing logic levels 
    [-skip_inv]:
        skip inverters when computing logic levels 
    [-logic_levels_tcl_list]:
        list output 
    [-max_slack <float>]:
        only paths with less than this slack 
    [-min_slack <float>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    [-collection]:
        return a collection of timing paths 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|hnet|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option 
        can be repeated indicating that the path must go through at least one 
        element of each through list (in the order the options were specified). 
        Objects must be ports, hierarchical pins, pins on sequential/mapped 
        combinational cells, or sequential/mapped combinational instances 
    -through_rise <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of 
        these objects and it can be repeated and can be combined with -through 
        and/or -through_fall_pin 
    -through_fall <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of 
        these objects and it can be repeated and can be combined with -through 
        and/or -through_rise_pin 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_bin_path>]:
        timing path to report 
    [<timing_path>+]:
        path_collection 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:        names of pins
  - flags:               flags associated with the column timing_point
  - arc:                 timing arc for which timing information was applied
  - edge:                rising/falling edge
  - cell:                cell type, exception type, etc.
  - fanout:              fanout of leaf cells
  - load:                load of leaf cells
  - transition:          slew of leaf cell outputs
  - transition_mean:     mean slew of leaf cell outputs
  - transition_sigma:    sigma slew of leaf cell outputs
  - delay:               delay through a leaf cell
  - delay_mean:          mean delay through a leaf cell
  - delay_sigma:         sigma delay through a leaf cell
  - arrival:             arrival time at a leaf cell
  - arrival_mean:        mean arrival time at a leaf cell
  - arrival_sigma:       sigma arrival time at a leaf cell
  - lib_set:             display the library set of the cell
  - user_derate:         derating information
  - total_derate:        total derating information
  - aocv_derate:         aocv derating information
  - socv_derate:         socv spatial derating information
  - stage_count:         aocv stage depth
  - power_domain:        power domain associated with the object
  - wire_length:         wire length
  - instance_location:       instance location
  - pin_location:        pin location
  - module:              name of the subdesign
  - frc:                 file row column information
1
@genus:root: 49> report_timing -from wrst_n -unconstrained  -domain
Error   : A required argument is missing for a flagged command option. [TUI-60] [report_timing]
        : The flag is '-domain'.
  report_timing: print a timing report 

Usage: report_timing [-fields <string>] [-output_format <string>]
           [-path_type <string>] [-split_delay] [-stage_delay] [-hpins] [-nets]
           [-exception_data] [-unconstrained] [-physical] [-user_derate] [-gui]
           [-max_paths <integer>] [-nworst <integer>] [-logic_levels <integer>]
           [-skip_buf] [-skip_inv] [-logic_levels_tcl_list] [-max_slack <float>]
           [-min_slack <float>] [-paths <string>] [-domain <clock_domain>]
           [-views <analysis_view>+] [-collection]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|hnet|port|pin|hpin>+ |
             -through_rise <inst|hinst|hnet|port|pin|hpin>+ |
             -through_fall <inst|hinst|hnet|port|pin|hpin>+ ]+
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+]
           [-timing_bin <timing_bin>] [-timing_path <timing_bin_path>]
           [<timing_path>+] [> file]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-stage_delay]:
        displays only drivers in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint (inapplicable to path_type 
        endpoint) 
    [-logic_levels <integer>]:
        number of paths to report in the output 
    [-skip_buf]:
        skip buffers when computing logic levels 
    [-skip_inv]:
        skip inverters when computing logic levels 
    [-logic_levels_tcl_list]:
        list output 
    [-max_slack <float>]:
        only paths with less than this slack 
    [-min_slack <float>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    [-collection]:
        return a collection of timing paths 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|hnet|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option 
        can be repeated indicating that the path must go through at least one 
        element of each through list (in the order the options were specified). 
        Objects must be ports, hierarchical pins, pins on sequential/mapped 
        combinational cells, or sequential/mapped combinational instances 
    -through_rise <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of 
        these objects and it can be repeated and can be combined with -through 
        and/or -through_fall_pin 
    -through_fall <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of 
        these objects and it can be repeated and can be combined with -through 
        and/or -through_rise_pin 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_bin_path>]:
        timing path to report 
    [<timing_path>+]:
        path_collection 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:        names of pins
  - flags:               flags associated with the column timing_point
  - arc:                 timing arc for which timing information was applied
  - edge:                rising/falling edge
  - cell:                cell type, exception type, etc.
  - fanout:              fanout of leaf cells
  - load:                load of leaf cells
  - transition:          slew of leaf cell outputs
  - transition_mean:     mean slew of leaf cell outputs
  - transition_sigma:    sigma slew of leaf cell outputs
  - delay:               delay through a leaf cell
  - delay_mean:          mean delay through a leaf cell
  - delay_sigma:         sigma delay through a leaf cell
  - arrival:             arrival time at a leaf cell
  - arrival_mean:        mean arrival time at a leaf cell
  - arrival_sigma:       sigma arrival time at a leaf cell
  - lib_set:             display the library set of the cell
  - user_derate:         derating information
  - total_derate:        total derating information
  - aocv_derate:         aocv derating information
  - socv_derate:         socv spatial derating information
  - stage_count:         aocv stage depth
  - power_domain:        power domain associated with the object
  - wire_length:         wire length
  - instance_location:       instance location
  - pin_location:        pin location
  - module:              name of the subdesign
  - frc:                 file row column information
1
@genus:root: 50> report_timing
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  04:01:27 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-8544 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     640            0     
        Drv Adjust:+       0         7814     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     740         7914     
                                              
             Setup:-     111                  
       Uncertainty:-      64                  
     Required Time:=     565                  
      Launch Clock:-    7914                  
       Input Delay:-    -619                  
         Data Path:-    1814                  
             Slack:=   -8544                  

Exceptions/Constraints:
  input_delay             -619            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    7295 12583      1 2574.1  (arrival)   wdata_in[2]           
   1814    9109   166      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    9109     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 51> report_timing -from wrst_n -unconstrained
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  04:01:34 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED
     Startpoint: (R) wrst_n
       Endpoint: (R) wdata_reg_2_/RSTB

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-     392            

#------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell        Timing Point    
#  (ps)   (ps)   (ps)         (fF)                                 
#------------------------------------------------------------------
      0       0     0      1 2505.9  (arrival)   wrst_n            
    392     392     0     52    0.0  I1025_NS    io_b_wrst_n/DOUT  
      0     392     -     52      -  DFFARX1_RVT wdata_reg_2_/RSTB 
#------------------------------------------------------------------

(P) : Instance is preserved
(a) : Net has asynchronous load pins which are being considered ideal.

@genus:root: 52> report_timing -from wrst_n -unconstrained  -capture_clock_pins
Error   : A required argument is missing for a flagged command option. [TUI-60] [report_timing]
        : The flag is '-capture_clock_pins'.
  report_timing: print a timing report 

Usage: report_timing [-fields <string>] [-output_format <string>]
           [-path_type <string>] [-split_delay] [-stage_delay] [-hpins] [-nets]
           [-exception_data] [-unconstrained] [-physical] [-user_derate] [-gui]
           [-max_paths <integer>] [-nworst <integer>] [-logic_levels <integer>]
           [-skip_buf] [-skip_inv] [-logic_levels_tcl_list] [-max_slack <float>]
           [-min_slack <float>] [-paths <string>] [-domain <clock_domain>]
           [-views <analysis_view>+] [-collection]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|hnet|port|pin|hpin>+ |
             -through_rise <inst|hinst|hnet|port|pin|hpin>+ |
             -through_fall <inst|hinst|hnet|port|pin|hpin>+ ]+
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+]
           [-timing_bin <timing_bin>] [-timing_path <timing_bin_path>]
           [<timing_path>+] [> file]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-stage_delay]:
        displays only drivers in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint (inapplicable to path_type 
        endpoint) 
    [-logic_levels <integer>]:
        number of paths to report in the output 
    [-skip_buf]:
        skip buffers when computing logic levels 
    [-skip_inv]:
        skip inverters when computing logic levels 
    [-logic_levels_tcl_list]:
        list output 
    [-max_slack <float>]:
        only paths with less than this slack 
    [-min_slack <float>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    [-collection]:
        return a collection of timing paths 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|hnet|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option 
        can be repeated indicating that the path must go through at least one 
        element of each through list (in the order the options were specified). 
        Objects must be ports, hierarchical pins, pins on sequential/mapped 
        combinational cells, or sequential/mapped combinational instances 
    -through_rise <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of 
        these objects and it can be repeated and can be combined with -through 
        and/or -through_fall_pin 
    -through_fall <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of 
        these objects and it can be repeated and can be combined with -through 
        and/or -through_rise_pin 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_bin_path>]:
        timing path to report 
    [<timing_path>+]:
        path_collection 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:        names of pins
  - flags:               flags associated with the column timing_point
  - arc:                 timing arc for which timing information was applied
  - edge:                rising/falling edge
  - cell:                cell type, exception type, etc.
  - fanout:              fanout of leaf cells
  - load:                load of leaf cells
  - transition:          slew of leaf cell outputs
  - transition_mean:     mean slew of leaf cell outputs
  - transition_sigma:    sigma slew of leaf cell outputs
  - delay:               delay through a leaf cell
  - delay_mean:          mean delay through a leaf cell
  - delay_sigma:         sigma delay through a leaf cell
  - arrival:             arrival time at a leaf cell
  - arrival_mean:        mean arrival time at a leaf cell
  - arrival_sigma:       sigma arrival time at a leaf cell
  - lib_set:             display the library set of the cell
  - user_derate:         derating information
  - total_derate:        total derating information
  - aocv_derate:         aocv derating information
  - socv_derate:         socv spatial derating information
  - stage_count:         aocv stage depth
  - power_domain:        power domain associated with the object
  - wire_length:         wire length
  - instance_location:       instance location
  - pin_location:        pin location
  - module:              name of the subdesign
  - frc:                 file row column information
1
@genus:root: 53> report_timing -from wrst_n -unconstrained
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  04:05:32 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED
     Startpoint: (R) wrst_n
       Endpoint: (R) wdata_reg_2_/RSTB

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-     392            

#------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell        Timing Point    
#  (ps)   (ps)   (ps)         (fF)                                 
#------------------------------------------------------------------
      0       0     0      1 2505.9  (arrival)   wrst_n            
    392     392     0     52    0.0  I1025_NS    io_b_wrst_n/DOUT  
      0     392     -     52      -  DFFARX1_RVT wdata_reg_2_/RSTB 
#------------------------------------------------------------------

(P) : Instance is preserved
(a) : Net has asynchronous load pins which are being considered ideal.

@genus:root: 54> report_timing -from wrst_n -unconstrained  -paths
Error   : A required argument is missing for a flagged command option. [TUI-60] [report_timing]
        : The flag is '-paths'.
  report_timing: print a timing report 

Usage: report_timing [-fields <string>] [-output_format <string>]
           [-path_type <string>] [-split_delay] [-stage_delay] [-hpins] [-nets]
           [-exception_data] [-unconstrained] [-physical] [-user_derate] [-gui]
           [-max_paths <integer>] [-nworst <integer>] [-logic_levels <integer>]
           [-skip_buf] [-skip_inv] [-logic_levels_tcl_list] [-max_slack <float>]
           [-min_slack <float>] [-paths <string>] [-domain <clock_domain>]
           [-views <analysis_view>+] [-collection]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|hnet|port|pin|hpin>+ |
             -through_rise <inst|hinst|hnet|port|pin|hpin>+ |
             -through_fall <inst|hinst|hnet|port|pin|hpin>+ ]+
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+]
           [-timing_bin <timing_bin>] [-timing_path <timing_bin_path>]
           [<timing_path>+] [> file]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-stage_delay]:
        displays only drivers in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint (inapplicable to path_type 
        endpoint) 
    [-logic_levels <integer>]:
        number of paths to report in the output 
    [-skip_buf]:
        skip buffers when computing logic levels 
    [-skip_inv]:
        skip inverters when computing logic levels 
    [-logic_levels_tcl_list]:
        list output 
    [-max_slack <float>]:
        only paths with less than this slack 
    [-min_slack <float>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    [-collection]:
        return a collection of timing paths 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|hnet|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option 
        can be repeated indicating that the path must go through at least one 
        element of each through list (in the order the options were specified). 
        Objects must be ports, hierarchical pins, pins on sequential/mapped 
        combinational cells, or sequential/mapped combinational instances 
    -through_rise <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of 
        these objects and it can be repeated and can be combined with -through 
        and/or -through_fall_pin 
    -through_fall <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of 
        these objects and it can be repeated and can be combined with -through 
        and/or -through_rise_pin 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_bin_path>]:
        timing path to report 
    [<timing_path>+]:
        path_collection 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:        names of pins
  - flags:               flags associated with the column timing_point
  - arc:                 timing arc for which timing information was applied
  - edge:                rising/falling edge
  - cell:                cell type, exception type, etc.
  - fanout:              fanout of leaf cells
  - load:                load of leaf cells
  - transition:          slew of leaf cell outputs
  - transition_mean:     mean slew of leaf cell outputs
  - transition_sigma:    sigma slew of leaf cell outputs
  - delay:               delay through a leaf cell
  - delay_mean:          mean delay through a leaf cell
  - delay_sigma:         sigma delay through a leaf cell
  - arrival:             arrival time at a leaf cell
  - arrival_mean:        mean arrival time at a leaf cell
  - arrival_sigma:       sigma arrival time at a leaf cell
  - lib_set:             display the library set of the cell
  - user_derate:         derating information
  - total_derate:        total derating information
  - aocv_derate:         aocv derating information
  - socv_derate:         socv spatial derating information
  - stage_count:         aocv stage depth
  - power_domain:        power domain associated with the object
  - wire_length:         wire length
  - instance_location:       instance location
  - pin_location:        pin location
  - module:              name of the subdesign
  - frc:                 file row column information
1
@genus:root: 55> get_attribute paths fifo1_sramb/rclk
Error   : The tool is running in common ui mode. [TUI-509] [::unknown]
        : Command 'get_attribute' is a legacy ui command.
        : Use set_db/get_db instead or do set_db common_ui false at start of the run.
@genus:root: 56> 
@genus:root: 56> 
@genus:root: 56> 
@genus:root: 56> 
@genus:root: 56> get_path_groups
0x168
exception:fifo1_sramb/wclk exception:fifo1_sramb/rclk exception:fifo1_sramb/wclk2x exception:fifo1_sramb/grp_1 exception:fifo1_sramb/grp_2 exception:fifo1_sramb/grp_3 
@genus:root: 57> report_timing -group wclk
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  04:14:50 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

@genus:root: 58> help *path_group*

============================================================
Commands:
  path_group:           # assigns certain paths to a cost group
  reset_path_group:     # reset path group


============================================================
Attributes:
  invs_write_path_groups(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # To enable writing out of all path groups defined in Genus in a separate file, to be sourced in Innovus.
  path_groups(design):  # exception*, read-only, default={}, indices={}
                        # List of 'exception' objects.
@genus:root: 59> man reset_path_group
@genus:root: 60> reset_path_group -all
@genus:root: 61> group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
exception:fifo1_sramb/grp_4
@genus:root: 62> group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
exception:fifo1_sramb/grp_5
@genus:root: 63> group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
exception:fifo1_sramb/grp_6
@genus:root: 64> check_timing_intent -verbose
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  04:16:25 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:fifo1_sramb/fifomem/n_69
hnet:fifo1_sramb/fifomem/n_70
hnet:fifo1_sramb/fifomem/n_71
hnet:fifo1_sramb/fifomem/n_72
hnet:fifo1_sramb/fifomem/n_73
hnet:fifo1_sramb/fifomem/n_74
hnet:fifo1_sramb/fifomem/n_75
hnet:fifo1_sramb/fifomem/n_76
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:fifo1_sramb/rrst_n
port:fifo1_sramb/wrst_n
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:fifo1_sramb/rrst_n
port:fifo1_sramb/wrst_n
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       8
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           2
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        2
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         12

@genus:root: 65> get_nets fifo1_sramb/fifomem/n_69
Warning : Could not find requested search value. [SDC-208] [get_nets]
        : The 'get_nets' command  cannot find any nets named 'fifo1_sramb/fifomem/n_69'
@genus:root: 66> get_nets fifomem/n_69
0x174
hnet:fifo1_sramb/fifomem/n_69 
@genus:root: 67> 
@genus:root: 67> 
@genus:root: 67> 
@genus:root: 67> 
@genus:root: 67> get_pins -of_objects [get_nets fifomem/n_69]
0x176
pin:fifo1_sramb/fifomem/genblk1_0__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_1__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_2__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_3__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_4__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_5__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_6__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_7__U/O2[7] pin:fifo1_sramb/fifomem/g198/A 
@genus:root: 68> get_pins -of_objects [get_nets fifomem/n_69] -filter {direction = out}
Error   : Evaluation for '-if/-expr' option failed. [TUI-180] [get_pins]
        : Expression 'direction=out' provided to -if option is invalid.
        : Check '-if/-expr' option.
Error   : Invalid SDC command option combination. [SDC-204] [get_pins]
        : The 'get_pins' command contains an invalid filter expression that cannot be used with object type 'pin'.
        : This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
1
@genus:root: 69> get_pins -of_objects [get_nets fifomem/n_69] -filter {direction == out}
0x180
pin:fifo1_sramb/fifomem/genblk1_0__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_1__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_2__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_3__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_4__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_5__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_6__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_7__U/O2[7] 
@genus:root: 70> get_pins -of_objects [get_nets fifomem/n_69] -filter {direction == in}
0x182
pin:fifo1_sramb/fifomem/g198/A 
@genus:root: 71> get_pins fifomem/g198/A \

0x183
pin:fifo1_sramb/fifomem/g198/A 
@genus:root: 72> report_property -property_list direction [get_pins fifomem/g198/A ]
in
@genus:root: 73> 
@genus:root: 73> 
@genus:root: 73> 
@genus:root: 73> 
@genus:root: 73> 
@genus:root: 73> 
@genus:root: 73> check_timing_intent -verbose
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  04:24:09 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:fifo1_sramb/fifomem/n_69
hnet:fifo1_sramb/fifomem/n_70
hnet:fifo1_sramb/fifomem/n_71
hnet:fifo1_sramb/fifomem/n_72
hnet:fifo1_sramb/fifomem/n_73
hnet:fifo1_sramb/fifomem/n_74
hnet:fifo1_sramb/fifomem/n_75
hnet:fifo1_sramb/fifomem/n_76
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:fifo1_sramb/rrst_n
port:fifo1_sramb/wrst_n
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:fifo1_sramb/rrst_n
port:fifo1_sramb/wrst_n
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       8
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           2
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        2
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         12

@genus:root: 74> 
@genus:root: 74> 
@genus:root: 74> set_driving_cell -lib_cell INVX2_RVT [get_ports rrst_n]
@genus:root: 75> set_driving_cell -lib_cell INVX2_RVT [get_ports wrst_n]
@genus:root: 76> 
@genus:root: 76> check_timing_intent -verbose
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  04:25:16 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:fifo1_sramb/fifomem/n_69
hnet:fifo1_sramb/fifomem/n_70
hnet:fifo1_sramb/fifomem/n_71
hnet:fifo1_sramb/fifomem/n_72
hnet:fifo1_sramb/fifomem/n_73
hnet:fifo1_sramb/fifomem/n_74
hnet:fifo1_sramb/fifomem/n_75
hnet:fifo1_sramb/fifomem/n_76
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:fifo1_sramb/rrst_n
port:fifo1_sramb/wrst_n
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       8
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           2
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         10

@genus:root: 77> 
@genus:root: 77> 
@genus:root: 77> 
@genus:root: 77> 
@genus:root: 77> 
@genus:root: 77> 
@genus:root: 77> help *exception*

============================================================
Objects:
  exception:            # 


============================================================
Attributes:
  lp_clock_gating_exceptions_aware(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Check timing exceptions and copy onto flops during clock-gating.
  timing_report_exception_data(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Report the exception cross-linking information.
  multibit_auto_exclude_registers_with_exceptions(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enable this to automatically apply dont_infer_multibit on all sequential instances with exceptions.By default exceptional instances are merged only when all exceptions are transferable to multibit formed.
  state_ignore_cdn_exception_buff(design):
                        # string, read-only, default=no_value, indices={}
                        # Current state of the design. Possible value could be hdl,
 generic, generic_placed, mapped or mapped_placed.
  exceptions(hinst):    # exception*, read-only, default=no_value, indices={}
                        # Timing exceptions that involve this object.
  exceptions(inst):     # exception*, read-only, default=no_value, indices={}
                        # Timing exceptions that involve this object.
  exceptions(port):     # exception*, read-only, default=no_value, indices={}
                        # Timing exceptions that involve this object.
  exceptions(pin):      # exception*, read-only, default=no_value, indices={}
                        # Timing exceptions that involve this object.
  exceptions(hpin):     # exception*, read-only, default=no_value, indices={}
                        # Timing exceptions that involve this object.
  exceptions(clock):    # exception*, read-only, default=no_value, indices={}
                        # Timing exceptions that involve this object.
  exceptions(external_delay):
                        # exception*, read-only, default=no_value, indices={}
                        # Timing exceptions that involve this object.
  exceptions(cost_group):
                        # exception*, read-only, default=no_value, indices={}
                        # Path group exceptions that belong to this cost group (a Tcl list).
  exception_type(exception):
                        # string, read-only, default=no_value, indices={}
                        # Type of the exception.
  exceptions(timing_bin_path):
                        # string, read-only, default={}, indices={}
                        # Timing path cost group.
@genus:root: 78> help *ignore*
Attributes:
  ignore_pin_error_in_test_cell_function(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore pin error in the test cell function.
  ignore_scan_combinational_arcs(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Should we ignore combinational arcs involving scan pins.
  tim_ignore_data_check_for_non_endpoint_pins(root):
                        # enum { true false sdc_set_data_check_only lib_non_seq_setup_only }, read/write, default=false, indices={}
                        # Controls how data-to-data check constraints are supported for non-endpoint pins (true, false, sdc_set_data_check_only, or lib_non_seq_setup_only).
  ignore_preserve_in_tiecell_insertion(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignores all preserve setting while inserting tie-cells. 
  hdl_ignore_pragma_names(root):
                        # string, read/write, default=coverage, indices={}
                        # Specifies pragmas to be ignored.
  dft_ignore_dont_scan_for_shared_wrapper_processing(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Exclude non scan flops while marking wrapper cells.
  dft_ignore_non_scan_ctl_for_wrapper_processing(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Exclude non scan CTL blocks from wrapper processing.
  dft_ignore_scan_ctl_for_wrapper_processing(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Exclude scan CTL blocks from wrapper processing.
  dft_ignore_non_scan_icgs_for_wrapping(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore ICGs that control only non scan logic.
  dft_ignore_timing_models_for_wrapper_processing(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore timing models for shared wrapper insertion.
  dft_ignore_non_scan_for_wrapper_processing(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore non scan logic for wrapper insertion.
  dft_ignore_icgs_for_wrapping(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore ICGs.
  ignore_clock_path_check(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Allow Instances not in clock path.
  pqos_ignore_scan_chains(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore scan chains during placement estimation.
  pqos_ignore_msv(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not pass library or power domain information to Innovus.
  clp_ignore_ls_high_to_low(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Specify if high to low level shifter checks should be skipped.
  ignore_library_drc(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not use design rule constraints from the library.
  ignore_library_max_fanout(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not use max_fanout rule constraints from the library.
  phys_ignore_special_nets(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not process SPECIALNETS during 'read_def' or 'write_def'.
  phys_ignore_nets(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not process NETS during 'read_def' or 'write_def'.
  state_ignore_cdn_exception_buff(design):
                        # string, read-only, default=no_value, indices={}
                        # Current state of the design. Possible value could be hdl,
 generic, generic_placed, mapped or mapped_placed.
  driver_ignore_drc(port):
                        # bool { 1 0 true false }, read/write, default=false, indices=analysis_view
                        # Do not use design rule constraints from external driver.
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> 
@genus:root: 79> help *ignore*
Attributes:
  ignore_pin_error_in_test_cell_function(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore pin error in the test cell function.
  ignore_scan_combinational_arcs(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Should we ignore combinational arcs involving scan pins.
  tim_ignore_data_check_for_non_endpoint_pins(root):
                        # enum { true false sdc_set_data_check_only lib_non_seq_setup_only }, read/write, default=false, indices={}
                        # Controls how data-to-data check constraints are supported for non-endpoint pins (true, false, sdc_set_data_check_only, or lib_non_seq_setup_only).
  ignore_preserve_in_tiecell_insertion(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignores all preserve setting while inserting tie-cells. 
  hdl_ignore_pragma_names(root):
                        # string, read/write, default=coverage, indices={}
                        # Specifies pragmas to be ignored.
  dft_ignore_dont_scan_for_shared_wrapper_processing(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Exclude non scan flops while marking wrapper cells.
  dft_ignore_non_scan_ctl_for_wrapper_processing(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Exclude non scan CTL blocks from wrapper processing.
  dft_ignore_scan_ctl_for_wrapper_processing(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Exclude scan CTL blocks from wrapper processing.
  dft_ignore_non_scan_icgs_for_wrapping(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore ICGs that control only non scan logic.
  dft_ignore_timing_models_for_wrapper_processing(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore timing models for shared wrapper insertion.
  dft_ignore_non_scan_for_wrapper_processing(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore non scan logic for wrapper insertion.
  dft_ignore_icgs_for_wrapping(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore ICGs.
  ignore_clock_path_check(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Allow Instances not in clock path.
  pqos_ignore_scan_chains(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Ignore scan chains during placement estimation.
  pqos_ignore_msv(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not pass library or power domain information to Innovus.
  clp_ignore_ls_high_to_low(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Specify if high to low level shifter checks should be skipped.
  ignore_library_drc(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not use design rule constraints from the library.
  ignore_library_max_fanout(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not use max_fanout rule constraints from the library.
  phys_ignore_special_nets(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not process SPECIALNETS during 'read_def' or 'write_def'.
  phys_ignore_nets(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not process NETS during 'read_def' or 'write_def'.
  state_ignore_cdn_exception_buff(design):
                        # string, read-only, default=no_value, indices={}
                        # Current state of the design. Possible value could be hdl,
 generic, generic_placed, mapped or mapped_placed.
  driver_ignore_drc(port):
                        # bool { 1 0 true false }, read/write, default=false, indices=analysis_view
                        # Do not use design rule constraints from external driver.
@genus:root: 80> 
@genus:root: 80> 
@genus:root: 80> 
@genus:root: 80> 
@genus:root: 80> man set_ideal_network
@genus:root: 81> 
@genus:root: 81> set_ideal_network [get_ports rrst_n]
@genus:root: 82> set_ideal_network [get_ports wrst_n]
@genus:root: 83> 
@genus:root: 83> check_timing_intent -verbose
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  04:29:39 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:fifo1_sramb/fifomem/n_69
hnet:fifo1_sramb/fifomem/n_70
hnet:fifo1_sramb/fifomem/n_71
hnet:fifo1_sramb/fifomem/n_72
hnet:fifo1_sramb/fifomem/n_73
hnet:fifo1_sramb/fifomem/n_74
hnet:fifo1_sramb/fifomem/n_75
hnet:fifo1_sramb/fifomem/n_76
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:fifo1_sramb/rrst_n
port:fifo1_sramb/wrst_n
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       8
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           2
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         10

@genus:root: 84> set_ideal_network [get_ports rrst_n]
@genus:root: 85> set_ideal_network [get_ports wrst_n]
@genus:root: 86> get_nets fifomem/n_69
0x191
hnet:fifo1_sramb/fifomem/n_69 
@genus:root: 87> get_pins -of_objects [get_nets fifomem/n_69] -filter {direction == out }
0x193
pin:fifo1_sramb/fifomem/genblk1_0__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_1__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_2__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_3__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_4__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_5__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_6__U/O2[7] pin:fifo1_sramb/fifomem/genblk1_7__U/O2[7] 
@genus:root: 88> get_pins -of_objects [get_nets fifomem/n_69] -filter {direction == in  }
0x195
pin:fifo1_sramb/fifomem/g198/A 
@genus:root: 89> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  04:39:20 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

 Clock Period 
--------------
rclk   1280.0 
wclk   1280.0 
wclk2x  640.0 


  Cost     Critical               Violating 
  Group   Path Slack     TNS        Paths   
--------------------------------------------
default     No paths         0.0            
INPUTS       -8543.9   -756014.0         92 
INTERNAL         1.6         0.0          0 
OUTPUTS         52.5         0.0          0 
rclk        No paths         0.0            
wclk        No paths         0.0            
wclk2x      No paths         0.0            
--------------------------------------------
Total                  -756014.0         92 

Instance Count
--------------
Leaf Instance Count             390 
Physical Instance count           0 
Sequential Instance Count       104 
Combinational Instance Count    286 
Hierarchical Instance Count       5 

Area
----
Cell Area                          511329.518
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    511329.518
Net Area                           0.000
Total Area (Cell+Physical+Net)     511329.518

Max Fanout                         72 (fifomem/n_27)
Min Fanout                         0 (io_b_wrst_n_net)
Average Fanout                     2.9
Terms to net ratio                 4.4114
Terms to instance ratio            4.9769
Runtime                            209.116521 seconds
Elapsed Runtime                    4093 seconds
Genus peak memory usage            1416.77 
Innovus peak memory usage          no_value 
Hostname                           mo.ece.pdx.edu
@genus:root: 90> report_timing
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  04:39:41 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-8544 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     640            0     
        Drv Adjust:+       0         7814     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     740         7914     
                                              
             Setup:-     111                  
       Uncertainty:-      64                  
     Required Time:=     565                  
      Launch Clock:-    7914                  
       Input Delay:-    -619                  
         Data Path:-    1814                  
             Slack:=   -8544                  

Exceptions/Constraints:
  input_delay             -619            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    7295 12583      1 2574.1  (arrival)   wdata_in[2]           
   1814    9109   166      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    9109     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 91> set_driving_cell -lib_cell INVX2_RVT [get_ports wdata_in[2]]
@genus:root: 92> set_driving_cell -lib_cell INVX8_RVT [get_ports wdata_in[2]]
@genus:root: 93> report_timing
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  05:05:40 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-8544 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     640            0     
        Drv Adjust:+       0         7814     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     740         7914     
                                              
             Setup:-     111                  
       Uncertainty:-      64                  
     Required Time:=     565                  
      Launch Clock:-    7914                  
       Input Delay:-    -619                  
         Data Path:-    1814                  
             Slack:=   -8544                  

Exceptions/Constraints:
  input_delay             -619            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    7295 12583      1 2574.1  (arrival)   wdata_in[5]           
   1814    9109   166      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0    9109     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 94> report_timing -from wdata_in[2]
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  05:05:58 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-1644 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     640            0     
        Drv Adjust:+       0         1958     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     740         2058     
                                              
             Setup:-     109                  
       Uncertainty:-      64                  
     Required Time:=     567                  
      Launch Clock:-    2058                  
       Input Delay:-    -619                  
         Data Path:-     772                  
             Slack:=   -1644                  

Exceptions/Constraints:
  input_delay             -619            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    1439  3138      1 2574.1  (arrival)   wdata_in[2]           
    772    2212   159      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    2212     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 95> set_driving_cell -lib_cell INVX16_RVT [get_ports wdata_in[2]]
@genus:root: 96> set_driving_cell -lib_cell BUFX16_RVT [get_ports wdata_in[2]]
Error   : Invalid SDC command option combination. [SDC-204] [set_driving_cell]
        : 'The set_driving_cell' command cannot find a lib_cell named 'BUFX16_RVT' in library 'library' specified with the '-libcell' or '-cell' option.
@genus:root: 97> get_lib_cells *BUF*
0x200
lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/AOBUFX1_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/AOBUFX2_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/AOBUFX4_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX16_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX2_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX32_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX4_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX8_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/NBUFFX16_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/NBUFFX2_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/NBUFFX32_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/NBUFFX4_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/NBUFFX8_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX16_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX1_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX2_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX32_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX4_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX8_RVT 
@genus:root: 98> get_lib_cells *INV*
0x201
lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/AOINVX1_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/AOINVX2_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/AOINVX4_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/INVX0_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/INVX16_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/INVX1_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/INVX2_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/INVX32_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/INVX4_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/INVX8_RVT 
@genus:root: 99> 
@genus:root: 99> 
@genus:root: 99> 
@genus:root: 99> 
@genus:root: 99> 
@genus:root: 99> get_lib_cells BUF*
Warning : Could not find requested search value. [SDC-208] [get_lib_cells]
        : The 'get_lib_cells' command cannot find any library cells named 'BUF*'.
@genus:root: 100> get_lib_cells *BUFX16*
Warning : Could not find requested search value. [SDC-208] [get_lib_cells]
        : The 'get_lib_cells' command cannot find any library cells named '*BUFX16*'.
@genus:root: 101> get_lib_cells *BUFX8*
Warning : Could not find requested search value. [SDC-208] [get_lib_cells]
        : The 'get_lib_cells' command cannot find any library cells named '*BUFX8*'.
@genus:root: 102> get_lib_cells *BUF*8*
0x205
lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX8_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/NBUFFX8_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX8_RVT 
@genus:root: 103> get_lib_cells *BUF*
0x206
lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/AOBUFX1_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/AOBUFX2_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/AOBUFX4_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX16_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX2_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX32_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX4_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX8_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/NBUFFX16_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/NBUFFX2_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/NBUFFX32_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/NBUFFX4_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/NBUFFX8_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX16_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX1_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX2_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX32_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX4_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX8_RVT 
@genus:root: 104> get_lib_cells *BUF*16*
0x207
lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX16_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/NBUFFX16_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX16_RVT 
@genus:root: 105> get_lib_cells *BUF*32*
0x208
lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX32_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/NBUFFX32_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX32_RVT 
@genus:root: 106> get_lib_cells *BUF*64*
Warning : Could not find requested search value. [SDC-208] [get_lib_cells]
        : The 'get_lib_cells' command cannot find any library cells named '*BUF*64*'.
@genus:root: 107> get_lib_cells *BUF*32*
0x210
lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX32_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/NBUFFX32_RVT lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/TNBUFFX32_RVT 
@genus:root: 108> report_property -property_list foot_print  [get_lib_cells *BUF*32*]
Error   : Invalid property. [SDC-217] [get_property]
        : The property 'foot_print' is not valid for the given object 'lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX32_RVT'.
        : The property specified is invalid. Specify a valid property name.
1
@genus:root: 109> report_property   [get_lib_cells *BUF*32*]
Error   : A required argument was not specified. [TUI-202] [parse_options]
        : The flag '-property_list' was not specified.
  report_property: list all the properties 

Usage: report_property -property_list <string>
           <library|lib_cell|lib_pin|lib_arc|design|module|inst|hinst|port|pin|hpin|hnet|clock|exception|timing_path|timing_point>+

    -property_list <string>:
        specifies a list of valid property names 
    <library|lib_cell|lib_pin|lib_arc|design|module|inst|hinst|port|pin|hpin|hnet|clock|exception|timing_path|timing_point>+:
        objects 
@genus:root: 110> report_property -property_list foot  [get_lib_cells *BUF*32*]
Error   : Invalid property. [SDC-217] [get_property]
        : The property 'foot' is not valid for the given object 'lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX32_RVT'.
1
@genus:root: 111> report_property -property_list footprint  [get_lib_cells *BUF*32*]
Error   : Invalid property. [SDC-217] [get_property]
        : The property 'footprint' is not valid for the given object 'lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX32_RVT'.
1
@genus:root: 112> report_property -property_list all  [get_lib_cells *BUF*32*]
Error   : Invalid property. [SDC-217] [get_property]
        : The property 'all' is not valid for the given object 'lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX32_RVT'.
1
@genus:root: 113> report_property  [get_lib_cells *BUF*32*]
Error   : A required argument was not specified. [TUI-202] [parse_options]
        : The flag '-property_list' was not specified.
  report_property: list all the properties 

Usage: report_property -property_list <string>
           <library|lib_cell|lib_pin|lib_arc|design|module|inst|hinst|port|pin|hpin|hnet|clock|exception|timing_path|timing_point>+

    -property_list <string>:
        specifies a list of valid property names 
    <library|lib_cell|lib_pin|lib_arc|design|module|inst|hinst|port|pin|hpin|hnet|clock|exception|timing_path|timing_point>+:
        objects 
@genus:root: 114> report_property -property_list lib_cell  [get_lib_cells *BUF*32*]
Error   : Invalid property. [SDC-217] [get_property]
        : The property 'lib_cell' is not valid for the given object 'lib_cell:default_emulate_libset_max/saed32rvt_ss0p95v125c/IBUFFX32_RVT'.
1
@genus:root: 115> list_property -type lib_cell

 Property : address
 Property : full_name
 Property : base_name
 Property : obj_type
 Property : name
 Property : escaped_name
 Property : min_ground_input_voltage
 Property : max_ground_input_voltage
 Property : min_ground_output_voltage
 Property : max_ground_output_voltage
 Property : min_input_voltage
 Property : max_input_voltage
 Property : min_output_voltage
 Property : max_output_voltage
 Property : is_level_shifter
 Property : valid_location
 Property : level_shifter_valid_location
 Property : level_shifter_direction
 Property : direction
 Property : ground_direction
 Property : enable_related_power
 Property : ls_level_shifter_type
 Property : data_pin_of_latch
 Property : level_shifter_data_pin
 Property : isolation_cell_data_pin
 Property : extra_pins
 Property : level_shifter_group
 Property : non_dedicated_isolation_cell
 Property : aux_enables
 Property : isolation_type
 Property : is_and
 Property : is_or
 Property : is_isonor
 Property : pi_power_pin
 Property : pi_ground_pin
 Property : pi_power_switchable_pin
 Property : pi_ground_switchable_pin
 Property : pi_in_power_pin
 Property : pi_in_ground_pin
 Property : pi_out_power_pin
 Property : pi_out_ground_pin
 Property : pi_is_tie_cell
 Property : primary_backup_share_nwell
 Property : primary_nwell_tied
 Property : pias_aon_types
 Property : pias_aon_flags
 Property : is_balanced
 Property : aocv_cell_delay_rise_multiplier
 Property : aocv_cell_delay_fall_multiplier
 Property : cell_delay_multiplier
 Property : cell_delay_rise_multiplier
 Property : cell_delay_fall_multiplier
 Property : constraint_multiplier
 Property : constraint_rise_multiplier
 Property : constraint_fall_multiplier
 Property : cell_min_delay_multiplier
 Property : cell_bitwidth
 Property : inconsistent_across_corner
 Property : bit_width
 Property : lkg_power_elt
 Property : dyn_power_elt
 Property : constraint_min_multiplier
 Property : avoid
 Property : dont_use
 Property : no_phys_avoid_set
 Property : congestion_avoid
 Property : is_instantiated
 Property : hidden_avoid
 Property : preserve
 Property : dont_touch
 Property : sequential
 Property : combinational
 Property : libcell_is_multibit_valid
 Property : inverter
 Property : is_inverter
 Property : buffer
 Property : is_buffer
 Property : adder
 Property : is_adder
 Property : is_synchronizer
 Property : usable_latch
 Property : latch
 Property : is_latch
 Property : usable_flop
 Property : flop
 Property : is_flop
 Property : tristate
 Property : is_tristate
 Property : timing_model
 Property : is_timing_model
 Property : is_pll
 Property : usable
 Property : is_usable
 Property : mapper_usable
 Property : vt_bucketing_usable
 Property : use_in_generic_timing
 Property : unusable_reason
 Property : timing_model_reason
 Property : area
 Property : area_multiplier
 Property : instance_probability
 Property : failure_probability
 Property : systematic_probability
 Property : cell_leakage_power
 Property : leakage_power
 Property : lp_leakage_power
 Property : leakage_power_group
 Property : cell_fun_class_id
 Property : original_leakage_power_group
 Property : unfavorable_for_optimization
 Property : cell_internal_power
 Property : internal_power
 Property : computed_internal_power
 Property : computed_net_power
 Property : symbol
 Property : is_sequential
 Property : is_combinational
 Property : is_combinational4prop
 Property : is_interface_timing
 Property : is_rise_edge_triggered
 Property : is_fall_edge_triggered
 Property : is_negative_level_sensitive
 Property : is_positive_level_sensitive
 Property : scan_cell
 Property : function_from_test_cell
 Property : lssd_system_clock_level
 Property : scan_clock_a_level
 Property : scan_clock_b_level
 Property : scan_clock_level
 Property : aux_scan_clock_level
 Property : user_defined
 Property : data_pins
 Property : num_base_pins
 Property : base_cell
 Property : type_changed_pin_names
 Property : non_seq_setup_arc
 Property : has_non_seq_setup_arc
 Property : liberty_attributes
 Property : clock_gating_integrated_cell
 Property : is_integrated_clock_gating
 Property : is_level_sensitive_clock_gating
 Property : is_edge_triggered_clock_gating
 Property : clock
 Property : clock_pins
 Property : single_clock
 Property : latch_enable
 Property : latch_enable_pins
 Property : async_clear
 Property : async_clear_pins
 Property : async_preset
 Property : async_preset_pins
 Property : sync_preset
 Property : sync_preset_pins
 Property : sync_clear
 Property : sync_clear_pins
 Property : sync_enable
 Property : sync_enable_pins
 Property : scan_in
 Property : scan_in_pins
 Property : scan_out
 Property : scan_out_pins
 Property : scan_enable
 Property : scan_enable_pins
 Property : short
 Property : power_gating_cell
 Property : is_retention_cell
 Property : power_gating_cell_type
 Property : required_condition
 Property : liberty_level_shifter_type
 Property : level_shifter_type
 Property : is_clock_isolation_cell
 Property : is_isolation_cell
 Property : enable_pin
 Property : pad
 Property : is_pad
 Property : adder_5to3_sum
 Property : adder_5to3_carry
 Property : adder_5to3_carry2
 Property : master_slave_lssd_flop
 Property : is_master_slave_lssd_flop
 Property : master_slave_flop
 Property : is_master_slave_flop
 Property : is_always_on
 Property : is_macro
 Property : is_inferred_macro
 Property : related_pwr_pin
 Property : is_multi_seq_retention_cell
 Property : lp_pad_cell
 Property : power_switch_cell
 Property : is_power_switch
 Property : switch_off_enables
 Property : primary_power
 Property : switched_power
 Property : sr_latch
 Property : memory
 Property : is_memory
 Property : select_pins
 Property : backup_power_pins
 Property : std_cell_main_rail_pin
 Property : nominal_voltage
 Property : backup_voltage
 Property : is_macro_cell
 Property : ports
 Property : is_abstract_model
 Property : is_skippable
 Property : is_scalable
 Property : copy_master
 Property : timing_model_type
 Property : power_gating_cell_map_id
 Property : power_gating_cell_mercury_id
 Property : zero_pin_srpg
 Property : one_pin_srpg
 Property : two_pin_srpg
 Property : class
 Property : has_overlap
 Property : height
 Property : width
 Property : lef_padding
 Property : placement_porosity
 Property : left_edge_padding
 Property : lef58_edgetype_left
 Property : lef58_edgetype_right
 Property : eeq_macro
 Property : has_no_signal_pins
 Property : keep_as_physical
 Property : overlap
 Property : obstruction
 Property : padding
 Property : has_must_join_pins
 Property : right_edge_padding
 Property : site
 Property : site_width
 Property : x_symmetry
 Property : y_symmetry
 Property : r90_symmetry
 Property : symmetry
 Property : bbox
 Property : left_padding
 Property : right_padding
 Property : is_physical_defined
 Property : is_physical_only
 Property : is_black_box
 Property : phys_area
 Property : 1801_design_attributes
 Property : srpg_rule_ids
 Property : zero_pin_timing_model_iso_cell
 Property : early_rise_data_cell_derate_factor
 Property : early_rise_cell_check_derate_factor
 Property : early_rise_clk_cell_derate_factor
 Property : early_rise_clk_check_derate_factor
 Property : early_fall_data_cell_derate_factor
 Property : early_fall_cell_check_derate_factor
 Property : early_fall_clk_cell_derate_factor
 Property : early_fall_clk_check_derate_factor
 Property : late_rise_data_cell_derate_factor
 Property : late_rise_cell_check_derate_factor
 Property : late_rise_clk_cell_derate_factor
 Property : late_rise_clk_check_derate_factor
 Property : late_fall_data_cell_derate_factor
 Property : late_fall_cell_check_derate_factor
 Property : late_fall_clk_cell_derate_factor
 Property : late_fall_clk_check_derate_factor
 Property : early_rise_data_cell_sigma_derate_factor
 Property : early_rise_cell_check_sigma_derate_factor
 Property : early_rise_clk_cell_sigma_derate_factor
 Property : early_rise_clk_check_sigma_derate_factor
 Property : early_fall_data_cell_sigma_derate_factor
 Property : early_fall_cell_check_sigma_derate_factor
 Property : early_fall_clk_cell_sigma_derate_factor
 Property : early_fall_clk_check_sigma_derate_factor
 Property : late_rise_data_cell_sigma_derate_factor
 Property : late_rise_cell_check_sigma_derate_factor
 Property : late_rise_clk_cell_sigma_derate_factor
 Property : late_rise_clk_check_sigma_derate_factor
 Property : late_fall_data_cell_sigma_derate_factor
 Property : late_fall_cell_check_sigma_derate_factor
 Property : late_fall_clk_cell_sigma_derate_factor
 Property : late_fall_clk_check_sigma_derate_factor
 Property : timing_derate_is_pd_explicit
 Property : full_name4prop
 Property : libcell_eco_spare_count
 Property : eco_ga_type
 Property : eco_is_ga_libcell
 Property : scan_equivalent
 Property : map_area_power_cost_scale
 Property : operator_type
 Property : implementation
 Property : speed_grade
 Property : user_speed_grade
 Property : sub_arch
 Property : user_sub_arch
 Property : instances
 Property : selected_impl
 Property : am_box_count
 Property : dp_evaluate_csa_cluster
 Property : library
 Property : seq_functions
 Property : lib_pins
 Property : pg_lib_pins
 Property : lib_arcs
 Property : original_area
 Property : cell_delay_clock_multiplier
 Property : cell_min_delay_clock_multiplier
 Property : constraint_clock_multiplier
 Property : constraint_min_clock_multiplier
 Property : adm_high_power_cell
 Property : user_padding
 Property : input_voltage_range
 Property : output_voltage_range
 Property : is_multi_rail_cell
 Property : clk_free_state_retention_cell
 Property : name
 Property : base_name
 Property : object_type
 Property : object_class
 Property : is_integrated_clock_gating_cell
 Property : is_memory_cell
 Property : is_pad_cell
 Property : is_pll_cell
 Property : is_dont_touch
 Property : is_dont_use
 Property : timing_model_type
 Property : is_combinational
 Property : full_name
 Property : number_of_pins
 Property : name@genus:root: 116> 
@genus:root: 116> 
@genus:root: 116> 
@genus:root: 116> report_property -property_list base_cell  [get_lib_cells *BUF*32*]
base_cell:IBUFFX32_RVT base_cell:NBUFFX32_RVT base_cell:TNBUFFX32_RVT
@genus:root: 117> 
@genus:root: 117> 
@genus:root: 117> 
@genus:root: 117> 
@genus:root: 117> set_driving_cell -lib_cell IBUFFX32_RVT [get_ports wdata_in[2]]
@genus:root: 118> report_timing
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  05:14:34 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-8544 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     640            0     
        Drv Adjust:+       0         7814     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     740         7914     
                                              
             Setup:-     111                  
       Uncertainty:-      64                  
     Required Time:=     565                  
      Launch Clock:-    7914                  
       Input Delay:-    -619                  
         Data Path:-    1814                  
             Slack:=   -8544                  

Exceptions/Constraints:
  input_delay             -619            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    7295 12583      1 2574.1  (arrival)   wdata_in[5]           
   1814    9109   166      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0    9109     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 119> report_timing -from wdata_in[2]
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  05:14:41 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (110 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     640            0     
        Drv Adjust:+       0          507     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     740          607     
                                              
             Setup:-     108                  
       Uncertainty:-      64                  
     Required Time:=     568                  
      Launch Clock:-     607                  
       Input Delay:-    -619                  
         Data Path:-     470                  
             Slack:=     110                  

Exceptions/Constraints:
  input_delay             -619            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     -12   692      1 2574.1  (arrival)   wdata_in[2]           
    470     458   157      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0     458     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 120> set_driving_cell -lib_cell IBUFFX16_RVT [get_ports wdata_in[2]]
@genus:root: 121> report_timing -from wdata_in[2]
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  05:15:16 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-473 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     640            0     
        Drv Adjust:+       0          993     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     740         1093     
                                              
             Setup:-     108                  
       Uncertainty:-      64                  
     Required Time:=     568                  
      Launch Clock:-    1093                  
       Input Delay:-    -619                  
         Data Path:-     567                  
             Slack:=    -473                  

Exceptions/Constraints:
  input_delay             -619            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     474  1347      1 2574.1  (arrival)   wdata_in[2]           
    567    1041   158      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    1041     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 122> set_driving_cell -lib_cell TBUFFX16_RVT [get_ports wdata_in[2]]
Error   : Invalid SDC command option combination. [SDC-204] [set_driving_cell]
        : 'The set_driving_cell' command cannot find a lib_cell named 'TBUFFX16_RVT' in library 'library' specified with the '-libcell' or '-cell' option.
@genus:root: 123> set_driving_cell -lib_cell TNBUFFX16_RVT [get_ports wdata_in[2]]
@genus:root: 124> report_timing -from wdata_in[2]
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  05:15:38 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-2023 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     640            0     
        Drv Adjust:+       0         2512     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     740         2612     
                                              
             Setup:-     108                  
       Uncertainty:-      64                  
     Required Time:=     568                  
      Launch Clock:-    2612                  
       Input Delay:-    -619                  
         Data Path:-     598                  
             Slack:=   -2023                  

Exceptions/Constraints:
  input_delay             -619            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    1993  1566      1 2574.1  (arrival)   wdata_in[2]           
    598    2591   158      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    2591     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 125> set_driving_cell -lib_cell NBUFFX16_RVT [get_ports wdata_in[2]]
@genus:root: 126> report_timing -from wdata_in[2]
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  05:15:46 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-444 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     640            0     
        Drv Adjust:+       0          964     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     740         1064     
                                              
             Setup:-     108                  
       Uncertainty:-      64                  
     Required Time:=     568                  
      Launch Clock:-    1064                  
       Input Delay:-    -619                  
         Data Path:-     567                  
             Slack:=    -444                  

Exceptions/Constraints:
  input_delay             -619            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     445  1346      1 2574.1  (arrival)   wdata_in[2]           
    567    1011   158      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    1011     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 127> set_driving_cell -lib_cell IBUFFX16_RVT [get_ports wdata_in[2]]
@genus:root: 128> report_timing -from wdata_in[2]
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  05:15:56 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-473 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     640            0     
        Drv Adjust:+       0          993     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     740         1093     
                                              
             Setup:-     108                  
       Uncertainty:-      64                  
     Required Time:=     568                  
      Launch Clock:-    1093                  
       Input Delay:-    -619                  
         Data Path:-     567                  
             Slack:=    -473                  

Exceptions/Constraints:
  input_delay             -619            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     474  1347      1 2574.1  (arrival)   wdata_in[2]           
    567    1041   158      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    1041     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 129> set_driving_cell -lib_cell IBUFFX32_RVT [get_ports wdata_in[2]]
@genus:root: 130> report_timing -from wdata_in[2]
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  05:16:30 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (110 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     640            0     
        Drv Adjust:+       0          507     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     740          607     
                                              
             Setup:-     108                  
       Uncertainty:-      64                  
     Required Time:=     568                  
      Launch Clock:-     607                  
       Input Delay:-    -619                  
         Data Path:-     470                  
             Slack:=     110                  

Exceptions/Constraints:
  input_delay             -619            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     -12   692      1 2574.1  (arrival)   wdata_in[2]           
    470     458   157      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0     458     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 131> 
@genus:root: 131> set_driving_cell -lib_cell IBUFFX32_RVT [get_ports rinc]
@genus:root: 132> set_driving_cell -lib_cell IBUFFX32_RVT [get_ports wdata_in[0]]
@genus:root: 133> set_driving_cell -lib_cell IBUFFX32_RVT [get_ports wdata_in[1]]
@genus:root: 134> set_driving_cell -lib_cell IBUFFX32_RVT [get_ports wdata_in[2]]
@genus:root: 135> set_driving_cell -lib_cell IBUFFX32_RVT [get_ports wdata_in[3]]
@genus:root: 136> set_driving_cell -lib_cell IBUFFX32_RVT [get_ports wdata_in[4]]
@genus:root: 137> set_driving_cell -lib_cell IBUFFX32_RVT [get_ports wdata_in[5]]
@genus:root: 138> set_driving_cell -lib_cell IBUFFX32_RVT [get_ports wdata_in[6]]
@genus:root: 139> set_driving_cell -lib_cell IBUFFX32_RVT [get_ports wdata_in[7]]
@genus:root: 140> set_driving_cell -lib_cell IBUFFX32_RVT [get_ports winc]
@genus:root: 141> 
@genus:root: 141> 
@genus:root: 141> 
@genus:root: 141> 
@genus:root: 141> 
@genus:root: 141> 
@genus:root: 141> 
@genus:root: 141> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  05:18:19 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

 Clock Period 
--------------
rclk   1280.0 
wclk   1280.0 
wclk2x  640.0 


  Cost     Critical         Violating 
  Group   Path Slack  TNS     Paths   
--------------------------------------
default     No paths   0.0            
INPUTS         109.8   0.0          0 
INTERNAL         4.2   0.0          0 
OUTPUTS         52.5   0.0          0 
rclk        No paths   0.0            
wclk        No paths   0.0            
wclk2x      No paths   0.0            
--------------------------------------
Total                  0.0          0 

Instance Count
--------------
Leaf Instance Count             390 
Physical Instance count           0 
Sequential Instance Count       104 
Combinational Instance Count    286 
Hierarchical Instance Count       5 

Area
----
Cell Area                          511329.518
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    511329.518
Net Area                           0.000
Total Area (Cell+Physical+Net)     511329.518

Max Fanout                         72 (fifomem/n_27)
Min Fanout                         0 (io_b_wrst_n_net)
Average Fanout                     2.9
Terms to net ratio                 4.4114
Terms to instance ratio            4.9769
Runtime                            329.11584 seconds
Elapsed Runtime                    6431 seconds
Genus peak memory usage            1416.77 
Innovus peak memory usage          no_value 
Hostname                           mo.ece.pdx.edu
@genus:root: 142> 
@genus:root: 142> 
@genus:root: 142> 
@genus:root: 142> 
@genus:root: 142> 
@genus:root: 142> report_timing -from wdata_in[2]
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  05:18:49 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (110 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     640            0     
        Drv Adjust:+       0          507     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     740          607     
                                              
             Setup:-     108                  
       Uncertainty:-      64                  
     Required Time:=     568                  
      Launch Clock:-     607                  
       Input Delay:-    -619                  
         Data Path:-     470                  
             Slack:=     110                  

Exceptions/Constraints:
  input_delay             -619            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0     -12   692      1 2574.1  (arrival)   wdata_in[2]           
    470     458   157      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0     458     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved

@genus:root: 143> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  05:20:06 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

 Clock Period 
--------------
rclk   1280.0 
wclk   1280.0 
wclk2x  640.0 


  Cost     Critical         Violating 
  Group   Path Slack  TNS     Paths   
--------------------------------------
default     No paths   0.0            
INPUTS         109.8   0.0          0 
INTERNAL         4.2   0.0          0 
OUTPUTS         52.5   0.0          0 
rclk        No paths   0.0            
wclk        No paths   0.0            
wclk2x      No paths   0.0            
--------------------------------------
Total                  0.0          0 

Instance Count
--------------
Leaf Instance Count             390 
Physical Instance count           0 
Sequential Instance Count       104 
Combinational Instance Count    286 
Hierarchical Instance Count       5 

Area
----
Cell Area                          511329.518
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    511329.518
Net Area                           0.000
Total Area (Cell+Physical+Net)     511329.518

Max Fanout                         72 (fifomem/n_27)
Min Fanout                         0 (io_b_wrst_n_net)
Average Fanout                     2.9
Terms to net ratio                 4.4114
Terms to instance ratio            4.9769
Runtime                            335.11584 seconds
Elapsed Runtime                    6538 seconds
Genus peak memory usage            1416.77 
Innovus peak memory usage          no_value 
Hostname                           mo.ece.pdx.edu
@genus:root: 144> 
@genus:root: 144> 
@genus:root: 144> 
@genus:root: 144> 
@genus:root: 144> 
@genus:root: 144> 
