
*** Running vivado
    with args -log design_1_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_top_0_0.tcl -notrace
Command: synth_design -top design_1_top_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14351 
WARNING: [Synth 8-2507] parameter declaration becomes local in Axi4LiteSupporter with formal parameter declaration list [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/imports/axi4lite/axi4litesupporter.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:92]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2007.684 ; gain = 208.652 ; free physical = 9470 ; free virtual = 20555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:23]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter INITIAL bound to: 46 - type: integer 
	Parameter DELAY bound to: 64 - type: integer 
	Parameter READ_MAX bound to: 100 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Axi4LiteSupporter' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/imports/axi4lite/axi4litesupporter.v:3]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RD1 bound to: 1 - type: integer 
	Parameter WR1 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Axi4LiteSupporter' (1#1) [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/imports/axi4lite/axi4litesupporter.v:3]
INFO: [Synth 8-6157] synthesizing module 'tdc' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/tdc.v:23]
	Parameter INITIAL bound to: 46 - type: integer 
	Parameter DELAY bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/tdc.v:30]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/tdc.v:31]
INFO: [Synth 8-6157] synthesizing module 'buffer' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'buffer' (2#1) [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tdc' (3#1) [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/tdc.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:103]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_0_0' (5#1) [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:58]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WVALID
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_BREADY
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.559 ; gain = 254.527 ; free physical = 9504 ; free virtual = 20589
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.402 ; gain = 269.371 ; free physical = 9503 ; free virtual = 20588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.402 ; gain = 269.371 ; free physical = 9503 ; free virtual = 20588
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2074.340 ; gain = 0.000 ; free physical = 9495 ; free virtual = 20580
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.184 ; gain = 0.000 ; free physical = 9417 ; free virtual = 20502
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2229.184 ; gain = 0.000 ; free physical = 9414 ; free virtual = 20500
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9479 ; free virtual = 20565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9479 ; free virtual = 20565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9479 ; free virtual = 20565
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Axi4LiteSupporter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                     RD1 |                               01 |                             0001
                  iSTATE |                               10 |                             0010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Axi4LiteSupporter'
WARNING: [Synth 8-327] inferring latch for variable 'latches_reg' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/tdc.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'rdData_reg' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:61]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                         00000000
                    READ |                                1 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top'
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[99]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[98]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[97]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[96]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[95]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[94]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[93]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[92]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[91]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[90]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[89]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[88]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[87]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[86]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[85]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[84]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[83]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[82]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[81]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[80]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[79]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[78]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[77]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[76]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[75]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[74]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[73]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[72]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[71]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[70]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[69]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[68]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[67]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[66]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[65]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[64]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[63]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[62]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[61]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[60]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[59]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[58]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[57]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[56]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[55]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[54]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[53]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[52]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[51]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[50]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[49]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[48]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[47]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[46]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[45]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[44]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[43]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[42]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[41]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[40]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[39]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[38]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[37]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[36]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[35]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[34]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[33]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[32]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[31]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[30]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[29]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[28]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[27]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[26]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[25]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[24]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[23]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[22]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[21]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[20]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[19]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[18]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[17]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[16]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[15]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[14]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[13]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[12]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[11]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[10]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[9]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[8]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[7]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[6]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[5]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[4]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[3]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[2]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9471 ; free virtual = 20557
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	  64 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 112   
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Axi4LiteSupporter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module tdc 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	  64 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 111   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WVALID
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_BREADY
INFO: [Synth 8-3886] merging instance 'inst/counterQ_reg[8]' (FDE) to 'inst/counterQ_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/counterQ_reg[9]' (FDE) to 'inst/counterQ_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/counterQ_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[6]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[7]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[8]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[9]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[10]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[11]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[12]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[13]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[14]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[15]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[16]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[17]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[18]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[19]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[20]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[21]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[22]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[23]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[24]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[25]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[26]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[27]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[28]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[29]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[30]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AxiSupporter1/rdDataQ_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9448 ; free virtual = 20538
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9327 ; free virtual = 20417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9327 ; free virtual = 20417
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9323 ; free virtual = 20413
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[63] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[62] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[61] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[60] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[59] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[58] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[57] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[56] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[55] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[54] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[53] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[52] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[51] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[50] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[49] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[48] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[47] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/tdc1/delay_bufs_inferred:in0[46] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9360 ; free virtual = 20446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9360 ; free virtual = 20446
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9360 ; free virtual = 20446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9360 ; free virtual = 20446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9360 ; free virtual = 20446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9360 ; free virtual = 20446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |    20|
|2     |LUT2  |     6|
|3     |LUT3  |    37|
|4     |LUT4  |    52|
|5     |LUT5  |    53|
|6     |LUT6  |   277|
|7     |MUXF7 |    72|
|8     |MUXF8 |    24|
|9     |FDRE  |    80|
|10    |LD    |   670|
+------+------+------+

Report Instance Areas: 
+------+-----------------------------------+------------------+------+
|      |Instance                           |Module            |Cells |
+------+-----------------------------------+------------------+------+
|1     |top                                |                  |  1291|
|2     |  inst                             |top               |  1291|
|3     |    AxiSupporter1                  |Axi4LiteSupporter |   297|
|4     |    tdc1                           |tdc               |   255|
|5     |      \genblk1[1].nolabel_line38   |buffer__1         |     0|
|6     |      \genblk1[1].nolabel_line39   |buffer__2         |     0|
|7     |      \genblk1[2].nolabel_line38   |buffer__3         |     0|
|8     |      \genblk1[2].nolabel_line39   |buffer__4         |     0|
|9     |      \genblk1[3].nolabel_line38   |buffer__5         |     0|
|10    |      \genblk1[3].nolabel_line39   |buffer__6         |     0|
|11    |      \genblk1[4].nolabel_line38   |buffer__7         |     0|
|12    |      \genblk1[4].nolabel_line39   |buffer__8         |     0|
|13    |      \genblk1[5].nolabel_line38   |buffer__9         |     0|
|14    |      \genblk1[5].nolabel_line39   |buffer__10        |     0|
|15    |      \genblk1[6].nolabel_line38   |buffer__11        |     0|
|16    |      \genblk1[6].nolabel_line39   |buffer__12        |     0|
|17    |      \genblk1[7].nolabel_line38   |buffer__13        |     0|
|18    |      \genblk1[7].nolabel_line39   |buffer__14        |     0|
|19    |      \genblk1[8].nolabel_line38   |buffer__15        |     0|
|20    |      \genblk1[8].nolabel_line39   |buffer__16        |     0|
|21    |      \genblk1[9].nolabel_line38   |buffer__17        |     0|
|22    |      \genblk1[9].nolabel_line39   |buffer__18        |     0|
|23    |      \genblk1[10].nolabel_line38  |buffer__19        |     0|
|24    |      \genblk1[10].nolabel_line39  |buffer__20        |     0|
|25    |      \genblk1[11].nolabel_line38  |buffer__21        |     0|
|26    |      \genblk1[11].nolabel_line39  |buffer__22        |     0|
|27    |      \genblk1[12].nolabel_line38  |buffer__23        |     0|
|28    |      \genblk1[12].nolabel_line39  |buffer__24        |     0|
|29    |      \genblk1[13].nolabel_line38  |buffer__25        |     0|
|30    |      \genblk1[13].nolabel_line39  |buffer__26        |     0|
|31    |      \genblk1[14].nolabel_line38  |buffer__27        |     0|
|32    |      \genblk1[14].nolabel_line39  |buffer__28        |     0|
|33    |      \genblk1[15].nolabel_line38  |buffer__29        |     0|
|34    |      \genblk1[15].nolabel_line39  |buffer__30        |     0|
|35    |      \genblk1[16].nolabel_line38  |buffer__31        |     0|
|36    |      \genblk1[16].nolabel_line39  |buffer__32        |     0|
|37    |      \genblk1[17].nolabel_line38  |buffer__33        |     0|
|38    |      \genblk1[17].nolabel_line39  |buffer__34        |     0|
|39    |      \genblk1[18].nolabel_line38  |buffer__35        |     0|
|40    |      \genblk1[18].nolabel_line39  |buffer__36        |     0|
|41    |      \genblk1[19].nolabel_line38  |buffer__37        |     0|
|42    |      \genblk1[19].nolabel_line39  |buffer__38        |     0|
|43    |      \genblk1[20].nolabel_line38  |buffer__39        |     0|
|44    |      \genblk1[20].nolabel_line39  |buffer__40        |     0|
|45    |      \genblk1[21].nolabel_line38  |buffer__41        |     0|
|46    |      \genblk1[21].nolabel_line39  |buffer__42        |     0|
|47    |      \genblk1[22].nolabel_line38  |buffer__43        |     0|
|48    |      \genblk1[22].nolabel_line39  |buffer__44        |     0|
|49    |      \genblk1[23].nolabel_line38  |buffer__45        |     0|
|50    |      \genblk1[23].nolabel_line39  |buffer__46        |     0|
|51    |      \genblk1[24].nolabel_line38  |buffer__47        |     0|
|52    |      \genblk1[24].nolabel_line39  |buffer__48        |     0|
|53    |      \genblk1[25].nolabel_line38  |buffer__49        |     0|
|54    |      \genblk1[25].nolabel_line39  |buffer__50        |     0|
|55    |      \genblk1[26].nolabel_line38  |buffer__51        |     0|
|56    |      \genblk1[26].nolabel_line39  |buffer__52        |     0|
|57    |      \genblk1[27].nolabel_line38  |buffer__53        |     0|
|58    |      \genblk1[27].nolabel_line39  |buffer__54        |     0|
|59    |      \genblk1[28].nolabel_line38  |buffer__55        |     0|
|60    |      \genblk1[28].nolabel_line39  |buffer__56        |     0|
|61    |      \genblk1[29].nolabel_line38  |buffer__57        |     0|
|62    |      \genblk1[29].nolabel_line39  |buffer__58        |     0|
|63    |      \genblk1[30].nolabel_line38  |buffer__59        |     0|
|64    |      \genblk1[30].nolabel_line39  |buffer__60        |     0|
|65    |      \genblk1[31].nolabel_line38  |buffer__61        |     0|
|66    |      \genblk1[31].nolabel_line39  |buffer__62        |     0|
|67    |      \genblk1[32].nolabel_line38  |buffer__63        |     0|
|68    |      \genblk1[32].nolabel_line39  |buffer__64        |     0|
|69    |      \genblk1[33].nolabel_line38  |buffer__65        |     0|
|70    |      \genblk1[33].nolabel_line39  |buffer__66        |     0|
|71    |      \genblk1[34].nolabel_line38  |buffer__67        |     0|
|72    |      \genblk1[34].nolabel_line39  |buffer__68        |     0|
|73    |      \genblk1[35].nolabel_line38  |buffer__69        |     0|
|74    |      \genblk1[35].nolabel_line39  |buffer__70        |     0|
|75    |      \genblk1[36].nolabel_line38  |buffer__71        |     0|
|76    |      \genblk1[36].nolabel_line39  |buffer__72        |     0|
|77    |      \genblk1[37].nolabel_line38  |buffer__73        |     0|
|78    |      \genblk1[37].nolabel_line39  |buffer__74        |     0|
|79    |      \genblk1[38].nolabel_line38  |buffer__75        |     0|
|80    |      \genblk1[38].nolabel_line39  |buffer__76        |     0|
|81    |      \genblk1[39].nolabel_line38  |buffer__77        |     0|
|82    |      \genblk1[39].nolabel_line39  |buffer__78        |     0|
|83    |      \genblk1[40].nolabel_line38  |buffer__79        |     0|
|84    |      \genblk1[40].nolabel_line39  |buffer__80        |     0|
|85    |      \genblk1[41].nolabel_line38  |buffer__81        |     0|
|86    |      \genblk1[41].nolabel_line39  |buffer__82        |     0|
|87    |      \genblk1[42].nolabel_line38  |buffer__83        |     0|
|88    |      \genblk1[42].nolabel_line39  |buffer__84        |     0|
|89    |      \genblk1[43].nolabel_line38  |buffer__85        |     0|
|90    |      \genblk1[43].nolabel_line39  |buffer__86        |     0|
|91    |      \genblk1[44].nolabel_line38  |buffer__87        |     0|
|92    |      \genblk1[44].nolabel_line39  |buffer__88        |     0|
|93    |      \genblk1[45].nolabel_line38  |buffer__89        |     0|
|94    |      \genblk1[45].nolabel_line39  |buffer            |     0|
+------+-----------------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9360 ; free virtual = 20446
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 108 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2229.184 ; gain = 269.371 ; free physical = 9415 ; free virtual = 20501
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 9415 ; free virtual = 20501
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.184 ; gain = 0.000 ; free physical = 9484 ; free virtual = 20570
INFO: [Netlist 29-17] Analyzing 766 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.184 ; gain = 0.000 ; free physical = 9426 ; free virtual = 20512
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 670 instances were transformed.
  LD => LDCE: 670 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2229.184 ; gain = 688.656 ; free physical = 9559 ; free virtual = 20645
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.184 ; gain = 0.000 ; free physical = 9559 ; free virtual = 20645
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 93 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2253.195 ; gain = 0.000 ; free physical = 9556 ; free virtual = 20643
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_0_0_utilization_synth.rpt -pb design_1_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 24 17:53:43 2020...
