[env]
board = edu-ciaa-fpga
top-module = main
VERILOG_SOURCES = ../datapath/datapath.v ../unidad de control/UC.v
