
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.166991                       # Number of seconds simulated
sim_ticks                                3166990957000                       # Number of ticks simulated
final_tick                               3166990957000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 433583                       # Simulator instruction rate (inst/s)
host_op_rate                                   759909                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2746304873                       # Simulator tick rate (ticks/s)
host_mem_usage                                 824104                       # Number of bytes of host memory used
host_seconds                                  1153.18                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        51710208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data      2259788800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2311499008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     51710208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      51710208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    330101760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330101760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           201993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8827300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9029293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1289460                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1289460                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           16327867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          713544444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             729872311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      16327867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16327867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       104231987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            104231987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       104231987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          16327867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         713544444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            834104298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     9029293                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1289460                       # Number of write requests accepted
system.mem_ctrls.readBursts                  36117172                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5157840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             2274373632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                37125376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               325064320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2311499008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330101760                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 580084                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 78679                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      7738808                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2024126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2499899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2239443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2525588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2187392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2889610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2272291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2013131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1977228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2026243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2194659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2176812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2065459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2162754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2190652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2091801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            257706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            281939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            253298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            826846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            411651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            295512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            381286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            260689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            241478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            243938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           274514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           298713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           244107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           271962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           280985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           254506                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  3166990747500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              36117172                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5157840                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8896969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8880604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 8880073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 8879442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 156849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 160071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 171880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 273447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 277338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 277505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 277555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 277176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 277140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 277150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 277466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 277458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 277638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 277630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 277295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 277313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 277093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 265139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 259056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9232637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    281.548781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.819138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   118.847748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       143227      1.55%      1.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       140650      1.52%      3.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      8219664     89.03%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29013      0.31%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       478027      5.18%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12099      0.13%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        85710      0.93%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7291      0.08%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       116956      1.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9232637                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       277027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     128.279857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     79.741128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    133.261877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         121953     44.02%     44.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        51033     18.42%     62.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        39719     14.34%     76.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        25783      9.31%     86.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        15352      5.54%     91.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         9240      3.34%     94.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         5368      1.94%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         3196      1.15%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         1921      0.69%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1167      0.42%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          700      0.25%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          450      0.16%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          321      0.12%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          235      0.08%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          158      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023          128      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           89      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           60      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           36      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           27      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           24      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           19      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471           13      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        277027                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       277027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.334422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.230592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.931161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           105116     37.94%     37.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3472      1.25%     39.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16243      5.86%     45.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5840      2.11%     47.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           141012     50.90%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             4463      1.61%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              104      0.04%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               67      0.02%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              660      0.24%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               38      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        277027                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1154066489000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1820386889000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               177685440000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32474.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51224.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       718.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    729.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 27396427                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3987153                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.50                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     306916.03                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              36747232200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              20050573125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            145481512800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            19238646960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         206852202960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1715459436630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         395403443250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2539233047925                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            801.781867                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 645996868250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  105752660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  2415241143250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              33051503520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              18034054500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            131707742400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            13674115440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         206852202960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1479907113615                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         602028279750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2485255012185                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            784.737901                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 992414693000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  105752660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  2068820018250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                97900991                       # Number of BP lookups
system.cpu.branchPred.condPredicted          97900991                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           5177401                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             49713714                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                49171223                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.908770                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 5508602                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              21120                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       6333981914                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 6333981914                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.predictedBranches                 54679825                       # Number of branches predicted as taken
system.cpu.BranchMispred                      5177401                       # Number of branch mispredictions
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements          80499569                       # number of replacements
system.cpu.dcache.tags.tagsinuse             3.999999                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           213267407                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          80499573                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.649299                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           1169500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     3.999999                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         374266553                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        374266553                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    154575745                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       154575745                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     58691662                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       58691662                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     213267407                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        213267407                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    213267407                       # number of overall hits
system.cpu.dcache.overall_hits::total       213267407                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     66712691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      66712691                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     13786882                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     13786882                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     80499573                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       80499573                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     80499573                       # number of overall misses
system.cpu.dcache.overall_misses::total      80499573                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1746533575500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1746533575500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 202528476500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 202528476500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1949062052000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1949062052000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1949062052000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1949062052000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221288436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221288436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478544                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478544                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293766980                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293766980                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293766980                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293766980                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.301474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.301474                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.190220                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.190220                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.274025                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.274025                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.274025                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.274025                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26179.929925                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26179.929925                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14689.940517                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14689.940517                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24212.079386                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24212.079386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24212.079386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24212.079386                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     53488745                       # number of writebacks
system.cpu.dcache.writebacks::total          53488745                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     66712691                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     66712691                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     13786882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     13786882                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     80499573                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     80499573                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     80499573                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     80499573                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1679820884500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1679820884500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 188741594500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 188741594500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1868562479000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1868562479000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1868562479000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1868562479000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.301474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.301474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.190220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.190220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.274025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.274025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.274025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.274025                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25179.929925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25179.929925                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13689.940517                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13689.940517                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23212.079386                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23212.079386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23212.079386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23212.079386                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          18915399                       # number of replacements
system.cpu.icache.tags.tagsinuse             3.999999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           658402531                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          18915403                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.807745                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           2480500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     3.999999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         696233337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        696233337                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    658402531                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       658402531                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     658402531                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        658402531                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    658402531                       # number of overall hits
system.cpu.icache.overall_hits::total       658402531                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     18915403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      18915403                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     18915403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       18915403                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     18915403                       # number of overall misses
system.cpu.icache.overall_misses::total      18915403                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 275067570000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 275067570000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 275067570000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 275067570000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 275067570000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 275067570000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.027927                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.027927                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.027927                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.027927                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.027927                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.027927                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14541.988347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14541.988347                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14541.988347                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14541.988347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14541.988347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14541.988347                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks     18915399                       # number of writebacks
system.cpu.icache.writebacks::total          18915399                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     18915403                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     18915403                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     18915403                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     18915403                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     18915403                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     18915403                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 256152167000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 256152167000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 256152167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 256152167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 256152167000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 256152167000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.027927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027927                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.027927                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027927                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.027927                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027927                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13541.988347                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13541.988347                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13541.988347                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13541.988347                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13541.988347                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13541.988347                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   9160483                       # number of replacements
system.l2.tags.tagsinuse                  1022.462742                       # Cycle average of tags in use
system.l2.tags.total_refs                   175668990                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9161506                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.174685                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                6808715000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      253.054066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         17.090840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        752.317836                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.247123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.016690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.734685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998499                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1023                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 221778332                       # Number of tag accesses
system.l2.tags.data_accesses                221778332                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     53488745                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         53488745                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     18915399                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         18915399                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data           13567719                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              13567719                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst        18713410                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           18713410                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data       58104554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          58104554                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst              18713410                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              71672273                       # number of demand (read+write) hits
system.l2.demand_hits::total                 90385683                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst             18713410                       # number of overall hits
system.l2.overall_hits::cpu.data             71672273                       # number of overall hits
system.l2.overall_hits::total                90385683                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           219163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              219163                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        201993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           201993                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      8608137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8608137                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst              201993                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8827300                       # number of demand (read+write) misses
system.l2.demand_misses::total                9029293                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             201993                       # number of overall misses
system.l2.overall_misses::cpu.data            8827300                       # number of overall misses
system.l2.overall_misses::total               9029293                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19149153500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19149153500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  21860208500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  21860208500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 935578768500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 935578768500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   21860208500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  954727922000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     976588130500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  21860208500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 954727922000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    976588130500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     53488745                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     53488745                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     18915399                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     18915399                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       13786882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13786882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst     18915403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       18915403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     66712691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      66712691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst          18915403                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          80499573                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             99414976                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst         18915403                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         80499573                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            99414976                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.015896                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.015896                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.010679                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010679                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.129033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.129033                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.010679                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.109656                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090824                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.010679                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.109656                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090824                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 87374.025269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87374.025269                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 108222.604249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 108222.604249                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 108685.394819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108685.394819                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 108222.604249                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 108156.279043                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108157.762795                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 108222.604249                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 108156.279043                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108157.762795                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1289460                       # number of writebacks
system.l2.writebacks::total                   1289460                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       212566                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        212566                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       219163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         219163                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       201993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       201993                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      8608137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8608137                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         201993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8827300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9029293                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        201993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8827300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9029293                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  16957523500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16957523500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  19840278500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  19840278500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 849497398500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 849497398500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  19840278500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 866454922000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 886295200500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  19840278500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 866454922000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 886295200500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.015896                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.015896                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.010679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.129033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.129033                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.010679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.109656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090824                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.010679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.109656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090824                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 77374.025269                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77374.025269                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 98222.604249                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98222.604249                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 98685.394819                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98685.394819                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 98222.604249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 98156.279043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98157.762795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 98222.604249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 98156.279043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98157.762795                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            8810130                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1289460                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7738808                       # Transaction distribution
system.membus.trans_dist::ReadExReq            219163                       # Transaction distribution
system.membus.trans_dist::ReadExResp           219163                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8810130                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27086854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     27086854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27086854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2641600768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2641600768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2641600768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          18057561                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18057561    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18057561                       # Request fanout histogram
system.membus.reqLayer2.occupancy         40114017500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy       158835425500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests    198829944                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     99414968                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         344781                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       344781                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          85628094                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     54778205                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18915399                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        34881847                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13786882                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13786882                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      18915403                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     66712691                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     56746205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    241498715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             298244920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   9684685312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  34301009408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            43985694720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9160483                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        108575459                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003175                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056262                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              108230678     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 344781      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          108575459                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       389031548000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       85119313500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      362248078500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
