#source:examples/prob_examples/public_examples/EventBPrologPackages/Deploy/SignalControl-110527.zip_unpacked/SignalControl-110527/s4_mch9_schedule.bcm
5.8847823333333336E7,7.221083566666667E7,-1.0,7.8264422E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => not((in_switch_sig=TRUE))
5.9696185E7,7.223986633333333E7,-1.0,7.8813095E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
5.9074341666666664E7,7.199283766666667E7,-1.0,9.131771066666667E7:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)) & (out_signal_act=TRUE)
5.4294520666666664E7,6.860784E7,-1.0,1.3105549233333333E8:not(not((out_signal_act=FALSE) & (ext_pnt/:occ_snsr) & (out_switch_sig=FALSE) & (out_switch:occ_snsr) & (exit_signal_snsr=forbidden))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & not(POS:TRAIN >+> BLOCK)
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE) & (ent_pnt:occ_snsr) & (entry_signal_snsr=forbidden) & (ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)
4.935934404666667E9,1.11022149E8,-1.0,2.5367709353333335E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (not((in_switch_sig=TRUE)) => (exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE) & (p:PLATFORM) & (ext_pnt/:occ_snsr) & (p:occ_snsr) & (p/=out_switch))
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (in_switch_sig=TRUE) & (in_signal_act=TRUE)
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE) & (exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE) & (p:PLATFORM) & (ext_pnt/:occ_snsr) & (p:occ_snsr) & (p/=out_switch)
