// Seed: 3479310878
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  input wire id_17;
  input wire id_16;
  assign module_1.id_3 = 0;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_19;
endmodule
module module_1 #(
    parameter id_1 = 32'd94,
    parameter id_3 = 32'd77
) (
    _id_1,
    id_2
);
  output wire id_2;
  inout wire _id_1;
  wire [id_1 : id_1] _id_3;
  wire [id_1 : id_3] id_4;
  logic [1 : -1  !=?  id_3] id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_2,
      id_4,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5
  );
  id_6 :
  assert property (@(posedge id_4) id_3)
  else;
endmodule
