

================================================================
== Vitis HLS Report for 'levmarq_Pipeline_VITIS_LOOP_19_3'
================================================================
* Date:           Mon Aug 12 18:55:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|      157|  0.153 us|  0.799 us|   30|  157|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_19_3  |       28|      155|        29|          1|          1|  1 ~ 128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19]   --->   Operation 32 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %tmp_1"   --->   Operation 33 'read' 'tmp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%weight_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight"   --->   Operation 34 'read' 'weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_s"   --->   Operation 35 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvars_iv7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %indvars_iv7"   --->   Operation 36 'read' 'indvars_iv7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln19 = store i8 0, i8 %j" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19]   --->   Operation 37 'store' 'store_ln19' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19]   --->   Operation 39 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.91ns)   --->   "%icmp_ln19 = icmp_eq  i8 %j_1, i8 %indvars_iv7_read" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19]   --->   Operation 40 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.91ns)   --->   "%add_ln19 = add i8 %j_1, i8 1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19]   --->   Operation 41 'add' 'add_ln19' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.split, void %for.inc29.exitStub" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19]   --->   Operation 42 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i8 %j_1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19]   --->   Operation 43 'zext' 'zext_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i8 %j_1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19]   --->   Operation 44 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%g_addr = getelementptr i32 %g, i64 0, i64 %zext_ln19" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 45 'getelementptr' 'g_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%g_load = load i7 %g_addr" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 46 'load' 'g_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 47 [1/1] (1.81ns)   --->   "%add_ln20 = add i14 %zext_ln19_1, i14 %tmp_1_read" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 47 'add' 'add_ln20' <Predicate = (!icmp_ln19)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln19 = store i8 %add_ln19, i8 %j" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19]   --->   Operation 48 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%g_load = load i7 %g_addr" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 49 'load' 'g_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 50 [8/8] (2.56ns)   --->   "%mul = fmul i32 %x_read, i32 %g_load" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 50 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 51 [7/8] (2.56ns)   --->   "%mul = fmul i32 %x_read, i32 %g_load" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 51 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 52 [6/8] (2.56ns)   --->   "%mul = fmul i32 %x_read, i32 %g_load" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 52 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 53 [5/8] (2.56ns)   --->   "%mul = fmul i32 %x_read, i32 %g_load" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 53 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 54 [4/8] (2.56ns)   --->   "%mul = fmul i32 %x_read, i32 %g_load" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 54 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 55 [3/8] (2.56ns)   --->   "%mul = fmul i32 %x_read, i32 %g_load" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 55 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 56 [2/8] (2.56ns)   --->   "%mul = fmul i32 %x_read, i32 %g_load" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 56 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 57 [1/8] (2.56ns)   --->   "%mul = fmul i32 %x_read, i32 %g_load" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 57 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 58 [8/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 58 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 59 [7/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 59 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.56>
ST_13 : Operation 60 [6/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 60 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.56>
ST_14 : Operation 61 [5/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 61 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.56>
ST_15 : Operation 62 [4/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 62 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 63 [3/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 63 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 64 [2/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 64 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i14 %add_ln20" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 65 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 66 [1/1] (0.00ns)   --->   "%h_addr = getelementptr i32 %h, i64 0, i64 %zext_ln20" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 66 'getelementptr' 'h_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 67 [2/2] (3.25ns)   --->   "%h_load = load i14 %h_addr" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 67 'load' 'h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 68 [1/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 68 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 69 [1/2] (3.25ns)   --->   "%h_load = load i14 %h_addr" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 69 'load' 'h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 70 [10/10] (3.35ns)   --->   "%add1 = fadd i32 %h_load, i32 %mul1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 70 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 71 [9/10] (3.35ns)   --->   "%add1 = fadd i32 %h_load, i32 %mul1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 71 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 72 [8/10] (3.35ns)   --->   "%add1 = fadd i32 %h_load, i32 %mul1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 72 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 73 [7/10] (3.35ns)   --->   "%add1 = fadd i32 %h_load, i32 %mul1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 73 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.35>
ST_23 : Operation 74 [6/10] (3.35ns)   --->   "%add1 = fadd i32 %h_load, i32 %mul1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 74 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.35>
ST_24 : Operation 75 [5/10] (3.35ns)   --->   "%add1 = fadd i32 %h_load, i32 %mul1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 75 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 76 [4/10] (3.35ns)   --->   "%add1 = fadd i32 %h_load, i32 %mul1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 76 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 77 [3/10] (3.35ns)   --->   "%add1 = fadd i32 %h_load, i32 %mul1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 77 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 78 [2/10] (3.35ns)   --->   "%add1 = fadd i32 %h_load, i32 %mul1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 78 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 79 [1/10] (3.35ns)   --->   "%add1 = fadd i32 %h_load, i32 %mul1" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 79 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19]   --->   Operation 80 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 64" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19]   --->   Operation 82 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln20 = store i32 %add1, i14 %h_addr" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20]   --->   Operation 83 'store' 'store_ln20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_29 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc" [benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19]   --->   Operation 84 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ g]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 010000000000000000000000000000]
tmp_1_read             (read             ) [ 000000000000000000000000000000]
weight_read            (read             ) [ 011111111111111111100000000000]
x_read                 (read             ) [ 011111111110000000000000000000]
indvars_iv7_read       (read             ) [ 000000000000000000000000000000]
store_ln19             (store            ) [ 000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000]
j_1                    (load             ) [ 000000000000000000000000000000]
icmp_ln19              (icmp             ) [ 011111111111111111111111111110]
add_ln19               (add              ) [ 000000000000000000000000000000]
br_ln19                (br               ) [ 000000000000000000000000000000]
zext_ln19              (zext             ) [ 000000000000000000000000000000]
zext_ln19_1            (zext             ) [ 000000000000000000000000000000]
g_addr                 (getelementptr    ) [ 011000000000000000000000000000]
add_ln20               (add              ) [ 011111111111111111000000000000]
store_ln19             (store            ) [ 000000000000000000000000000000]
g_load                 (load             ) [ 010111111110000000000000000000]
mul                    (fmul             ) [ 010000000001111111100000000000]
zext_ln20              (zext             ) [ 000000000000000000000000000000]
h_addr                 (getelementptr    ) [ 010000000000000000111111111111]
mul1                   (fmul             ) [ 010000000000000000011111111110]
h_load                 (load             ) [ 010000000000000000011111111110]
add1                   (fadd             ) [ 010000000000000000000000000001]
specpipeline_ln19      (specpipeline     ) [ 000000000000000000000000000000]
speclooptripcount_ln19 (speclooptripcount) [ 000000000000000000000000000000]
specloopname_ln19      (specloopname     ) [ 000000000000000000000000000000]
store_ln20             (store            ) [ 000000000000000000000000000000]
br_ln19                (br               ) [ 000000000000000000000000000000]
ret_ln0                (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="g">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="h">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="j_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_1_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="14" slack="0"/>
<pin id="52" dir="0" index="1" bw="14" slack="0"/>
<pin id="53" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="weight_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="x_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvars_iv7_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv7_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="g_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="h_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="14" slack="0"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr/17 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="12"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="100" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="102" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="h_load/17 store_ln20/29 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/19 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="0" index="1" bw="32" slack="10"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/11 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln19_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="j_1_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln19_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln19_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln19_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln19_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln20_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="14" slack="0"/>
<pin id="148" dir="1" index="2" bw="14" slack="16"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln19_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln20_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="14" slack="16"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/17 "/>
</bind>
</comp>

<comp id="160" class="1005" name="j_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="167" class="1005" name="weight_read_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="10"/>
<pin id="169" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="weight_read "/>
</bind>
</comp>

<comp id="172" class="1005" name="x_read_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2"/>
<pin id="174" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="177" class="1005" name="icmp_ln19_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="27"/>
<pin id="179" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="181" class="1005" name="g_addr_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="1"/>
<pin id="183" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="g_addr "/>
</bind>
</comp>

<comp id="186" class="1005" name="add_ln20_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="14" slack="16"/>
<pin id="188" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="191" class="1005" name="g_load_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_load "/>
</bind>
</comp>

<comp id="196" class="1005" name="mul_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="201" class="1005" name="h_addr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="14" slack="1"/>
<pin id="203" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="h_addr "/>
</bind>
</comp>

<comp id="207" class="1005" name="mul1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="h_load_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_load "/>
</bind>
</comp>

<comp id="217" class="1005" name="add1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="103"><net_src comp="87" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="68" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="121" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="144"><net_src comp="121" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="50" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="130" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="156" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="163"><net_src comp="46" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="170"><net_src comp="56" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="175"><net_src comp="62" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="180"><net_src comp="124" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="74" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="189"><net_src comp="145" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="194"><net_src comp="81" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="199"><net_src comp="108" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="204"><net_src comp="87" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="210"><net_src comp="112" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="215"><net_src comp="94" pin="7"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="220"><net_src comp="104" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: h | {29 }
 - Input state : 
	Port: levmarq_Pipeline_VITIS_LOOP_19_3 : indvars_iv7 | {1 }
	Port: levmarq_Pipeline_VITIS_LOOP_19_3 : g | {1 2 }
	Port: levmarq_Pipeline_VITIS_LOOP_19_3 : x_s | {1 }
	Port: levmarq_Pipeline_VITIS_LOOP_19_3 : weight | {1 }
	Port: levmarq_Pipeline_VITIS_LOOP_19_3 : tmp_1 | {1 }
	Port: levmarq_Pipeline_VITIS_LOOP_19_3 : h | {17 18 }
  - Chain level:
	State 1
		store_ln19 : 1
		j_1 : 1
		icmp_ln19 : 2
		add_ln19 : 2
		br_ln19 : 3
		zext_ln19 : 2
		zext_ln19_1 : 2
		g_addr : 3
		g_load : 4
		add_ln20 : 3
		store_ln19 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		h_addr : 1
		h_load : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_108         |    3    |   199   |   324   |
|          |          grp_fu_112         |    3    |   199   |   324   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_104         |    2    |   365   |   421   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln19_fu_130       |    0    |    0    |    15   |
|          |       add_ln20_fu_145       |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln19_fu_124      |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |    tmp_1_read_read_fu_50    |    0    |    0    |    0    |
|   read   |    weight_read_read_fu_56   |    0    |    0    |    0    |
|          |      x_read_read_fu_62      |    0    |    0    |    0    |
|          | indvars_iv7_read_read_fu_68 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln19_fu_136      |    0    |    0    |    0    |
|   zext   |      zext_ln19_1_fu_141     |    0    |    0    |    0    |
|          |       zext_ln20_fu_156      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    8    |   763   |   1116  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    add1_reg_217   |   32   |
|  add_ln20_reg_186 |   14   |
|   g_addr_reg_181  |    7   |
|   g_load_reg_191  |   32   |
|   h_addr_reg_201  |   14   |
|   h_load_reg_212  |   32   |
| icmp_ln19_reg_177 |    1   |
|     j_reg_160     |    8   |
|    mul1_reg_207   |   32   |
|    mul_reg_196    |   32   |
|weight_read_reg_167|   32   |
|   x_read_reg_172  |   32   |
+-------------------+--------+
|       Total       |   268  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_94 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   763  |  1116  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   268  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    3   |  1031  |  1134  |
+-----------+--------+--------+--------+--------+
