# 32x8-Dual-Port-RAM
This project is about the functional verification of a 32x8 dual port RAM.
A SystemVerilog based test bench has been developed to verify the design.

Code for execution - 
https://www.edaplayground.com/x/gw_A
