/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  reg [9:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  reg [13:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [22:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [19:0] celloutsig_0_53z;
  wire celloutsig_0_57z;
  wire [4:0] celloutsig_0_58z;
  wire [12:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_60z;
  wire [5:0] celloutsig_0_61z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire [10:0] celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  reg [29:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_57z = celloutsig_0_28z | celloutsig_0_27z;
  assign celloutsig_0_7z = celloutsig_0_1z[2] | celloutsig_0_3z;
  assign celloutsig_1_19z = celloutsig_1_4z[3] | celloutsig_1_14z[2];
  assign celloutsig_0_11z = celloutsig_0_6z[1] | celloutsig_0_6z[8];
  assign celloutsig_0_27z = celloutsig_0_1z[3] | celloutsig_0_7z;
  assign celloutsig_0_28z = celloutsig_0_1z[3] | celloutsig_0_16z[4];
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_3z } & { celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[126:111] & in_data[155:140];
  assign celloutsig_1_4z = celloutsig_1_2z[21:8] & celloutsig_1_1z[14:1];
  assign celloutsig_0_9z = { celloutsig_0_1z[2:1], celloutsig_0_8z } & { in_data[82], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_14z = in_data[182:170] & celloutsig_1_4z[13:1];
  assign celloutsig_0_34z = { celloutsig_0_1z[5:1], celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_11z } & { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_0_3z = celloutsig_0_2z & ~(celloutsig_0_0z[5]);
  assign celloutsig_1_3z = celloutsig_1_2z[25] & ~(in_data[175]);
  assign celloutsig_1_18z = celloutsig_1_0z & ~(celloutsig_1_3z);
  assign celloutsig_0_12z = celloutsig_0_9z[0] & ~(celloutsig_0_5z[4]);
  assign celloutsig_0_22z = celloutsig_0_8z & ~(celloutsig_0_6z[0]);
  assign celloutsig_0_32z = celloutsig_0_19z & ~(celloutsig_0_5z[4]);
  assign celloutsig_0_33z = celloutsig_0_1z[5] & ~(celloutsig_0_7z);
  assign celloutsig_0_49z = - { celloutsig_0_5z[9:1], celloutsig_0_27z, celloutsig_0_9z };
  assign celloutsig_0_53z = - { celloutsig_0_15z[7:1], celloutsig_0_49z };
  assign celloutsig_0_60z = - { celloutsig_0_58z[4:1], celloutsig_0_27z };
  assign celloutsig_0_84z = - { celloutsig_0_5z[5:2], celloutsig_0_2z, celloutsig_0_60z, celloutsig_0_14z };
  assign celloutsig_0_4z = celloutsig_0_1z[4] & celloutsig_0_2z;
  assign celloutsig_0_2z = celloutsig_0_1z[0] & celloutsig_0_1z[6];
  assign celloutsig_0_72z = ~^ { celloutsig_0_58z[3:1], celloutsig_0_32z, celloutsig_0_8z, celloutsig_0_61z, celloutsig_0_3z };
  assign celloutsig_0_83z = ~^ { celloutsig_0_16z[7:2], celloutsig_0_4z, celloutsig_0_72z };
  assign celloutsig_1_0z = ~^ in_data[127:117];
  assign celloutsig_0_8z = ~^ { celloutsig_0_0z[5:4], celloutsig_0_3z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_0z[7], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_16z[13:8], celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[56:47] << in_data[25:16];
  assign celloutsig_0_5z = { in_data[69:58], celloutsig_0_2z } << { in_data[28:17], celloutsig_0_3z };
  assign celloutsig_0_58z = { celloutsig_0_53z[17:14], celloutsig_0_57z } << celloutsig_0_34z[4:0];
  assign celloutsig_0_61z = celloutsig_0_1z[5:0] << { celloutsig_0_6z[10:6], celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_9z[0], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_2z } << { celloutsig_0_1z[5:1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_10z = { celloutsig_0_6z[10:8], celloutsig_0_3z } >>> in_data[95:92];
  assign celloutsig_0_1z = celloutsig_0_0z[6:0] >>> celloutsig_0_0z[6:0];
  always_latch
    if (clkin_data[128]) celloutsig_1_2z = 30'h00000000;
    else if (clkin_data[32]) celloutsig_1_2z = in_data[191:162];
  always_latch
    if (!clkin_data[64]) celloutsig_0_15z = 10'h000;
    else if (celloutsig_1_18z) celloutsig_0_15z = { celloutsig_0_5z[6:0], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z };
  always_latch
    if (clkin_data[64]) celloutsig_0_25z = 14'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_25z = { celloutsig_0_10z[3:1], celloutsig_0_15z, celloutsig_0_14z };
  assign { out_data[128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
