\doxysection{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{x\+Co\+Routine\+Create}{\pageref{group__x_co_routine_create}}{}
\item \contentsline{section}{v\+Co\+Routine\+Schedule}{\pageref{group__v_co_routine_schedule}}{}
\item \contentsline{section}{cr\+S\+T\+A\+RT}{\pageref{group__cr_s_t_a_r_t}}{}
\item \contentsline{section}{cr\+D\+E\+L\+AY}{\pageref{group__cr_d_e_l_a_y}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+S\+E\+ND}{\pageref{group__cr_q_u_e_u_e___s_e_n_d}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+R\+E\+C\+E\+I\+VE}{\pageref{group__cr_q_u_e_u_e___r_e_c_e_i_v_e}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+S\+E\+N\+D\+\_\+\+F\+R\+O\+M\+\_\+\+I\+SR}{\pageref{group__cr_q_u_e_u_e___s_e_n_d___f_r_o_m___i_s_r}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+R\+O\+M\+\_\+\+I\+SR}{\pageref{group__cr_q_u_e_u_e___r_e_c_e_i_v_e___f_r_o_m___i_s_r}}{}
\item \contentsline{section}{Event\+Group}{\pageref{group___event_group}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Event\+Group\+Handle\+\_\+t}{\pageref{group___event_group_handle__t}}{}
\item \contentsline{section}{x\+Event\+Group\+Create}{\pageref{group__x_event_group_create}}{}
\item \contentsline{section}{x\+Event\+Group\+Wait\+Bits}{\pageref{group__x_event_group_wait_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Clear\+Bits}{\pageref{group__x_event_group_clear_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Clear\+Bits\+From\+I\+SR}{\pageref{group__x_event_group_clear_bits_from_i_s_r}}{}
\item \contentsline{section}{x\+Event\+Group\+Set\+Bits}{\pageref{group__x_event_group_set_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Set\+Bits\+From\+I\+SR}{\pageref{group__x_event_group_set_bits_from_i_s_r}}{}
\item \contentsline{section}{x\+Event\+Group\+Sync}{\pageref{group__x_event_group_sync}}{}
\item \contentsline{section}{x\+Event\+Group\+Get\+Bits}{\pageref{group__x_event_group_get_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Get\+Bits\+From\+I\+SR}{\pageref{group__x_event_group_get_bits_from_i_s_r}}{}
\end{DoxyCompactList}
\item \contentsline{section}{x\+Message\+Buffer\+Create}{\pageref{group__x_message_buffer_create}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Create\+Static}{\pageref{group__x_message_buffer_create_static}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send}{\pageref{group__x_message_buffer_send}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send\+From\+I\+SR}{\pageref{group__x_message_buffer_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive}{\pageref{group__x_message_buffer_receive}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive\+From\+I\+SR}{\pageref{group__x_message_buffer_receive_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Reset}{\pageref{group__x_message_buffer_reset}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Space\+Available}{\pageref{group__x_message_buffer_space_available}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Next\+Length\+Bytes}{\pageref{group__x_message_buffer_next_length_bytes}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send\+Completed\+From\+I\+SR}{\pageref{group__x_message_buffer_send_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive\+Completed\+From\+I\+SR}{\pageref{group__x_message_buffer_receive_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Create}{\pageref{group__x_queue_create}}{}
\item \contentsline{section}{x\+Queue\+Create\+Static}{\pageref{group__x_queue_create_static}}{}
\item \contentsline{section}{x\+Queue\+Send}{\pageref{group__x_queue_send}}{}
\item \contentsline{section}{x\+Queue\+Overwrite}{\pageref{group__x_queue_overwrite}}{}
\item \contentsline{section}{x\+Queue\+Peek}{\pageref{group__x_queue_peek}}{}
\item \contentsline{section}{x\+Queue\+Peek\+From\+I\+SR}{\pageref{group__x_queue_peek_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Receive}{\pageref{group__x_queue_receive}}{}
\item \contentsline{section}{ux\+Queue\+Messages\+Waiting}{\pageref{group__ux_queue_messages_waiting}}{}
\item \contentsline{section}{v\+Queue\+Delete}{\pageref{group__v_queue_delete}}{}
\item \contentsline{section}{x\+Queue\+Send\+From\+I\+SR}{\pageref{group__x_queue_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Overwrite\+From\+I\+SR}{\pageref{group__x_queue_overwrite_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Receive\+From\+I\+SR}{\pageref{group__x_queue_receive_from_i_s_r}}{}
\item \contentsline{section}{v\+Semaphore\+Create\+Binary}{\pageref{group__v_semaphore_create_binary}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Binary}{\pageref{group__x_semaphore_create_binary}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Binary\+Static}{\pageref{group__x_semaphore_create_binary_static}}{}
\item \contentsline{section}{x\+Semaphore\+Take}{\pageref{group__x_semaphore_take}}{}
\item \contentsline{section}{x\+Semaphore\+Take\+Recursive}{\pageref{group__x_semaphore_take_recursive}}{}
\item \contentsline{section}{x\+Semaphore\+Give}{\pageref{group__x_semaphore_give}}{}
\item \contentsline{section}{x\+Semaphore\+Give\+Recursive}{\pageref{group__x_semaphore_give_recursive}}{}
\item \contentsline{section}{x\+Semaphore\+Give\+From\+I\+SR}{\pageref{group__x_semaphore_give_from_i_s_r}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Mutex}{\pageref{group__x_semaphore_create_mutex}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Mutex\+Static}{\pageref{group__x_semaphore_create_mutex_static}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Recursive\+Mutex}{\pageref{group__x_semaphore_create_recursive_mutex}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Recursive\+Mutex\+Static}{\pageref{group__x_semaphore_create_recursive_mutex_static}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Counting}{\pageref{group__x_semaphore_create_counting}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Counting\+Static}{\pageref{group__x_semaphore_create_counting_static}}{}
\item \contentsline{section}{v\+Semaphore\+Delete}{\pageref{group__v_semaphore_delete}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Create}{\pageref{group__x_stream_buffer_create}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Create\+Static}{\pageref{group__x_stream_buffer_create_static}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send}{\pageref{group__x_stream_buffer_send}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send\+From\+I\+SR}{\pageref{group__x_stream_buffer_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive}{\pageref{group__x_stream_buffer_receive}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive\+From\+I\+SR}{\pageref{group__x_stream_buffer_receive_from_i_s_r}}{}
\item \contentsline{section}{v\+Stream\+Buffer\+Delete}{\pageref{group__v_stream_buffer_delete}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Is\+Full}{\pageref{group__x_stream_buffer_is_full}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Is\+Empty}{\pageref{group__x_stream_buffer_is_empty}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Reset}{\pageref{group__x_stream_buffer_reset}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Spaces\+Available}{\pageref{group__x_stream_buffer_spaces_available}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Bytes\+Available}{\pageref{group__x_stream_buffer_bytes_available}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Set\+Trigger\+Level}{\pageref{group__x_stream_buffer_set_trigger_level}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send\+Completed\+From\+I\+SR}{\pageref{group__x_stream_buffer_send_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive\+Completed\+From\+I\+SR}{\pageref{group__x_stream_buffer_receive_completed_from_i_s_r}}{}
\item \contentsline{section}{Task\+Handle\+\_\+t}{\pageref{group___task_handle__t}}{}
\item \contentsline{section}{task\+Y\+I\+E\+LD}{\pageref{group__task_y_i_e_l_d}}{}
\item \contentsline{section}{task\+E\+N\+T\+E\+R\+\_\+\+C\+R\+I\+T\+I\+C\+AL}{\pageref{group__task_e_n_t_e_r___c_r_i_t_i_c_a_l}}{}
\item \contentsline{section}{task\+E\+X\+I\+T\+\_\+\+C\+R\+I\+T\+I\+C\+AL}{\pageref{group__task_e_x_i_t___c_r_i_t_i_c_a_l}}{}
\item \contentsline{section}{task\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}{\pageref{group__task_d_i_s_a_b_l_e___i_n_t_e_r_r_u_p_t_s}}{}
\item \contentsline{section}{task\+E\+N\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}{\pageref{group__task_e_n_a_b_l_e___i_n_t_e_r_r_u_p_t_s}}{}
\item \contentsline{section}{x\+Task\+Create}{\pageref{group__x_task_create}}{}
\item \contentsline{section}{x\+Task\+Create\+Static}{\pageref{group__x_task_create_static}}{}
\item \contentsline{section}{x\+Task\+Create\+Restricted}{\pageref{group__x_task_create_restricted}}{}
\item \contentsline{section}{x\+Task\+Create\+Restricted\+Static}{\pageref{group__x_task_create_restricted_static}}{}
\item \contentsline{section}{v\+Task\+Delete}{\pageref{group__v_task_delete}}{}
\item \contentsline{section}{v\+Task\+Delay}{\pageref{group__v_task_delay}}{}
\item \contentsline{section}{v\+Task\+Delay\+Until}{\pageref{group__v_task_delay_until}}{}
\item \contentsline{section}{x\+Task\+Abort\+Delay}{\pageref{group__x_task_abort_delay}}{}
\item \contentsline{section}{ux\+Task\+Priority\+Get}{\pageref{group__ux_task_priority_get}}{}
\item \contentsline{section}{v\+Task\+Get\+Info}{\pageref{group__v_task_get_info}}{}
\item \contentsline{section}{v\+Task\+Priority\+Set}{\pageref{group__v_task_priority_set}}{}
\item \contentsline{section}{v\+Task\+Suspend}{\pageref{group__v_task_suspend}}{}
\item \contentsline{section}{v\+Task\+Resume}{\pageref{group__v_task_resume}}{}
\item \contentsline{section}{v\+Task\+Resume\+From\+I\+SR}{\pageref{group__v_task_resume_from_i_s_r}}{}
\item \contentsline{section}{v\+Task\+Start\+Scheduler}{\pageref{group__v_task_start_scheduler}}{}
\item \contentsline{section}{v\+Task\+End\+Scheduler}{\pageref{group__v_task_end_scheduler}}{}
\item \contentsline{section}{v\+Task\+Suspend\+All}{\pageref{group__v_task_suspend_all}}{}
\item \contentsline{section}{x\+Task\+Resume\+All}{\pageref{group__x_task_resume_all}}{}
\item \contentsline{section}{x\+Task\+Get\+Tick\+Count}{\pageref{group__x_task_get_tick_count}}{}
\item \contentsline{section}{x\+Task\+Get\+Tick\+Count\+From\+I\+SR}{\pageref{group__x_task_get_tick_count_from_i_s_r}}{}
\item \contentsline{section}{ux\+Task\+Get\+Number\+Of\+Tasks}{\pageref{group__ux_task_get_number_of_tasks}}{}
\item \contentsline{section}{pc\+Task\+Get\+Name}{\pageref{group__pc_task_get_name}}{}
\item \contentsline{section}{pc\+Task\+Get\+Handle}{\pageref{group__pc_task_get_handle}}{}
\item \contentsline{section}{v\+Task\+List}{\pageref{group__v_task_list}}{}
\item \contentsline{section}{v\+Task\+Get\+Run\+Time\+Stats}{\pageref{group__v_task_get_run_time_stats}}{}
\item \contentsline{section}{x\+Task\+Get\+Idle\+Run\+Time\+Counter}{\pageref{group__x_task_get_idle_run_time_counter}}{}
\item \contentsline{section}{x\+Task\+Notify}{\pageref{group__x_task_notify}}{}
\item \contentsline{section}{x\+Task\+Notify\+Wait}{\pageref{group__x_task_notify_wait}}{}
\item \contentsline{section}{x\+Task\+Notify\+Give}{\pageref{group__x_task_notify_give}}{}
\item \contentsline{section}{ul\+Task\+Notify\+Take}{\pageref{group__ul_task_notify_take}}{}
\item \contentsline{section}{x\+Task\+Notify\+State\+Clear}{\pageref{group__x_task_notify_state_clear}}{}
\item \contentsline{section}{Events module documentation}{\pageref{group___events__module}}{}
\item \contentsline{section}{main module documentation}{\pageref{group__main__module}}{}
\item \contentsline{section}{A\+D1 module documentation}{\pageref{group___a_d1__module}}{}
\item \contentsline{section}{Adc\+Ldd1 module documentation}{\pageref{group___adc_ldd1__module}}{}
\item \contentsline{section}{A\+S2 module documentation}{\pageref{group___a_s2__module}}{}
\item \contentsline{section}{A\+Serial\+Ldd1 module documentation}{\pageref{group___a_serial_ldd1__module}}{}
\item \contentsline{section}{Audio\+Amp module documentation}{\pageref{group___audio_amp__module}}{}
\item \contentsline{section}{Bit\+Io\+Ldd1 module documentation}{\pageref{group___bit_io_ldd1__module}}{}
\item \contentsline{section}{Bit\+Io\+Ldd2 module documentation}{\pageref{group___bit_io_ldd2__module}}{}
\item \contentsline{section}{Bit\+Io\+Ldd3 module documentation}{\pageref{group___bit_io_ldd3__module}}{}
\item \contentsline{section}{C\+I2\+C1 module documentation}{\pageref{group___c_i2_c1__module}}{}
\item \contentsline{section}{C\+L\+S1 module documentation}{\pageref{group___c_l_s1__module}}{}
\item \contentsline{section}{Cpu module documentation}{\pageref{group___cpu__module}}{}
\item \contentsline{section}{C\+S1 module documentation}{\pageref{group___c_s1__module}}{}
\item \contentsline{section}{D\+A1 module documentation}{\pageref{group___d_a1__module}}{}
\item \contentsline{section}{Dac\+Ldd1 module documentation}{\pageref{group___dac_ldd1__module}}{}
\item \contentsline{section}{Dac\+Ldd1\+\_\+\+D\+M\+A0 module documentation}{\pageref{group___dac_ldd1___d_m_a0__module}}{}
\item \contentsline{section}{D\+B\+G\+\_\+1 module documentation}{\pageref{group___d_b_g__1__module}}{}
\item \contentsline{section}{D\+B\+G\+\_\+2 module documentation}{\pageref{group___d_b_g__2__module}}{}
\item \contentsline{section}{D\+B\+G\+\_\+3 module documentation}{\pageref{group___d_b_g__3__module}}{}
\item \contentsline{section}{D\+B\+G\+\_\+4 module documentation}{\pageref{group___d_b_g__4__module}}{}
\item \contentsline{section}{D\+B\+G\+\_\+5 module documentation}{\pageref{group___d_b_g__5__module}}{}
\item \contentsline{section}{D\+B\+G\+\_\+6 module documentation}{\pageref{group___d_b_g__6__module}}{}
\item \contentsline{section}{D\+B\+G\+\_\+7 module documentation}{\pageref{group___d_b_g__7__module}}{}
\item \contentsline{section}{D\+M\+A1 module documentation}{\pageref{group___d_m_a1__module}}{}
\item \contentsline{section}{F\+A\+T1 module documentation}{\pageref{group___f_a_t1__module}}{}
\item \contentsline{section}{F\+R\+T\+O\+S1 module documentation}{\pageref{group___f_r_t_o_s1__module}}{}
\item \contentsline{section}{G\+I2\+C1 module documentation}{\pageref{group___g_i2_c1__module}}{}
\item \contentsline{section}{H\+B\+L\+ED module documentation}{\pageref{group___h_b_l_e_d__module}}{}
\item \contentsline{section}{L\+C\+D\+\_\+\+B\+L\+\_\+\+P\+WM module documentation}{\pageref{group___l_c_d___b_l___p_w_m__module}}{}
\item \contentsline{section}{L\+C\+D\+\_\+\+D\+\_\+\+NC module documentation}{\pageref{group___l_c_d___d___n_c__module}}{}
\item \contentsline{section}{L\+C\+D\+\_\+\+Data\+\_\+\+Bits module documentation}{\pageref{group___l_c_d___data___bits__module}}{}
\item \contentsline{section}{L\+C\+D\+\_\+\+N\+RD module documentation}{\pageref{group___l_c_d___n_r_d__module}}{}
\item \contentsline{section}{L\+C\+D\+\_\+\+N\+R\+ST module documentation}{\pageref{group___l_c_d___n_r_s_t__module}}{}
\item \contentsline{section}{L\+C\+D\+\_\+\+N\+WR module documentation}{\pageref{group___l_c_d___n_w_r__module}}{}
\item \contentsline{section}{L\+E\+DB module documentation}{\pageref{group___l_e_d_b__module}}{}
\item \contentsline{section}{L\+E\+DG module documentation}{\pageref{group___l_e_d_g__module}}{}
\item \contentsline{section}{L\+E\+Dpin1 module documentation}{\pageref{group___l_e_dpin1__module}}{}
\item \contentsline{section}{L\+E\+Dpin2 module documentation}{\pageref{group___l_e_dpin2__module}}{}
\item \contentsline{section}{L\+E\+Dpin3 module documentation}{\pageref{group___l_e_dpin3__module}}{}
\item \contentsline{section}{L\+E\+DR module documentation}{\pageref{group___l_e_d_r__module}}{}
\item \contentsline{section}{M\+C\+U\+C1 module documentation}{\pageref{group___m_c_u_c1__module}}{}
\item \contentsline{section}{M\+M\+A1 module documentation}{\pageref{group___m_m_a1__module}}{}
\item \contentsline{section}{P\+E\+\_\+\+Const module documentation}{\pageref{group___p_e___const__module}}{}
\item \contentsline{section}{P\+E\+\_\+\+Error module documentation}{\pageref{group___p_e___error__module}}{}
\item \contentsline{section}{P\+E\+\_\+\+L\+DD module documentation}{\pageref{group___p_e___l_d_d__module}}{}
\item \contentsline{section}{P\+E\+\_\+\+Types module documentation}{\pageref{group___p_e___types__module}}{}
\item \contentsline{section}{S\+D1 module documentation}{\pageref{group___s_d1__module}}{}
\item \contentsline{section}{S\+M2 module documentation}{\pageref{group___s_m2__module}}{}
\item \contentsline{section}{Tm\+Dt1 module documentation}{\pageref{group___tm_dt1__module}}{}
\item \contentsline{section}{T\+M\+O\+U\+T1 module documentation}{\pageref{group___t_m_o_u_t1__module}}{}
\item \contentsline{section}{T\+P\+M1\+\_\+0 module documentation}{\pageref{group___t_p_m1__0__module}}{}
\item \contentsline{section}{U\+T\+I\+L1 module documentation}{\pageref{group___u_t_i_l1__module}}{}
\item \contentsline{section}{Vectors module documentation}{\pageref{group___vectors__module}}{}
\item \contentsline{section}{W\+A\+I\+T1 module documentation}{\pageref{group___w_a_i_t1__module}}{}
\item \contentsline{section}{X\+F1 module documentation}{\pageref{group___x_f1__module}}{}
\item \contentsline{section}{Interrupt vector numbers}{\pageref{group___interrupt__vector__numbers}}{}
\item \contentsline{section}{Peripheral type defines}{\pageref{group___peripheral__defines}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+DC}{\pageref{group___a_d_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+DC -\/ Register accessor macros}{\pageref{group___a_d_c___register___accessor___macros}}{}
\item \contentsline{section}{A\+DC Register Masks}{\pageref{group___a_d_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{BP}{\pageref{group___b_p___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{BP -\/ Register accessor macros}{\pageref{group___b_p___register___accessor___macros}}{}
\item \contentsline{section}{BP Register Masks}{\pageref{group___b_p___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+MP}{\pageref{group___c_m_p___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+MP -\/ Register accessor macros}{\pageref{group___c_m_p___register___accessor___macros}}{}
\item \contentsline{section}{C\+MP Register Masks}{\pageref{group___c_m_p___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Core\+Debug}{\pageref{group___core_debug___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Core\+Debug -\/ Register accessor macros}{\pageref{group___core_debug___register___accessor___macros}}{}
\item \contentsline{section}{Core\+Debug Register Masks}{\pageref{group___core_debug___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+AC}{\pageref{group___d_a_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+AC -\/ Register accessor macros}{\pageref{group___d_a_c___register___accessor___macros}}{}
\item \contentsline{section}{D\+AC Register Masks}{\pageref{group___d_a_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+MA}{\pageref{group___d_m_a___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+MA -\/ Register accessor macros}{\pageref{group___d_m_a___register___accessor___macros}}{}
\item \contentsline{section}{D\+MA Register Masks}{\pageref{group___d_m_a___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+M\+UX}{\pageref{group___d_m_a_m_u_x___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+M\+UX -\/ Register accessor macros}{\pageref{group___d_m_a_m_u_x___register___accessor___macros}}{}
\item \contentsline{section}{D\+M\+A\+M\+UX Register Masks}{\pageref{group___d_m_a_m_u_x___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+WT}{\pageref{group___d_w_t___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+WT -\/ Register accessor macros}{\pageref{group___d_w_t___register___accessor___macros}}{}
\item \contentsline{section}{D\+WT Register Masks}{\pageref{group___d_w_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+G\+P\+IO}{\pageref{group___f_g_p_i_o___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+G\+P\+IO -\/ Register accessor macros}{\pageref{group___f_g_p_i_o___register___accessor___macros}}{}
\item \contentsline{section}{F\+G\+P\+IO Register Masks}{\pageref{group___f_g_p_i_o___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+T\+FA}{\pageref{group___f_t_f_a___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+T\+FA -\/ Register accessor macros}{\pageref{group___f_t_f_a___register___accessor___macros}}{}
\item \contentsline{section}{F\+T\+FA Register Masks}{\pageref{group___f_t_f_a___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO}{\pageref{group___g_p_i_o___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO -\/ Register accessor macros}{\pageref{group___g_p_i_o___register___accessor___macros}}{}
\item \contentsline{section}{G\+P\+IO Register Masks}{\pageref{group___g_p_i_o___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C}{\pageref{group___i2_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C -\/ Register accessor macros}{\pageref{group___i2_c___register___accessor___macros}}{}
\item \contentsline{section}{I2C Register Masks}{\pageref{group___i2_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{L\+L\+WU}{\pageref{group___l_l_w_u___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{L\+L\+WU -\/ Register accessor macros}{\pageref{group___l_l_w_u___register___accessor___macros}}{}
\item \contentsline{section}{L\+L\+WU Register Masks}{\pageref{group___l_l_w_u___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{L\+P\+T\+MR}{\pageref{group___l_p_t_m_r___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{L\+P\+T\+MR -\/ Register accessor macros}{\pageref{group___l_p_t_m_r___register___accessor___macros}}{}
\item \contentsline{section}{L\+P\+T\+MR Register Masks}{\pageref{group___l_p_t_m_r___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+CG}{\pageref{group___m_c_g___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+CG -\/ Register accessor macros}{\pageref{group___m_c_g___register___accessor___macros}}{}
\item \contentsline{section}{M\+CG Register Masks}{\pageref{group___m_c_g___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+CM}{\pageref{group___m_c_m___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+CM -\/ Register accessor macros}{\pageref{group___m_c_m___register___accessor___macros}}{}
\item \contentsline{section}{M\+CM Register Masks}{\pageref{group___m_c_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+TB}{\pageref{group___m_t_b___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+TB -\/ Register accessor macros}{\pageref{group___m_t_b___register___accessor___macros}}{}
\item \contentsline{section}{M\+TB Register Masks}{\pageref{group___m_t_b___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+T\+B\+D\+WT}{\pageref{group___m_t_b_d_w_t___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+T\+B\+D\+WT -\/ Register accessor macros}{\pageref{group___m_t_b_d_w_t___register___accessor___macros}}{}
\item \contentsline{section}{M\+T\+B\+D\+WT Register Masks}{\pageref{group___m_t_b_d_w_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{NV}{\pageref{group___n_v___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{NV -\/ Register accessor macros}{\pageref{group___n_v___register___accessor___macros}}{}
\item \contentsline{section}{NV Register Masks}{\pageref{group___n_v___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{N\+V\+IC}{\pageref{group___n_v_i_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{N\+V\+IC -\/ Register accessor macros}{\pageref{group___n_v_i_c___register___accessor___macros}}{}
\item \contentsline{section}{N\+V\+IC Register Masks}{\pageref{group___n_v_i_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{O\+SC}{\pageref{group___o_s_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{O\+SC -\/ Register accessor macros}{\pageref{group___o_s_c___register___accessor___macros}}{}
\item \contentsline{section}{O\+SC Register Masks}{\pageref{group___o_s_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+IT}{\pageref{group___p_i_t___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+IT -\/ Register accessor macros}{\pageref{group___p_i_t___register___accessor___macros}}{}
\item \contentsline{section}{P\+IT Register Masks}{\pageref{group___p_i_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+MC}{\pageref{group___p_m_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+MC -\/ Register accessor macros}{\pageref{group___p_m_c___register___accessor___macros}}{}
\item \contentsline{section}{P\+MC Register Masks}{\pageref{group___p_m_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+O\+RT}{\pageref{group___p_o_r_t___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+O\+RT -\/ Register accessor macros}{\pageref{group___p_o_r_t___register___accessor___macros}}{}
\item \contentsline{section}{P\+O\+RT Register Masks}{\pageref{group___p_o_r_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CM}{\pageref{group___r_c_m___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CM -\/ Register accessor macros}{\pageref{group___r_c_m___register___accessor___macros}}{}
\item \contentsline{section}{R\+CM Register Masks}{\pageref{group___r_c_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+OM}{\pageref{group___r_o_m___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+OM -\/ Register accessor macros}{\pageref{group___r_o_m___register___accessor___macros}}{}
\item \contentsline{section}{R\+OM Register Masks}{\pageref{group___r_o_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+TC}{\pageref{group___r_t_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+TC -\/ Register accessor macros}{\pageref{group___r_t_c___register___accessor___macros}}{}
\item \contentsline{section}{R\+TC Register Masks}{\pageref{group___r_t_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+CB}{\pageref{group___s_c_b___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+CB -\/ Register accessor macros}{\pageref{group___s_c_b___register___accessor___macros}}{}
\item \contentsline{section}{S\+CB Register Masks}{\pageref{group___s_c_b___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+IM}{\pageref{group___s_i_m___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+IM -\/ Register accessor macros}{\pageref{group___s_i_m___register___accessor___macros}}{}
\item \contentsline{section}{S\+IM Register Masks}{\pageref{group___s_i_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+MC}{\pageref{group___s_m_c___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+MC -\/ Register accessor macros}{\pageref{group___s_m_c___register___accessor___macros}}{}
\item \contentsline{section}{S\+MC Register Masks}{\pageref{group___s_m_c___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{S\+PI}{\pageref{group___s_p_i___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+PI -\/ Register accessor macros}{\pageref{group___s_p_i___register___accessor___macros}}{}
\item \contentsline{section}{S\+PI Register Masks}{\pageref{group___s_p_i___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Sys\+Tick}{\pageref{group___sys_tick___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Sys\+Tick -\/ Register accessor macros}{\pageref{group___sys_tick___register___accessor___macros}}{}
\item \contentsline{section}{Sys\+Tick Register Masks}{\pageref{group___sys_tick___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+PM}{\pageref{group___t_p_m___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+PM -\/ Register accessor macros}{\pageref{group___t_p_m___register___accessor___macros}}{}
\item \contentsline{section}{T\+PM Register Masks}{\pageref{group___t_p_m___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+SI}{\pageref{group___t_s_i___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+SI -\/ Register accessor macros}{\pageref{group___t_s_i___register___accessor___macros}}{}
\item \contentsline{section}{T\+SI Register Masks}{\pageref{group___t_s_i___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+A\+RT}{\pageref{group___u_a_r_t___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+A\+RT -\/ Register accessor macros}{\pageref{group___u_a_r_t___register___accessor___macros}}{}
\item \contentsline{section}{U\+A\+RT Register Masks}{\pageref{group___u_a_r_t___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+A\+R\+T0}{\pageref{group___u_a_r_t0___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+A\+R\+T0 -\/ Register accessor macros}{\pageref{group___u_a_r_t0___register___accessor___macros}}{}
\item \contentsline{section}{U\+A\+R\+T0 Register Masks}{\pageref{group___u_a_r_t0___register___masks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{U\+SB}{\pageref{group___u_s_b___peripheral}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{U\+SB -\/ Register accessor macros}{\pageref{group___u_s_b___register___accessor___macros}}{}
\item \contentsline{section}{U\+SB Register Masks}{\pageref{group___u_s_b___register___masks}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Backward Compatibility}{\pageref{group___backward___compatibility___symbols}}{}
\end{DoxyCompactList}
