TimeQuest Timing Analyzer report for FIRBU_AM
Fri Apr 12 13:25:06 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'EXT_USB_CLK'
 15. Slow 1200mV 85C Model Setup: 'EXT_CLK'
 16. Slow 1200mV 85C Model Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Setup: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'EXT_USB_CLK'
 20. Slow 1200mV 85C Model Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Hold: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Hold: 'EXT_CLK'
 26. Slow 1200mV 85C Model Recovery: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 30. Slow 1200mV 85C Model Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 85C Model Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Removal: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'EXT_USB_CLK'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'EXT_CLK'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Output Enable Times
 46. Minimum Output Enable Times
 47. Output Disable Times
 48. Minimum Output Disable Times
 49. Slow 1200mV 85C Model Metastability Report
 50. Slow 1200mV 0C Model Fmax Summary
 51. Slow 1200mV 0C Model Setup Summary
 52. Slow 1200mV 0C Model Hold Summary
 53. Slow 1200mV 0C Model Recovery Summary
 54. Slow 1200mV 0C Model Removal Summary
 55. Slow 1200mV 0C Model Minimum Pulse Width Summary
 56. Slow 1200mV 0C Model Setup: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 0C Model Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
 58. Slow 1200mV 0C Model Setup: 'EXT_USB_CLK'
 59. Slow 1200mV 0C Model Setup: 'EXT_CLK'
 60. Slow 1200mV 0C Model Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 62. Slow 1200mV 0C Model Setup: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Hold: 'EXT_USB_CLK'
 64. Slow 1200mV 0C Model Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
 65. Slow 1200mV 0C Model Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Hold: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Hold: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
 68. Slow 1200mV 0C Model Hold: 'EXT_CLK'
 69. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 70. Slow 1200mV 0C Model Recovery: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
 71. Slow 1200mV 0C Model Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
 72. Slow 1200mV 0C Model Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
 73. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 74. Slow 1200mV 0C Model Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
 75. Slow 1200mV 0C Model Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
 76. Slow 1200mV 0C Model Removal: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
 77. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'EXT_USB_CLK'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'EXT_CLK'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Output Enable Times
 90. Minimum Output Enable Times
 91. Output Disable Times
 92. Minimum Output Disable Times
 93. Slow 1200mV 0C Model Metastability Report
 94. Fast 1200mV 0C Model Setup Summary
 95. Fast 1200mV 0C Model Hold Summary
 96. Fast 1200mV 0C Model Recovery Summary
 97. Fast 1200mV 0C Model Removal Summary
 98. Fast 1200mV 0C Model Minimum Pulse Width Summary
 99. Fast 1200mV 0C Model Setup: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
100. Fast 1200mV 0C Model Setup: 'EXT_USB_CLK'
101. Fast 1200mV 0C Model Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
102. Fast 1200mV 0C Model Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
103. Fast 1200mV 0C Model Setup: 'EXT_CLK'
104. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
105. Fast 1200mV 0C Model Setup: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'
106. Fast 1200mV 0C Model Hold: 'EXT_USB_CLK'
107. Fast 1200mV 0C Model Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
108. Fast 1200mV 0C Model Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
109. Fast 1200mV 0C Model Hold: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
110. Fast 1200mV 0C Model Hold: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'
111. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
112. Fast 1200mV 0C Model Hold: 'EXT_CLK'
113. Fast 1200mV 0C Model Recovery: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
114. Fast 1200mV 0C Model Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
115. Fast 1200mV 0C Model Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
116. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
117. Fast 1200mV 0C Model Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
118. Fast 1200mV 0C Model Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
119. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
120. Fast 1200mV 0C Model Removal: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
121. Fast 1200mV 0C Model Minimum Pulse Width: 'EXT_USB_CLK'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'
123. Fast 1200mV 0C Model Minimum Pulse Width: 'EXT_CLK'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'
127. Fast 1200mV 0C Model Minimum Pulse Width: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'
128. Setup Times
129. Hold Times
130. Clock to Output Times
131. Minimum Clock to Output Times
132. Output Enable Times
133. Minimum Output Enable Times
134. Output Disable Times
135. Minimum Output Disable Times
136. Fast 1200mV 0C Model Metastability Report
137. Multicorner Timing Analysis Summary
138. Setup Times
139. Hold Times
140. Clock to Output Times
141. Minimum Clock to Output Times
142. Board Trace Model Assignments
143. Input Transition Times
144. Slow Corner Signal Integrity Metrics
145. Fast Corner Signal Integrity Metrics
146. Setup Transfers
147. Hold Transfers
148. Recovery Transfers
149. Removal Transfers
150. Report TCCS
151. Report RSKM
152. Unconstrained Paths
153. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; FIRBU_AM                                         ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C10E144C8                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.67        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  50.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; FIRBU_AM.sdc  ; OK     ; Fri Apr 12 13:24:50 2013 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period   ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------------------------+------------------------------------------------------------+
; altera_reserved_tck                                    ; Base      ; 100.000  ; 10.0 MHz  ; 0.000 ; 50.000   ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                          ; { altera_reserved_tck }                                    ;
; EXT_CLK                                                ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                          ; { EXT_CLK }                                                ;
; EXT_USB_CLK                                            ; Base      ; 16.666   ; 60.0 MHz  ; 0.000 ; 8.333    ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                          ; { EXT_USB_CLK }                                            ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 999.960  ; 1.0 MHz   ; 0.000 ; 499.980  ; 50.00      ; 60        ; 1           ;       ;        ;           ;            ; false    ; EXT_USB_CLK ; pllADCUnit|altpll_component|auto_generated|pll1|inclk[0] ; { pllADCUnit|altpll_component|auto_generated|pll1|clk[0] } ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 16.666   ; 60.0 MHz  ; 0.000 ; 8.333    ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; EXT_USB_CLK ; pllADCUnit|altpll_component|auto_generated|pll1|inclk[0] ; { pllADCUnit|altpll_component|auto_generated|pll1|clk[1] } ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 4000.000 ; 0.25 MHz  ; 0.000 ; 2000.000 ; 50.00      ; 200       ; 1           ;       ;        ;           ;            ; false    ; EXT_CLK     ; SDTiming|altpll_component|auto_generated|pll1|inclk[0]   ; { SDTiming|altpll_component|auto_generated|pll1|clk[0] }   ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; Generated ; 44.444   ; 22.5 MHz  ; 0.000 ; 22.222   ; 50.00      ; 20        ; 9           ;       ;        ;           ;            ; false    ; EXT_CLK     ; SDTiming|altpll_component|auto_generated|pll1|inclk[0]   ; { SDTiming|altpll_component|auto_generated|pll1|clk[1] }   ;
+--------------------------------------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                           ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 38.65 MHz  ; 38.65 MHz       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;      ;
; 38.76 MHz  ; 38.76 MHz       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;      ;
; 53.1 MHz   ; 53.1 MHz        ; altera_reserved_tck                                    ;      ;
; 72.82 MHz  ; 72.82 MHz       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 74.39 MHz  ; 74.39 MHz       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 131.65 MHz ; 131.65 MHz      ; EXT_CLK                                                ;      ;
; 149.34 MHz ; 149.34 MHz      ; EXT_USB_CLK                                            ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -4.775  ; -117.139      ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; -3.247  ; -347.964      ;
; EXT_USB_CLK                                            ; -2.847  ; -87.961       ;
; EXT_CLK                                                ; 12.404  ; 0.000         ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 14.881  ; 0.000         ;
; altera_reserved_tck                                    ; 40.583  ; 0.000         ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 494.609 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; EXT_USB_CLK                                            ; -1.943 ; -3.885        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; -1.449 ; -8.656        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; -1.289 ; -3.842        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.446  ; 0.000         ;
; altera_reserved_tck                                    ; 0.453  ; 0.000         ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.453  ; 0.000         ;
; EXT_CLK                                                ; 0.454  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                          ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -4.860 ; -183.913      ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; -0.236 ; -4.700        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 17.402 ; 0.000         ;
; altera_reserved_tck                                    ; 48.080 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                           ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; -0.450 ; -1.469        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; -0.294 ; -0.882        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 1.119  ; 0.000         ;
; altera_reserved_tck                                    ; 1.338  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+----------+---------------+
; Clock                                                  ; Slack    ; End Point TNS ;
+--------------------------------------------------------+----------+---------------+
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 7.725    ; 0.000         ;
; EXT_USB_CLK                                            ; 7.987    ; 0.000         ;
; EXT_CLK                                                ; 9.654    ; 0.000         ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 21.616   ; 0.000         ;
; altera_reserved_tck                                    ; 49.566   ; 0.000         ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.700  ; 0.000         ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 1999.352 ; 0.000         ;
+--------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                            ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -4.775 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.950     ; 2.767      ;
; -4.775 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.950     ; 2.767      ;
; -4.775 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.950     ; 2.767      ;
; -4.480 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.985     ; 2.437      ;
; -4.480 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.985     ; 2.437      ;
; -4.480 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.985     ; 2.437      ;
; -4.480 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.985     ; 2.437      ;
; -4.480 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.985     ; 2.437      ;
; -4.450 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.188     ; 4.205      ;
; -4.363 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.188     ; 4.118      ;
; -4.216 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.188     ; 3.971      ;
; -4.178 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.384     ; 1.737      ;
; -4.153 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.188     ; 3.908      ;
; -4.143 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.704      ;
; -4.138 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.699      ;
; -4.136 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.697      ;
; -4.134 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.695      ;
; -4.123 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.684      ;
; -4.122 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.683      ;
; -4.070 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.188     ; 3.825      ;
; -4.030 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.188     ; 3.785      ;
; -3.935 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.496      ;
; -3.888 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.240     ; 3.591      ;
; -3.712 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.916     ; 1.739      ;
; -3.709 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.916     ; 1.736      ;
; -3.647 ; RST                                                                                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.420     ; 3.216      ;
; -3.634 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.195      ;
; -3.633 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.194      ;
; 1.612  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.134     ; 6.588      ;
; 1.612  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.134     ; 6.588      ;
; 1.612  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.134     ; 6.588      ;
; 1.899  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.177     ; 6.258      ;
; 1.899  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.177     ; 6.258      ;
; 1.899  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.177     ; 6.258      ;
; 1.899  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.177     ; 6.258      ;
; 1.899  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.177     ; 6.258      ;
; 2.155  ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.494     ; 5.685      ;
; 2.653  ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.539     ; 5.142      ;
; 2.671  ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.539     ; 5.124      ;
; 2.800  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.343      ; 5.877      ;
; 2.800  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.343      ; 5.877      ;
; 2.800  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.343      ; 5.877      ;
; 2.801  ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.539     ; 4.994      ;
; 3.060  ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.494     ; 4.780      ;
; 3.081  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 4.698      ;
; 3.103  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.316      ; 5.547      ;
; 3.103  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.316      ; 5.547      ;
; 3.103  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.316      ; 5.547      ;
; 3.103  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.316      ; 5.547      ;
; 3.103  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.316      ; 5.547      ;
; 3.192  ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.494     ; 4.648      ;
; 3.192  ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 1.881      ; 7.070      ;
; 3.275  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 4.504      ;
; 3.302  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 4.477      ;
; 3.332  ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.494     ; 4.508      ;
; 3.340  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 4.439      ;
; 3.345  ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 1.881      ; 6.917      ;
; 3.393  ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.494     ; 4.447      ;
; 3.438  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 4.341      ;
; 3.470  ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                          ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 1.881      ; 6.792      ;
; 3.475  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 4.304      ;
; 3.516  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 4.263      ;
; 3.608  ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.494     ; 4.232      ;
; 3.672  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 4.107      ;
; 3.673  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[1]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -2.096     ; 2.565      ;
; 3.691  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[6]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -2.096     ; 2.547      ;
; 3.706  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[4]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -2.096     ; 2.532      ;
; 3.710  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 4.069      ;
; 3.723  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[5]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -2.095     ; 2.516      ;
; 3.737  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 4.042      ;
; 3.740  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[3]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -2.095     ; 2.499      ;
; 3.748  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[2]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -2.096     ; 2.490      ;
; 3.749  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.350     ; 4.282      ;
; 3.760  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.350     ; 4.271      ;
; 3.761  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[7]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -2.096     ; 2.477      ;
; 3.775  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 4.004      ;
; 3.797  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.982      ;
; 3.799  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.350     ; 4.232      ;
; 3.823  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.956      ;
; 3.850  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.350     ; 4.181      ;
; 3.851  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.297     ; 4.233      ;
; 3.868  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.350     ; 4.163      ;
; 3.873  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.906      ;
; 3.889  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.890      ;
; 3.910  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.869      ;
; 3.970  ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.494     ; 3.870      ;
; 3.991  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.788      ;
; 4.018  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.761      ;
; 4.056  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.723      ;
; 4.083  ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                         ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 1.881      ; 6.179      ;
; 4.107  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.672      ;
; 4.132  ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.494     ; 3.708      ;
; 4.154  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.625      ;
; 4.191  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.588      ;
; 4.191  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.588      ;
; 4.324  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.455      ;
; 4.388  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.391      ;
; 4.471  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.555     ; 3.308      ;
; 4.480  ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.539     ; 3.315      ;
; 4.534  ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.539     ; 3.261      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                         ;
+--------+-----------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                 ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[16]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[17]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[18]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[19]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[20]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[21]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[22]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[23]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[24]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[25]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[26]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[27]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[28]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[29]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[30]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -3.247 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[31]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.343     ; 3.065      ;
; -2.934 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[8]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.356     ; 2.739      ;
; -2.934 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[9]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.356     ; 2.739      ;
; -2.934 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[10]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.356     ; 2.739      ;
; -2.934 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[11]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.356     ; 2.739      ;
; -2.934 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[12]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.356     ; 2.739      ;
; -2.934 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[13]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.356     ; 2.739      ;
; -2.934 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[14]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.356     ; 2.739      ;
; -2.934 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[15]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.356     ; 2.739      ;
; -2.928 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[22]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.363     ; 2.726      ;
; -2.928 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[23]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.363     ; 2.726      ;
; -2.928 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[24]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.363     ; 2.726      ;
; -2.928 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[25]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.363     ; 2.726      ;
; -2.928 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[26]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.363     ; 2.726      ;
; -2.928 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[27]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.363     ; 2.726      ;
; -2.928 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[28]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.363     ; 2.726      ;
; -2.928 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[29]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.363     ; 2.726      ;
; -2.928 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[30]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.363     ; 2.726      ;
; -2.928 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[31]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.363     ; 2.726      ;
; -2.773 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[0]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.889     ; 3.045      ;
; -2.773 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[1]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.889     ; 3.045      ;
; -2.773 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[2]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.889     ; 3.045      ;
; -2.773 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[3]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.889     ; 3.045      ;
; -2.773 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[4]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.889     ; 3.045      ;
; -2.773 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[5]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.889     ; 3.045      ;
; -2.773 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[6]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.889     ; 3.045      ;
; -2.773 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[7]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.889     ; 3.045      ;
; -2.757 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[0]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.886     ; 3.032      ;
; -2.757 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[1]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.886     ; 3.032      ;
; -2.757 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[2]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.886     ; 3.032      ;
; -2.757 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[7]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.886     ; 3.032      ;
; -2.757 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[8]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.886     ; 3.032      ;
; -2.757 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[10]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.886     ; 3.032      ;
; -2.757 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[11]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.886     ; 3.032      ;
; -2.757 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[13]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.886     ; 3.032      ;
; -2.757 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[14]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.886     ; 3.032      ;
; -2.627 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[3]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.897     ; 2.891      ;
; -2.627 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[4]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.897     ; 2.891      ;
; -2.627 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[5]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.897     ; 2.891      ;
; -2.627 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[6]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.897     ; 2.891      ;
; -2.627 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[9]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.897     ; 2.891      ;
; -2.627 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[12]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.897     ; 2.891      ;
; -2.627 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[15]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.897     ; 2.891      ;
; -2.396 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[16]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.891     ; 2.666      ;
; -2.396 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[17]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.891     ; 2.666      ;
; -2.396 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[18]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.891     ; 2.666      ;
; -2.396 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[19]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.891     ; 2.666      ;
; -2.396 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[20]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.891     ; 2.666      ;
; -2.396 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[21]  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.891     ; 2.666      ;
; -2.374 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|COMPLT ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.359     ; 2.176      ;
; -2.206 ; RST       ; peripheralController:peripheralControllerUnit|stateBUT.muteAfterButAction                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.355     ; 2.012      ;
; -2.204 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[10]                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.376     ; 1.991      ;
; -2.202 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[11]                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.359     ; 2.006      ;
; -2.202 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[12]                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.359     ; 2.006      ;
; -2.202 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[13]                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.359     ; 2.006      ;
; -2.202 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[14]                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.359     ; 2.006      ;
; -2.202 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[15]                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.359     ; 2.006      ;
; -2.202 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[16]                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.359     ; 2.006      ;
; -2.202 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[17]                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.359     ; 2.006      ;
; -2.202 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[18]                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.359     ; 2.006      ;
; -2.202 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[19]                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.359     ; 2.006      ;
; -2.202 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[20]                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.359     ; 2.006      ;
; -2.106 ; RST       ; peripheralController:peripheralControllerUnit|stateBUT.initMute                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.356     ; 1.911      ;
; -2.106 ; RST       ; peripheralController:peripheralControllerUnit|stateBUT.waitButPush                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.356     ; 1.911      ;
; -1.839 ; RST       ; state.writeVolumeID13                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.438      ; 4.438      ;
; -1.829 ; RST       ; peripheralController:peripheralControllerUnit|counterSlowMode[1]                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.913     ; 2.079      ;
; -1.813 ; RST       ; state.writeVolumeID11                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.166      ; 4.140      ;
; -1.808 ; RST       ; peripheralController:peripheralControllerUnit|stateBUT.waitButPull                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.355     ; 1.614      ;
; -1.800 ; RST       ; peripheralController:peripheralControllerUnit|counterSlowMode[20]                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.907     ; 2.056      ;
; -1.800 ; RST       ; peripheralController:peripheralControllerUnit|counterSlowMode[21]                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.907     ; 2.056      ;
; -1.800 ; RST       ; peripheralController:peripheralControllerUnit|counterSlowMode[22]                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.907     ; 2.056      ;
; -1.753 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[1]                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.925     ; 1.991      ;
; -1.753 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[3]                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.925     ; 1.991      ;
; -1.753 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[4]                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.925     ; 1.991      ;
; -1.753 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[5]                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.925     ; 1.991      ;
; -1.753 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[6]                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.925     ; 1.991      ;
; -1.753 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[7]                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.925     ; 1.991      ;
; -1.753 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[8]                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.925     ; 1.991      ;
; -1.753 ; RST       ; peripheralController:peripheralControllerUnit|counterFastMode[9]                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.925     ; 1.991      ;
; -1.669 ; RST       ; state.writeBlockFileHeader                                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.523      ; 4.353      ;
; -1.661 ; RST       ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|COMPLT ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.356     ; 1.466      ;
; -1.624 ; RST       ; state.muteAfterWriteFAT1Tail                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.092     ; 3.693      ;
; -1.584 ; RST       ; peripheralController:peripheralControllerUnit|stateBUT.confirmButPull                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.356     ; 1.389      ;
; -1.578 ; RST       ; peripheralController:peripheralControllerUnit|stateBUT.confirmButPush                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.356     ; 1.383      ;
; -1.534 ; RST       ; state.writeVolumeID31                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.169      ; 3.864      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'EXT_USB_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                  ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -2.847 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.209      ; 3.039      ;
; -2.846 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.209      ; 3.038      ;
; -2.839 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.210      ; 3.032      ;
; -2.837 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.210      ; 3.030      ;
; -2.777 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.214      ; 2.974      ;
; -2.757 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.214      ; 2.954      ;
; -2.745 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.214      ; 2.942      ;
; -2.745 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.214      ; 2.942      ;
; -2.744 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.214      ; 2.941      ;
; -2.744 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.214      ; 2.941      ;
; -2.744 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.214      ; 2.941      ;
; -2.743 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.214      ; 2.940      ;
; -2.738 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.214      ; 2.935      ;
; -2.737 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.214      ; 2.934      ;
; -2.737 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.214      ; 2.934      ;
; -2.730 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.214      ; 2.927      ;
; -2.722 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.207      ; 2.912      ;
; -2.721 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.207      ; 2.911      ;
; -2.645 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                     ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.207      ; 2.835      ;
; -2.645 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                        ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.207      ; 2.835      ;
; -2.545 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.209      ; 2.737      ;
; -2.484 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.206      ; 2.673      ;
; -2.483 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.206      ; 2.672      ;
; -2.474 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.206      ; 2.663      ;
; -2.473 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.206      ; 2.662      ;
; -2.471 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.206      ; 2.660      ;
; -2.467 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.206      ; 2.656      ;
; -2.418 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.206      ; 2.607      ;
; -2.417 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.206      ; 2.606      ;
; -2.290 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.209      ; 2.482      ;
; -2.288 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.209      ; 2.480      ;
; -2.056 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.209      ; 2.248      ;
; -2.027 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                     ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.207      ; 2.217      ;
; -2.025 ; RST                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                        ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.207      ; 2.215      ;
; 5.769  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.163      ; 2.648      ;
; 5.915  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.165      ; 2.504      ;
; 5.925  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.164      ; 2.493      ;
; 5.926  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.164      ; 2.492      ;
; 5.947  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.165      ; 2.472      ;
; 5.958  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.165      ; 2.461      ;
; 5.959  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.165      ; 2.460      ;
; 5.972  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.165      ; 2.447      ;
; 5.982  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.164      ; 2.436      ;
; 6.133  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.715      ; 3.836      ;
; 6.286  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.146      ; 2.114      ;
; 6.337  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.147      ; 2.064      ;
; 6.357  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.715      ; 3.612      ;
; 6.371  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.715      ; 3.598      ;
; 6.389  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.126      ; 1.991      ;
; 6.398  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.715      ; 3.571      ;
; 6.463  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.126      ; 1.917      ;
; 6.467  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.127      ; 1.914      ;
; 6.476  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.126      ; 1.904      ;
; 6.502  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.715      ; 3.467      ;
; 6.549  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.153      ; 1.858      ;
; 6.558  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.715      ; 3.411      ;
; 6.713  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.715      ; 3.256      ;
; 6.751  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.715      ; 3.218      ;
; 6.947  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.715      ; 3.022      ;
; 6.977  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.690      ; 2.967      ;
; 7.182  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.690      ; 2.762      ;
; 7.201  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.690      ; 2.743      ;
; 7.242  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.690      ; 2.702      ;
; 7.345  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.690      ; 2.599      ;
; 7.382  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.690      ; 2.562      ;
; 7.557  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.690      ; 2.387      ;
; 7.595  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.690      ; 2.349      ;
; 7.791  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.690      ; 2.153      ;
; 7.874  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.716      ; 2.096      ;
; 7.875  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.716      ; 2.095      ;
; 7.959  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.690      ; 1.985      ;
; 8.119  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.716      ; 1.851      ;
; 8.126  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.715      ; 1.843      ;
; 8.149  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.716      ; 1.821      ;
; 8.161  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.715      ; 1.808      ;
; 8.189  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.710      ; 1.775      ;
; 8.228  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.713      ; 1.739      ;
; 8.280  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.714      ; 1.688      ;
; 8.281  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.714      ; 1.687      ;
; 8.327  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.714      ; 1.641      ;
; 8.341  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.715      ; 1.628      ;
; 8.452  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.690      ; 1.492      ;
; 8.474  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.714      ; 1.494      ;
; 8.476  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.711      ; 1.489      ;
; 8.519  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.714      ; 1.449      ;
; 8.522  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.714      ; 1.446      ;
; 9.416  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 6.106      ; 4.944      ;
; 9.417  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 6.106      ; 4.943      ;
; 9.970  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.080     ; 6.617      ;
; 10.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.056     ; 6.548      ;
; 10.064 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.056     ; 6.547      ;
; 10.067 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.056     ; 6.544      ;
; 10.069 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.056     ; 6.542      ;
; 10.069 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.080     ; 6.518      ;
; 10.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.056     ; 6.541      ;
; 10.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.056     ; 6.499      ;
; 10.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.056     ; 6.498      ;
; 10.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.106     ; 6.447      ;
; 10.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.106     ; 6.439      ;
; 10.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.107     ; 6.400      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'EXT_CLK'                                                                         ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 12.404 ; RSTcounter[13] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 7.241      ;
; 12.465 ; RSTcounter[10] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 7.180      ;
; 12.491 ; RSTcounter[7]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 7.154      ;
; 12.538 ; RSTcounter[14] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 7.107      ;
; 12.700 ; RSTcounter[8]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 6.945      ;
; 12.837 ; RSTcounter[9]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 6.808      ;
; 12.881 ; RSTcounter[11] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 6.764      ;
; 12.910 ; RSTcounter[12] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 6.735      ;
; 13.182 ; RSTcounter[15] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 6.463      ;
; 13.610 ; RSTcounter[18] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 6.035      ;
; 13.620 ; RSTcounter[22] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 6.025      ;
; 13.740 ; RSTcounter[3]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 5.905      ;
; 13.819 ; RSTcounter[16] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 5.826      ;
; 13.899 ; RSTcounter[21] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 5.746      ;
; 13.943 ; RSTcounter[4]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 5.702      ;
; 13.986 ; RSTcounter[17] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 5.659      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.005 ; RSTcounter[13] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.916      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.066 ; RSTcounter[10] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.855      ;
; 14.069 ; RSTcounter[20] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 5.576      ;
; 14.081 ; RSTcounter[2]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 5.564      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.092 ; RSTcounter[7]  ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.829      ;
; 14.116 ; RSTcounter[27] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 5.529      ;
; 14.135 ; RSTcounter[6]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 5.510      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.139 ; RSTcounter[14] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.782      ;
; 14.166 ; RSTcounter[13] ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.755      ;
; 14.227 ; RSTcounter[10] ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.694      ;
; 14.234 ; RSTcounter[19] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.356     ; 5.411      ;
; 14.253 ; RSTcounter[7]  ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.668      ;
; 14.300 ; RSTcounter[14] ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.621      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
; 14.301 ; RSTcounter[8]  ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.080     ; 5.620      ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                             ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.881 ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|i[3] ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -2.188     ; 5.184      ;
; 14.947 ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|i[1] ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -2.188     ; 5.118      ;
; 15.069 ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|i[2] ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -2.188     ; 4.996      ;
; 15.217 ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|i[0] ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -2.188     ; 4.848      ;
; 15.237 ; peripheralController:peripheralControllerUnit|state.pullDownOE   ; state.writeBufStream                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.606      ; 3.896      ;
; 15.241 ; peripheralController:peripheralControllerUnit|state.pullDownOE   ; state.shutingDownAfterStopRec                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.606      ; 3.892      ;
; 15.242 ; peripheralController:peripheralControllerUnit|state.pullDownOE   ; state.waitRECbegin                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.606      ; 3.891      ;
; 15.350 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[0]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.395     ; 6.508      ;
; 15.350 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[1]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.395     ; 6.508      ;
; 15.356 ; peripheralController:peripheralControllerUnit|state.pullDownRD   ; state.writeBufStream                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.606      ; 3.777      ;
; 15.357 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|COMPLT                        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -1.853     ; 5.043      ;
; 15.360 ; peripheralController:peripheralControllerUnit|state.pullDownRD   ; state.shutingDownAfterStopRec                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.606      ; 3.773      ;
; 15.361 ; peripheralController:peripheralControllerUnit|state.pullDownRD   ; state.waitRECbegin                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.606      ; 3.772      ;
; 15.361 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[0]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.395     ; 6.497      ;
; 15.361 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[1]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.395     ; 6.497      ;
; 15.380 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[3]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.477      ;
; 15.380 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[4]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.477      ;
; 15.380 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[5]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.477      ;
; 15.380 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[7]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.477      ;
; 15.380 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[6]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.477      ;
; 15.380 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[8]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.477      ;
; 15.380 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[9]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.477      ;
; 15.380 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[11]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.477      ;
; 15.380 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[10]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.477      ;
; 15.380 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[14]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.477      ;
; 15.380 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[13]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.477      ;
; 15.380 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[12]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.477      ;
; 15.391 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[3]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.466      ;
; 15.391 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[4]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.466      ;
; 15.391 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[5]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.466      ;
; 15.391 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[7]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.466      ;
; 15.391 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[6]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.466      ;
; 15.391 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[8]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.466      ;
; 15.391 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[9]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.466      ;
; 15.391 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[11]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.466      ;
; 15.391 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[10]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.466      ;
; 15.391 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[14]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.466      ;
; 15.391 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[13]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.466      ;
; 15.391 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[12]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.466      ;
; 15.428 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[20]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.428      ;
; 15.428 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[21]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.428      ;
; 15.428 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[23]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.428      ;
; 15.428 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[22]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.428      ;
; 15.428 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[15]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.428      ;
; 15.428 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[18]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.428      ;
; 15.428 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[19]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.428      ;
; 15.428 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[16]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.428      ;
; 15.428 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[17]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.428      ;
; 15.428 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[26]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.428      ;
; 15.428 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[24]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.428      ;
; 15.428 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[25]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.428      ;
; 15.439 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[20]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.417      ;
; 15.439 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[21]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.417      ;
; 15.439 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[23]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.417      ;
; 15.439 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[22]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.417      ;
; 15.439 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[15]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.417      ;
; 15.439 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[18]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.417      ;
; 15.439 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[19]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.417      ;
; 15.439 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[16]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.417      ;
; 15.439 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[17]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.417      ;
; 15.439 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[26]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.417      ;
; 15.439 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[24]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.417      ;
; 15.439 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[25]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.397     ; 6.417      ;
; 15.460 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[2]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.397      ;
; 15.465 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[2]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.396     ; 6.392      ;
; 15.472 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|COMPLT                        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -1.853     ; 4.928      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[7]  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[8]  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[9]  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[10] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[12] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[13] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[14] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[15] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[16] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[17] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[18] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[21] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[22] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[24] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.477 ; fileSystemServer:fileSystemServerUnit|counter[8]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[25] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.406      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[7]  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[8]  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[9]  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[10] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[12] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[13] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[14] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[15] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[16] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[17] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[18] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[21] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[22] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[24] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.482 ; fileSystemServer:fileSystemServerUnit|counter[4]                 ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[25] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.370     ; 6.401      ;
; 15.515 ; fileSystemServer:fileSystemServerUnit|counter[1]                 ; fileSystemServer:fileSystemServerUnit|COMPLT                        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -1.853     ; 4.885      ;
; 15.515 ; fileSystemServer:fileSystemServerUnit|counter[12]                ; fileSystemServer:fileSystemServerUnit|COMPLT                        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -1.853     ; 4.885      ;
; 15.526 ; fileSystemServer:fileSystemServerUnit|counter[10]                ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[0]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.395     ; 6.332      ;
; 15.526 ; fileSystemServer:fileSystemServerUnit|counter[10]                ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[1]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.395     ; 6.332      ;
+--------+------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 9.505      ;
; 40.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 9.353      ;
; 40.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 9.101      ;
; 41.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 8.978      ;
; 42.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 7.390      ;
; 42.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 7.318      ;
; 42.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 7.232      ;
; 42.877 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 7.219      ;
; 42.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 7.175      ;
; 42.972 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 7.114      ;
; 43.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 7.016      ;
; 43.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 7.001      ;
; 43.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 6.878      ;
; 43.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 6.831      ;
; 43.925 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 6.159      ;
; 44.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 5.167      ;
; 45.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 4.207      ;
; 46.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 4.037      ;
; 46.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.821      ;
; 46.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 3.812      ;
; 46.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.779      ;
; 46.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 3.489      ;
; 46.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.284      ;
; 48.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 1.330      ;
; 93.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.804      ;
; 93.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.780      ;
; 93.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.777      ;
; 93.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.770      ;
; 93.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.634      ;
; 93.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.611      ;
; 93.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.610      ;
; 93.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.607      ;
; 93.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.600      ;
; 93.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.587      ;
; 93.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.584      ;
; 93.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.582      ;
; 93.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.581      ;
; 93.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.581      ;
; 93.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.580      ;
; 93.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.577      ;
; 93.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.570      ;
; 93.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.569      ;
; 93.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.566      ;
; 93.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.565      ;
; 93.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.564      ;
; 93.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.562      ;
; 93.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.482      ;
; 93.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.482      ;
; 93.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.482      ;
; 93.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.482      ;
; 93.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.482      ;
; 93.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.482      ;
; 93.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.482      ;
; 93.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.482      ;
; 93.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.482      ;
; 93.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.482      ;
; 93.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.412      ;
; 93.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.411      ;
; 93.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.411      ;
; 93.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.410      ;
; 93.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.400      ;
; 93.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.399      ;
; 93.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.389      ;
; 93.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.396      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.388      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.388      ;
; 93.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.395      ;
; 93.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.387      ;
; 93.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.394      ;
; 93.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.392      ;
; 93.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.377      ;
; 93.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.376      ;
; 93.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.373      ;
; 93.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.372      ;
; 93.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.371      ;
; 93.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.369      ;
; 93.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.359      ;
; 93.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.335      ;
; 93.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.332      ;
; 93.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.325      ;
; 93.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.309      ;
; 93.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.309      ;
; 93.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.309      ;
; 93.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.309      ;
; 93.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.309      ;
; 93.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.309      ;
; 93.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.309      ;
; 93.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.309      ;
; 93.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.309      ;
; 93.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.309      ;
; 93.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.166      ;
; 93.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.166      ;
; 93.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.166      ;
; 93.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.166      ;
; 93.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.166      ;
; 93.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.166      ;
; 93.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.166      ;
; 93.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.166      ;
; 93.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.166      ;
; 93.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.166      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+---------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 494.609 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[0]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 5.301      ;
; 494.609 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[1]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 5.301      ;
; 494.609 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[2]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 5.301      ;
; 494.609 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[3]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 5.301      ;
; 494.609 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[4]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 5.301      ;
; 494.609 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[5]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 5.301      ;
; 494.609 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[6]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 5.301      ;
; 494.847 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|AVG1[7]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.057     ; 5.077      ;
; 494.847 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|AVG1[5]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.057     ; 5.077      ;
; 494.847 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|AVG1[3]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.057     ; 5.077      ;
; 494.847 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|AVG1[0]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.057     ; 5.077      ;
; 494.852 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[176] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.060      ;
; 494.852 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[192] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.060      ;
; 494.852 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[178] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.060      ;
; 494.852 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[194] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.060      ;
; 494.852 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[179] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.060      ;
; 494.852 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[195] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.060      ;
; 494.852 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[180] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.060      ;
; 494.852 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[196] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.060      ;
; 494.852 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[197] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.060      ;
; 494.852 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[182] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.060      ;
; 494.852 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[198] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.060      ;
; 494.852 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[183] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.060      ;
; 494.852 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[199] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.060      ;
; 494.853 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[160] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.059      ;
; 494.853 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[146] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.059      ;
; 494.853 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[162] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.059      ;
; 494.853 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[163] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.059      ;
; 494.853 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[164] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.059      ;
; 494.853 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[165] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.059      ;
; 494.853 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[181] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.059      ;
; 494.853 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[166] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.059      ;
; 494.853 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[167] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 5.059      ;
; 494.991 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|AVG1[7]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.057     ; 4.933      ;
; 494.991 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|AVG1[5]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.057     ; 4.933      ;
; 494.991 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|AVG1[3]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.057     ; 4.933      ;
; 494.991 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|AVG1[0]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.057     ; 4.933      ;
; 494.996 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[176] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.916      ;
; 494.996 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[192] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.916      ;
; 494.996 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[178] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.916      ;
; 494.996 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[194] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.916      ;
; 494.996 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[179] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.916      ;
; 494.996 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[195] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.916      ;
; 494.996 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[180] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.916      ;
; 494.996 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[196] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.916      ;
; 494.996 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[197] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.916      ;
; 494.996 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[182] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.916      ;
; 494.996 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[198] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.916      ;
; 494.996 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[183] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.916      ;
; 494.996 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[199] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.916      ;
; 494.997 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[160] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.915      ;
; 494.997 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[146] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.915      ;
; 494.997 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[162] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.915      ;
; 494.997 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[163] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.915      ;
; 494.997 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[164] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.915      ;
; 494.997 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[165] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.915      ;
; 494.997 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[181] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.915      ;
; 494.997 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[166] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.915      ;
; 494.997 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[167] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.069     ; 4.915      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[64]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[96]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[112] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[65]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[113] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[114] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[115] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[116] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[69]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[101] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[117] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[70]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[118] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[134] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[71]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.034 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[119] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.877      ;
; 495.063 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[0]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 4.847      ;
; 495.063 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[1]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 4.847      ;
; 495.063 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[2]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 4.847      ;
; 495.063 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[3]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 4.847      ;
; 495.063 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[4]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 4.847      ;
; 495.063 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[5]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 4.847      ;
; 495.063 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[6]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 4.847      ;
; 495.065 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[32]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.846      ;
; 495.065 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[33]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.846      ;
; 495.065 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[34]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.846      ;
; 495.065 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[68]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.846      ;
; 495.065 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[37]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.846      ;
; 495.065 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[38]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.846      ;
; 495.068 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[80]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.843      ;
; 495.068 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[81]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.843      ;
; 495.068 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[97]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.843      ;
; 495.068 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[66]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.843      ;
; 495.068 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[98]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.843      ;
; 495.068 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[67]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.843      ;
; 495.068 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[99]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.843      ;
; 495.068 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[84]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.843      ;
; 495.068 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[100] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.843      ;
; 495.068 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[85]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.843      ;
; 495.068 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[86]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.843      ;
; 495.068 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[102] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.070     ; 4.843      ;
+---------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'EXT_USB_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -1.943 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                                                                                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 6.448      ; 4.787      ;
; -1.942 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 6.448      ; 4.788      ;
; -0.629 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                                                                                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 2.688      ; 2.341      ;
; -0.628 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 2.688      ; 2.342      ;
; -0.483 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                                                                                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 2.688      ; 2.487      ;
; -0.482 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 2.688      ; 2.488      ;
; 0.336  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.476      ; 1.066      ;
; 0.390  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.481      ; 1.125      ;
; 0.403  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.481      ; 1.138      ;
; 0.406  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.477      ; 1.137      ;
; 0.407  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.477      ; 1.138      ;
; 0.409  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.476      ; 1.139      ;
; 0.414  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.481      ; 1.149      ;
; 0.414  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.483      ; 1.151      ;
; 0.414  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.485      ; 1.153      ;
; 0.414  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.483      ; 1.151      ;
; 0.414  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.481      ; 1.149      ;
; 0.415  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.482      ; 1.151      ;
; 0.415  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.476      ; 1.145      ;
; 0.416  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.484      ; 1.154      ;
; 0.418  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.484      ; 1.156      ;
; 0.420  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.483      ; 1.157      ;
; 0.420  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.477      ; 1.151      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.477      ; 1.152      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.483      ; 1.166      ;
; 0.431  ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                                                                                                                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 2.689      ; 3.402      ;
; 0.432  ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 2.689      ; 3.403      ;
; 0.434  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.485      ; 1.173      ;
; 0.435  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.481      ; 1.170      ;
; 0.436  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.483      ; 1.173      ;
; 0.439  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.477      ; 1.170      ;
; 0.450  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.476      ; 1.180      ;
; 0.452  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.081      ; 0.746      ;
; 0.455  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.477      ; 1.186      ;
; 0.459  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.483      ; 1.196      ;
; 0.460  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.477      ; 1.191      ;
; 0.464  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.475      ; 1.193      ;
; 0.466  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.477      ; 1.197      ;
; 0.471  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.481      ; 1.206      ;
; 0.472  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.477      ; 1.203      ;
; 0.474  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.476      ; 1.204      ;
; 0.481  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.481      ; 1.216      ;
; 0.482  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.083      ; 0.777      ;
; 0.483  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.777      ;
; 0.483  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.477      ; 1.214      ;
; 0.485  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.081      ; 0.778      ;
; 0.485  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.081      ; 0.778      ;
; 0.485  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.779      ;
; 0.485  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.475      ; 1.214      ;
; 0.486  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.477      ; 1.217      ;
; 0.489  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.477      ; 1.220      ;
; 0.498  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.792      ;
; 0.498  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.083      ; 0.793      ;
; 0.498  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.083      ; 0.793      ;
; 0.499  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.793      ;
; 0.499  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.083      ; 0.794      ;
; 0.499  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.083      ; 0.794      ;
; 0.499  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.793      ;
; 0.499  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.793      ;
; 0.499  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.793      ;
; 0.499  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.083      ; 0.794      ;
; 0.499  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.083      ; 0.794      ;
; 0.499  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.083      ; 0.794      ;
; 0.499  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.793      ;
; 0.499  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.083      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.083      ; 0.795      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.083      ; 0.795      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.477      ; 1.231      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.081      ; 0.793      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                       ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.449 ; peripheralController:peripheralControllerUnit|state.changeRECStatus                       ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 2.671      ;
; -1.424 ; peripheralController:peripheralControllerUnit|state.changeRECStatus                       ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 2.696      ;
; -1.423 ; peripheralController:peripheralControllerUnit|state.changeRECStatus                       ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 2.697      ;
; -1.339 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                         ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 2.781      ;
; -1.314 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                         ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 2.806      ;
; -1.313 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                         ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 2.807      ;
; -0.890 ; peripheralController:peripheralControllerUnit|state.checkMess                             ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 3.230      ;
; -0.865 ; peripheralController:peripheralControllerUnit|state.checkMess                             ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 3.255      ;
; -0.864 ; peripheralController:peripheralControllerUnit|state.checkMess                             ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 3.256      ;
; -0.690 ; peripheralController:peripheralControllerUnit|state.pullDownRD                            ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 3.430      ;
; -0.688 ; peripheralController:peripheralControllerUnit|state.pullDownRD                            ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 3.432      ;
; -0.687 ; peripheralController:peripheralControllerUnit|state.pullDownRD                            ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 3.433      ;
; -0.556 ; peripheralController:peripheralControllerUnit|state.pullDownOE                            ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 3.564      ;
; -0.554 ; peripheralController:peripheralControllerUnit|state.pullDownOE                            ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 3.566      ;
; -0.553 ; peripheralController:peripheralControllerUnit|state.pullDownOE                            ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.748      ; 3.567      ;
; -0.182 ; RST                                                                                       ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[4]                        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.006      ; 3.132      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[16]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[17]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[18]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[19]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[20]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[21]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[22]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[23]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[24]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[25]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[26]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[27]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[28]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[29]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[30]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.144 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[31]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.997      ; 3.161      ;
; -0.045 ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[2]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.270      ;
; -0.045 ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[3]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.270      ;
; -0.045 ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[0]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.270      ;
; -0.045 ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[130] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.270      ;
; -0.045 ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[129] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.270      ;
; -0.045 ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[131] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.270      ;
; -0.045 ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[128] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.270      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[16]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[17]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[18]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[19]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[20]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[21]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[22]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[23]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[24]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[25]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[26]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[27]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[28]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[29]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[30]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.044 ; RST                                                                                       ; muteCounter:muteBetweenAllocationStatesUnit|i[31]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.268      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[16]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[17]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[18]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[19]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[20]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[21]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[22]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[23]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[24]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[25]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[26]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[27]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[28]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[29]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[30]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.042 ; RST                                                                                       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[31]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.999      ; 3.265      ;
; -0.034 ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|respBegin              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.006      ; 3.280      ;
; -0.034 ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|enaCRC                 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.006      ; 3.280      ;
; -0.034 ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[7]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.006      ; 3.280      ;
; -0.034 ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[8]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.006      ; 3.280      ;
; -0.031 ; RST                                                                                       ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|ERROR                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.284      ;
; -0.008 ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[1]          ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[1]              ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.552      ; 0.746      ;
; -0.008 ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[1]                  ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[1]                      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.552      ; 0.746      ;
; 0.000  ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[23]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.008      ; 3.316      ;
; 0.000  ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[20]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.008      ; 3.316      ;
; 0.000  ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[17]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.008      ; 3.316      ;
; 0.000  ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[19]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.008      ; 3.316      ;
; 0.000  ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[21]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.008      ; 3.316      ;
; 0.000  ; RST                                                                                       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[47]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.008      ; 3.316      ;
; 0.004  ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[0]          ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[0]              ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.552      ; 0.758      ;
; 0.004  ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[0]                  ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[0]                      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.552      ; 0.758      ;
; 0.009  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[23] ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[23]     ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.535      ; 0.746      ;
; 0.009  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[2]  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[2]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.535      ; 0.746      ;
; 0.009  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[1]  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[1]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.535      ; 0.746      ;
; 0.009  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[8]  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[8]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.535      ; 0.746      ;
; 0.009  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[7]  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[7]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.535      ; 0.746      ;
; 0.009  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[3]  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[3]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.535      ; 0.746      ;
; 0.009  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[4]  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[4]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.535      ; 0.746      ;
; 0.009  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[5]  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[5]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.535      ; 0.746      ;
; 0.009  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[6]  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[6]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.535      ; 0.746      ;
; 0.009  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[31] ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[31]     ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.535      ; 0.746      ;
; 0.009  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[28] ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[28]     ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.535      ; 0.746      ;
; 0.009  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[20] ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[20]     ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.535      ; 0.746      ;
; 0.009  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[18] ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[18]     ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.535      ; 0.746      ;
; 0.009  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[17] ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[17]     ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.535      ; 0.746      ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                       ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.289 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 2.671      ;
; -1.264 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 2.696      ;
; -1.263 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 2.697      ;
; -1.179 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 2.781      ;
; -1.154 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 2.806      ;
; -1.153 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 2.807      ;
; -0.730 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 3.230      ;
; -0.705 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 3.255      ;
; -0.704 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 3.256      ;
; -0.530 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 3.430      ;
; -0.528 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 3.432      ;
; -0.527 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 3.433      ;
; -0.396 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 3.564      ;
; -0.394 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 3.566      ;
; -0.393 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.588      ; 3.567      ;
; -0.026 ; RST                                                                 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[4]                        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.846      ; 3.132      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[16]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[17]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[18]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[19]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[20]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[21]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[22]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[23]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[24]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[25]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[26]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[27]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[28]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[29]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[30]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.012  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[31]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.837      ; 3.161      ;
; 0.111  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[2]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.270      ;
; 0.111  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[3]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.270      ;
; 0.111  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[0]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.270      ;
; 0.111  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[130] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.270      ;
; 0.111  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[129] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.270      ;
; 0.111  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[131] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.270      ;
; 0.111  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[128] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.270      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[16]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[17]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[18]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[19]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[20]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[21]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[22]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[23]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[24]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[25]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[26]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[27]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[28]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[29]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[30]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.112  ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[31]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.268      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[16]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[17]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[18]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[19]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[20]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[21]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[22]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[23]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[24]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[25]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[26]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[27]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[28]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[29]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[30]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.114  ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[31]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.839      ; 3.265      ;
; 0.122  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|respBegin              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.846      ; 3.280      ;
; 0.122  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|enaCRC                 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.846      ; 3.280      ;
; 0.122  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[7]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.846      ; 3.280      ;
; 0.122  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[8]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.846      ; 3.280      ;
; 0.125  ; RST                                                                 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|ERROR                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.284      ;
; 0.156  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[23]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.848      ; 3.316      ;
; 0.156  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[20]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.848      ; 3.316      ;
; 0.156  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[17]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.848      ; 3.316      ;
; 0.156  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[19]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.848      ; 3.316      ;
; 0.156  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[21]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.848      ; 3.316      ;
; 0.156  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[47]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.848      ; 3.316      ;
; 0.184  ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|enaCRC                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.343      ;
; 0.185  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|enaCRC                    ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.344      ;
; 0.185  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[8]      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.344      ;
; 0.185  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[41]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.344      ;
; 0.185  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[46]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.344      ;
; 0.185  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[43]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.344      ;
; 0.185  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[42]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.344      ;
; 0.185  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[44]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.344      ;
; 0.185  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[45]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.344      ;
; 0.192  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[1]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.850      ; 3.354      ;
; 0.192  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[4]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.850      ; 3.354      ;
; 0.192  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[132] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.850      ; 3.354      ;
; 0.192  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[135] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.850      ; 3.354      ;
; 0.192  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[134] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.850      ; 3.354      ;
; 0.192  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[133] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.850      ; 3.354      ;
; 0.192  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[5]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.850      ; 3.354      ;
; 0.192  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[6]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.850      ; 3.354      ;
; 0.211  ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|respBegin                 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.370      ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.446 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.758      ;
; 0.453 ; peripheralController:peripheralControllerUnit|state.waitUSB                                      ; peripheralController:peripheralControllerUnit|state.waitUSB                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.497 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0] ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.758      ;
; 0.693 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.005      ;
; 0.712 ; peripheralController:peripheralControllerUnit|state.prepareMess                                  ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.005      ;
; 0.755 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.067      ;
; 0.762 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.074      ;
; 0.762 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.074      ;
; 0.763 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.075      ;
; 0.771 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.083      ;
; 0.781 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.093      ;
; 0.797 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7] ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.058      ;
; 0.802 ; peripheralController:peripheralControllerUnit|state.waitUSB                                      ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.095      ;
; 0.804 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                   ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.097      ;
; 0.817 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.110      ;
; 0.903 ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 1.687      ;
; 0.943 ; peripheralController:peripheralControllerUnit|state.checkMess                                    ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.236      ;
; 0.955 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.267      ;
; 0.962 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.274      ;
; 0.996 ; peripheralController:peripheralControllerUnit|state.waitTXE                                      ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.387     ; 0.821      ;
; 1.067 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.360      ;
; 1.078 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                             ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.371      ;
; 1.094 ; peripheralController:peripheralControllerUnit|state.waitTXE                                      ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.406      ;
; 1.113 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.425      ;
; 1.116 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.428      ;
; 1.116 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.428      ;
; 1.122 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.434      ;
; 1.123 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.435      ;
; 1.124 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.436      ;
; 1.124 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.436      ;
; 1.132 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.444      ;
; 1.133 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.445      ;
; 1.133 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.445      ;
; 1.197 ; peripheralController:peripheralControllerUnit|state.pullDownOE                                   ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.490      ;
; 1.213 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.506      ;
; 1.247 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.559      ;
; 1.253 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.565      ;
; 1.256 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.568      ;
; 1.262 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.574      ;
; 1.263 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.575      ;
; 1.264 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.576      ;
; 1.264 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.576      ;
; 1.272 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.584      ;
; 1.273 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.585      ;
; 1.310 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.622      ;
; 1.316 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.628      ;
; 1.340 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.633      ;
; 1.387 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.699      ;
; 1.393 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.705      ;
; 1.395 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.707      ;
; 1.400 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.712      ;
; 1.402 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.714      ;
; 1.403 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.715      ;
; 1.404 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.716      ;
; 1.410 ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                               ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.703      ;
; 1.413 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.725      ;
; 1.454 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.747      ;
; 1.456 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.768      ;
; 1.460 ; peripheralController:peripheralControllerUnit|state.prepareMess                                  ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.568      ; 2.240      ;
; 1.470 ; peripheralController:peripheralControllerUnit|state.prepareMess                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.568      ; 2.250      ;
; 1.531 ; peripheralController:peripheralControllerUnit|state.checkMess1                                   ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 2.315      ;
; 1.533 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.845      ;
; 1.540 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.852      ;
; 1.544 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.856      ;
; 1.596 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.908      ;
; 1.620 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.913      ;
; 1.638 ; RST                                                                                              ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 2.160      ;
; 1.667 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.960      ;
; 1.674 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.568      ; 2.454      ;
; 1.677 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.568      ; 2.457      ;
; 1.680 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.992      ;
; 1.801 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.094      ;
; 1.806 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.099      ;
; 1.807 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 2.108      ;
; 1.815 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.108      ;
; 1.849 ; peripheralController:peripheralControllerUnit|state.prepareMess                                  ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.142      ;
; 1.880 ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                  ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.379     ; 1.713      ;
; 1.896 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 2.680      ;
; 1.899 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 2.683      ;
; 1.924 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.217      ;
; 1.938 ; peripheralController:peripheralControllerUnit|state.checkMess                                    ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 2.722      ;
; 1.941 ; peripheralController:peripheralControllerUnit|state.checkMess                                    ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 2.725      ;
; 1.947 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.240      ;
; 2.014 ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                               ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.307      ;
; 2.066 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.359      ;
; 2.075 ; peripheralController:peripheralControllerUnit|state.waitUSB                                      ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 2.859      ;
; 2.079 ; peripheralController:peripheralControllerUnit|state.waitUSB                                      ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 2.863      ;
; 2.081 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.374      ;
; 2.113 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                   ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 2.897      ;
; 2.116 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                   ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 2.900      ;
; 2.162 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.455      ;
; 2.170 ; peripheralController:peripheralControllerUnit|state.pullDownOE                                   ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 2.954      ;
; 2.173 ; peripheralController:peripheralControllerUnit|state.pullDownOE                                   ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 2.957      ;
; 2.173 ; RST                                                                                              ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 2.907      ;
; 2.189 ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                  ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.501      ;
; 2.192 ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.504      ;
; 2.200 ; RST                                                                                              ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 2.934      ;
; 2.203 ; RST                                                                                              ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 2.937      ;
; 2.207 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                             ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.500      ;
; 2.210 ; peripheralController:peripheralControllerUnit|state.prepareMess                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 2.511      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.779      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.787      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.803      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.804      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.804      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.805      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.806      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.806      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.453 ; movingAverage:movingAverageUnit|muteCountersTimer[0] ; movingAverage:movingAverageUnit|muteCountersTimer[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; movingAverage:movingAverageUnit|muteCountersTimer[1] ; movingAverage:movingAverageUnit|muteCountersTimer[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.455 ; movingAverage:movingAverageUnit|counter[1]           ; movingAverage:movingAverageUnit|counter[1]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; movingAverage:movingAverageUnit|counter[2]           ; movingAverage:movingAverageUnit|counter[2]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; movingAverage:movingAverageUnit|counter[0]           ; movingAverage:movingAverageUnit|counter[0]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.492 ; movingAverage:movingAverageUnit|muteCountersTimer[1] ; movingAverage:movingAverageUnit|muteCountersTimer[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.502 ; movingAverage:movingAverageUnit|sum1[4]              ; movingAverage:movingAverageUnit|AVG1[0]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; movingAverage:movingAverageUnit|sum2[6]              ; movingAverage:movingAverageUnit|AVG2[2]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; movingAverage:movingAverageUnit|sum2[9]              ; movingAverage:movingAverageUnit|AVG2[5]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.505 ; movingAverage:movingAverageUnit|sum2[11]             ; movingAverage:movingAverageUnit|AVG2[7]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.797      ;
; 0.508 ; movingAverage:movingAverageUnit|initialReg1[132]     ; movingAverage:movingAverageUnit|initialReg1[148]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; movingAverage:movingAverageUnit|initialReg2[197]     ; movingAverage:movingAverageUnit|initialReg2[213]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.800      ;
; 0.509 ; movingAverage:movingAverageUnit|initialReg1[131]     ; movingAverage:movingAverageUnit|initialReg1[147]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; movingAverage:movingAverageUnit|initialReg2[128]     ; movingAverage:movingAverageUnit|initialReg2[144]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; movingAverage:movingAverageUnit|initialReg1[35]      ; movingAverage:movingAverageUnit|initialReg1[51]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; movingAverage:movingAverageUnit|initialReg1[101]     ; movingAverage:movingAverageUnit|initialReg1[117]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; movingAverage:movingAverageUnit|initialReg1[135]     ; movingAverage:movingAverageUnit|initialReg1[151]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; movingAverage:movingAverageUnit|initialReg2[35]      ; movingAverage:movingAverageUnit|initialReg2[51]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; movingAverage:movingAverageUnit|muteCountersTimer[1] ; movingAverage:movingAverageUnit|ENA_COUNTER          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; movingAverage:movingAverageUnit|initialReg1[193]     ; movingAverage:movingAverageUnit|initialReg1[209]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.804      ;
; 0.526 ; movingAverage:movingAverageUnit|initialReg1[176]     ; movingAverage:movingAverageUnit|initialReg1[192]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.526 ; movingAverage:movingAverageUnit|initialReg1[165]     ; movingAverage:movingAverageUnit|initialReg1[181]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.526 ; movingAverage:movingAverageUnit|initialReg2[167]     ; movingAverage:movingAverageUnit|initialReg2[183]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.528 ; movingAverage:movingAverageUnit|initialReg1[133]     ; movingAverage:movingAverageUnit|initialReg1[149]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.529 ; movingAverage:movingAverageUnit|initialReg1[161]     ; movingAverage:movingAverageUnit|initialReg1[177]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.529 ; movingAverage:movingAverageUnit|initialReg1[146]     ; movingAverage:movingAverageUnit|initialReg1[162]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.530 ; movingAverage:movingAverageUnit|initialReg1[145]     ; movingAverage:movingAverageUnit|initialReg1[161]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.559 ; movingAverage:movingAverageUnit|counter[0]           ; movingAverage:movingAverageUnit|counter[1]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.850      ;
; 0.562 ; movingAverage:movingAverageUnit|counter[0]           ; movingAverage:movingAverageUnit|counter[2]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.853      ;
; 0.686 ; movingAverage:movingAverageUnit|initialReg1[37]      ; movingAverage:movingAverageUnit|initialReg1[53]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.979      ;
; 0.686 ; movingAverage:movingAverageUnit|sum2[4]              ; movingAverage:movingAverageUnit|AVG2[0]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.979      ;
; 0.690 ; movingAverage:movingAverageUnit|initialReg1[148]     ; movingAverage:movingAverageUnit|initialReg1[164]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.983      ;
; 0.693 ; movingAverage:movingAverageUnit|initialReg2[160]     ; movingAverage:movingAverageUnit|initialReg2[176]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.986      ;
; 0.694 ; movingAverage:movingAverageUnit|initialReg2[132]     ; movingAverage:movingAverageUnit|initialReg2[148]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.987      ;
; 0.696 ; movingAverage:movingAverageUnit|initialReg1[166]     ; movingAverage:movingAverageUnit|initialReg1[182]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.988      ;
; 0.698 ; movingAverage:movingAverageUnit|initialReg1[160]     ; movingAverage:movingAverageUnit|initialReg1[176]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.990      ;
; 0.698 ; movingAverage:movingAverageUnit|initialReg1[99]      ; movingAverage:movingAverageUnit|initialReg1[115]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.990      ;
; 0.698 ; movingAverage:movingAverageUnit|initialReg1[100]     ; movingAverage:movingAverageUnit|initialReg1[116]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.990      ;
; 0.698 ; movingAverage:movingAverageUnit|initialReg2[34]      ; movingAverage:movingAverageUnit|initialReg2[50]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.990      ;
; 0.699 ; movingAverage:movingAverageUnit|initialReg1[103]     ; movingAverage:movingAverageUnit|initialReg1[119]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; movingAverage:movingAverageUnit|initialReg2[81]      ; movingAverage:movingAverageUnit|initialReg2[97]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; movingAverage:movingAverageUnit|sum2[8]              ; movingAverage:movingAverageUnit|AVG2[4]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; movingAverage:movingAverageUnit|sum1[11]             ; movingAverage:movingAverageUnit|AVG1[7]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; movingAverage:movingAverageUnit|sum1[9]              ; movingAverage:movingAverageUnit|AVG1[5]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; movingAverage:movingAverageUnit|sum1[7]              ; movingAverage:movingAverageUnit|AVG1[3]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.705 ; movingAverage:movingAverageUnit|initialReg1[130]     ; movingAverage:movingAverageUnit|initialReg1[146]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.705 ; movingAverage:movingAverageUnit|initialReg2[113]     ; movingAverage:movingAverageUnit|initialReg2[129]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.705 ; movingAverage:movingAverageUnit|initialReg2[53]      ; movingAverage:movingAverageUnit|initialReg2[69]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.997      ;
; 0.705 ; movingAverage:movingAverageUnit|initialReg2[151]     ; movingAverage:movingAverageUnit|initialReg2[167]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.706 ; movingAverage:movingAverageUnit|initialReg1[128]     ; movingAverage:movingAverageUnit|initialReg1[144]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; movingAverage:movingAverageUnit|initialReg2[146]     ; movingAverage:movingAverageUnit|initialReg2[162]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; movingAverage:movingAverageUnit|initialReg2[213]     ; movingAverage:movingAverageUnit|initialReg2[229]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.998      ;
; 0.707 ; movingAverage:movingAverageUnit|initialReg1[4]       ; movingAverage:movingAverageUnit|initialReg1[20]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.999      ;
; 0.707 ; movingAverage:movingAverageUnit|initialReg2[226]     ; movingAverage:movingAverageUnit|initialReg2[242]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; movingAverage:movingAverageUnit|initialReg2[179]     ; movingAverage:movingAverageUnit|initialReg2[195]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.708 ; movingAverage:movingAverageUnit|initialReg1[2]       ; movingAverage:movingAverageUnit|initialReg1[18]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.000      ;
; 0.708 ; movingAverage:movingAverageUnit|initialReg1[3]       ; movingAverage:movingAverageUnit|initialReg1[19]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.000      ;
; 0.708 ; movingAverage:movingAverageUnit|initialReg1[36]      ; movingAverage:movingAverageUnit|initialReg1[52]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.708 ; movingAverage:movingAverageUnit|initialReg1[180]     ; movingAverage:movingAverageUnit|initialReg1[196]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.000      ;
; 0.708 ; movingAverage:movingAverageUnit|initialReg1[228]     ; movingAverage:movingAverageUnit|initialReg1[244]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.000      ;
; 0.708 ; movingAverage:movingAverageUnit|initialReg1[87]      ; movingAverage:movingAverageUnit|initialReg1[103]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.000      ;
; 0.708 ; movingAverage:movingAverageUnit|initialReg2[32]      ; movingAverage:movingAverageUnit|initialReg2[48]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.000      ;
; 0.708 ; movingAverage:movingAverageUnit|initialReg2[115]     ; movingAverage:movingAverageUnit|initialReg2[131]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.708 ; movingAverage:movingAverageUnit|initialReg2[20]      ; movingAverage:movingAverageUnit|initialReg2[36]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.708 ; movingAverage:movingAverageUnit|initialReg2[228]     ; movingAverage:movingAverageUnit|initialReg2[244]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.708 ; movingAverage:movingAverageUnit|initialReg2[230]     ; movingAverage:movingAverageUnit|initialReg2[246]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.708 ; movingAverage:movingAverageUnit|initialReg2[135]     ; movingAverage:movingAverageUnit|initialReg2[151]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.709 ; movingAverage:movingAverageUnit|initialReg1[17]      ; movingAverage:movingAverageUnit|initialReg1[33]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.002      ;
; 0.709 ; movingAverage:movingAverageUnit|initialReg1[118]     ; movingAverage:movingAverageUnit|initialReg1[134]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.001      ;
; 0.709 ; movingAverage:movingAverageUnit|initialReg2[3]       ; movingAverage:movingAverageUnit|initialReg2[19]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.001      ;
; 0.709 ; movingAverage:movingAverageUnit|initialReg2[86]      ; movingAverage:movingAverageUnit|initialReg2[102]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.001      ;
; 0.710 ; movingAverage:movingAverageUnit|initialReg1[179]     ; movingAverage:movingAverageUnit|initialReg1[195]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.002      ;
; 0.710 ; movingAverage:movingAverageUnit|initialReg2[2]       ; movingAverage:movingAverageUnit|initialReg2[18]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.002      ;
; 0.710 ; movingAverage:movingAverageUnit|initialReg2[4]       ; movingAverage:movingAverageUnit|initialReg2[20]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.002      ;
; 0.714 ; movingAverage:movingAverageUnit|initialReg1[65]      ; movingAverage:movingAverageUnit|initialReg1[81]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.006      ;
; 0.718 ; movingAverage:movingAverageUnit|initialReg2[208]     ; movingAverage:movingAverageUnit|initialReg2[224]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.010      ;
; 0.719 ; movingAverage:movingAverageUnit|initialReg1[32]      ; movingAverage:movingAverageUnit|initialReg1[48]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.012      ;
; 0.719 ; movingAverage:movingAverageUnit|initialReg1[163]     ; movingAverage:movingAverageUnit|initialReg1[179]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.011      ;
; 0.719 ; movingAverage:movingAverageUnit|initialReg1[164]     ; movingAverage:movingAverageUnit|initialReg1[180]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.011      ;
; 0.719 ; movingAverage:movingAverageUnit|initialReg2[165]     ; movingAverage:movingAverageUnit|initialReg2[181]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.012      ;
; 0.719 ; movingAverage:movingAverageUnit|initialReg2[38]      ; movingAverage:movingAverageUnit|initialReg2[54]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.011      ;
; 0.721 ; movingAverage:movingAverageUnit|initialReg2[37]      ; movingAverage:movingAverageUnit|initialReg2[53]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.013      ;
; 0.722 ; movingAverage:movingAverageUnit|initialReg1[33]      ; movingAverage:movingAverageUnit|initialReg1[49]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.015      ;
; 0.722 ; movingAverage:movingAverageUnit|initialReg2[131]     ; movingAverage:movingAverageUnit|initialReg2[147]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.015      ;
; 0.723 ; movingAverage:movingAverageUnit|initialReg2[101]     ; movingAverage:movingAverageUnit|initialReg2[117]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.016      ;
; 0.723 ; movingAverage:movingAverageUnit|initialReg2[133]     ; movingAverage:movingAverageUnit|initialReg2[149]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.016      ;
; 0.724 ; movingAverage:movingAverageUnit|initialReg1[208]     ; movingAverage:movingAverageUnit|initialReg1[224]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; movingAverage:movingAverageUnit|initialReg1[211]     ; movingAverage:movingAverageUnit|initialReg1[227]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; movingAverage:movingAverageUnit|initialReg2[33]      ; movingAverage:movingAverageUnit|initialReg2[49]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; movingAverage:movingAverageUnit|initialReg2[209]     ; movingAverage:movingAverageUnit|initialReg2[225]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; movingAverage:movingAverageUnit|initialReg2[98]      ; movingAverage:movingAverageUnit|initialReg2[114]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; movingAverage:movingAverageUnit|initialReg2[147]     ; movingAverage:movingAverageUnit|initialReg2[163]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; movingAverage:movingAverageUnit|initialReg1[96]      ; movingAverage:movingAverageUnit|initialReg1[112]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.725 ; movingAverage:movingAverageUnit|initialReg1[183]     ; movingAverage:movingAverageUnit|initialReg1[199]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.726 ; movingAverage:movingAverageUnit|initialReg1[84]      ; movingAverage:movingAverageUnit|initialReg1[100]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; movingAverage:movingAverageUnit|initialReg2[97]      ; movingAverage:movingAverageUnit|initialReg2[113]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.019      ;
; 0.727 ; movingAverage:movingAverageUnit|initialReg1[38]      ; movingAverage:movingAverageUnit|initialReg1[54]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.020      ;
; 0.729 ; movingAverage:movingAverageUnit|initialReg2[129]     ; movingAverage:movingAverageUnit|initialReg2[145]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.022      ;
; 0.732 ; movingAverage:movingAverageUnit|initialReg1[134]     ; movingAverage:movingAverageUnit|initialReg1[150]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.025      ;
; 0.732 ; movingAverage:movingAverageUnit|initialReg1[214]     ; movingAverage:movingAverageUnit|initialReg1[230]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.024      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'EXT_CLK'                                                                         ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; RSTcounter[0]  ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 0.746      ;
; 0.761 ; RSTcounter[2]  ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; RSTcounter[6]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; RSTcounter[16] ; RSTcounter[16] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; RSTcounter[3]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; RSTcounter[4]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; RSTcounter[11] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; RSTcounter[12] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; RSTcounter[13] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; RSTcounter[14] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; RSTcounter[15] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; RSTcounter[18] ; RSTcounter[18] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; RSTcounter[22] ; RSTcounter[22] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; RSTcounter[5]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; RSTcounter[8]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; RSTcounter[10] ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; RSTcounter[20] ; RSTcounter[20] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; RSTcounter[27] ; RSTcounter[27] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; RSTcounter[28] ; RSTcounter[28] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; RSTcounter[29] ; RSTcounter[29] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; RSTcounter[30] ; RSTcounter[30] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; RSTcounter[19] ; RSTcounter[19] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; RSTcounter[17] ; RSTcounter[17] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; RSTcounter[21] ; RSTcounter[21] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; RSTcounter[24] ; RSTcounter[24] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; RSTcounter[26] ; RSTcounter[26] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; RSTcounter[7]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; RSTcounter[9]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; RSTcounter[31] ; RSTcounter[31] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; RSTcounter[23] ; RSTcounter[23] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; RSTcounter[25] ; RSTcounter[25] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.058      ;
; 0.781 ; RSTcounter[1]  ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.073      ;
; 0.986 ; RSTcounter[0]  ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.278      ;
; 1.115 ; RSTcounter[2]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.407      ;
; 1.115 ; RSTcounter[16] ; RSTcounter[17] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.407      ;
; 1.116 ; RSTcounter[12] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; RSTcounter[14] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; RSTcounter[4]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; RSTcounter[18] ; RSTcounter[19] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; RSTcounter[6]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; RSTcounter[10] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; RSTcounter[28] ; RSTcounter[29] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; RSTcounter[20] ; RSTcounter[21] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; RSTcounter[8]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; RSTcounter[30] ; RSTcounter[31] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; RSTcounter[22] ; RSTcounter[23] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; RSTcounter[26] ; RSTcounter[27] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; RSTcounter[24] ; RSTcounter[25] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.410      ;
; 1.123 ; RSTcounter[15] ; RSTcounter[16] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.415      ;
; 1.123 ; RSTcounter[3]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.415      ;
; 1.123 ; RSTcounter[11] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.415      ;
; 1.123 ; RSTcounter[13] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.415      ;
; 1.124 ; RSTcounter[5]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.416      ;
; 1.124 ; RSTcounter[1]  ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.416      ;
; 1.124 ; RSTcounter[19] ; RSTcounter[20] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.416      ;
; 1.124 ; RSTcounter[27] ; RSTcounter[28] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.416      ;
; 1.124 ; RSTcounter[29] ; RSTcounter[30] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.416      ;
; 1.125 ; RSTcounter[21] ; RSTcounter[22] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; RSTcounter[17] ; RSTcounter[18] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; RSTcounter[7]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; RSTcounter[9]  ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; RSTcounter[23] ; RSTcounter[24] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; RSTcounter[25] ; RSTcounter[26] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.419      ;
; 1.132 ; RSTcounter[15] ; RSTcounter[17] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.424      ;
; 1.132 ; RSTcounter[11] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.424      ;
; 1.132 ; RSTcounter[13] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.424      ;
; 1.132 ; RSTcounter[3]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.424      ;
; 1.133 ; RSTcounter[1]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; RSTcounter[5]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; RSTcounter[27] ; RSTcounter[29] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; RSTcounter[19] ; RSTcounter[21] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; RSTcounter[29] ; RSTcounter[31] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; RSTcounter[17] ; RSTcounter[19] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; RSTcounter[21] ; RSTcounter[23] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; RSTcounter[9]  ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; RSTcounter[7]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; RSTcounter[25] ; RSTcounter[27] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; RSTcounter[23] ; RSTcounter[25] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.428      ;
; 1.246 ; RSTcounter[2]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.538      ;
; 1.246 ; RSTcounter[16] ; RSTcounter[18] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.538      ;
; 1.247 ; RSTcounter[14] ; RSTcounter[16] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.539      ;
; 1.247 ; RSTcounter[12] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.539      ;
; 1.247 ; RSTcounter[4]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.539      ;
; 1.247 ; RSTcounter[18] ; RSTcounter[20] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.539      ;
; 1.247 ; RSTcounter[6]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.539      ;
; 1.248 ; RSTcounter[10] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; RSTcounter[28] ; RSTcounter[30] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; RSTcounter[20] ; RSTcounter[22] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; RSTcounter[8]  ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; RSTcounter[22] ; RSTcounter[24] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; RSTcounter[26] ; RSTcounter[28] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; RSTcounter[24] ; RSTcounter[26] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.541      ;
; 1.255 ; RSTcounter[2]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.547      ;
; 1.255 ; RSTcounter[16] ; RSTcounter[19] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.547      ;
; 1.256 ; RSTcounter[14] ; RSTcounter[17] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; RSTcounter[12] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; RSTcounter[4]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; RSTcounter[18] ; RSTcounter[21] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; RSTcounter[6]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; RSTcounter[10] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.080      ; 1.549      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                            ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -4.860 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.927     ; 2.875      ;
; -4.860 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.927     ; 2.875      ;
; -4.860 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.927     ; 2.875      ;
; -4.860 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.927     ; 2.875      ;
; -4.860 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.927     ; 2.875      ;
; -4.860 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.927     ; 2.875      ;
; -4.860 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.927     ; 2.875      ;
; -4.860 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.927     ; 2.875      ;
; -4.860 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.927     ; 2.875      ;
; -4.788 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 2.349      ;
; -4.788 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 2.349      ;
; -4.788 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 2.349      ;
; -4.788 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 2.349      ;
; -4.775 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 2.336      ;
; -4.775 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 2.336      ;
; -4.697 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.384     ; 2.256      ;
; -4.697 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.384     ; 2.256      ;
; -4.229 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.916     ; 2.256      ;
; -4.229 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.916     ; 2.256      ;
; -4.222 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.783      ;
; -4.222 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitUSB                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.783      ;
; -4.222 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.783      ;
; -4.222 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.783      ;
; -4.222 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.783      ;
; -4.222 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.783      ;
; -4.222 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.783      ;
; -4.222 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.382     ; 1.783      ;
; -3.675 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.188     ; 3.430      ;
; -3.600 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.427     ; 3.030      ;
; -3.600 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.427     ; 3.030      ;
; -3.600 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.427     ; 3.030      ;
; -3.600 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.427     ; 3.030      ;
; -3.600 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.427     ; 3.030      ;
; -3.600 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.427     ; 3.030      ;
; -3.600 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.427     ; 3.030      ;
; -3.600 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.427     ; 3.030      ;
; -3.552 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.188     ; 3.307      ;
; -3.552 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.188     ; 3.307      ;
; -3.552 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.188     ; 3.307      ;
; -3.552 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.188     ; 3.307      ;
; -3.552 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.188     ; 3.307      ;
; -3.525 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.420     ; 3.094      ;
; -3.365 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.240     ; 3.068      ;
; -2.718 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.457      ; 3.118      ;
; 2.552  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.156      ;
; 2.552  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.156      ;
; 2.552  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.156      ;
; 2.552  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.156      ;
; 2.552  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.156      ;
; 2.552  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.156      ;
; 2.552  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.156      ;
; 2.552  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.156      ;
; 2.552  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.156      ;
; 2.705  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.003      ;
; 2.705  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.003      ;
; 2.705  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.003      ;
; 2.705  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.003      ;
; 2.705  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.003      ;
; 2.705  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.003      ;
; 2.705  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.003      ;
; 2.705  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.003      ;
; 2.705  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.374      ; 6.003      ;
; 12.093 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.113      ; 6.687      ;
; 12.246 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.113      ; 6.534      ;
; 13.026 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.758      ; 6.399      ;
; 13.179 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.758      ; 6.246      ;
; 14.466 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.113      ; 4.314      ;
; 14.466 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.113      ; 4.314      ;
; 14.466 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.113      ; 4.314      ;
; 14.466 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.113      ; 4.314      ;
; 14.466 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.113      ; 4.314      ;
; 14.600 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.061      ; 4.128      ;
; 14.619 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.113      ; 4.161      ;
; 14.619 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.113      ; 4.161      ;
; 14.619 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.113      ; 4.161      ;
; 14.619 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.113      ; 4.161      ;
; 14.619 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.113      ; 4.161      ;
; 14.753 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.061      ; 3.975      ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -0.236 ; RST       ; state.initMute                                                                                                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.166      ; 2.563      ;
; -0.236 ; RST       ; state.muteAfterWrittingVolumeID11                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.166      ; 2.563      ;
; -0.236 ; RST       ; state.muteAfterWrittingVolumeID12                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.166      ; 2.563      ;
; -0.236 ; RST       ; state.muteAfterInit                                                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.166      ; 2.563      ;
; -0.236 ; RST       ; state.muteAfterWrittingVolumeID21                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.166      ; 2.563      ;
; -0.236 ; RST       ; state.initCard                                                                                                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.166      ; 2.563      ;
; -0.236 ; RST       ; state.writeVolumeID11                                                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.166      ; 2.563      ;
; -0.228 ; RST       ; commandManager:commandManagerUnit|state.waitAction                                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.168      ; 2.557      ;
; -0.226 ; RST       ; state.muteAfterWrittingVolumeID31                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.092     ; 2.295      ;
; -0.226 ; RST       ; state.muteAfterWrittingVolumeID13                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.092     ; 2.295      ;
; -0.226 ; RST       ; state.muteAfterWrittingFAT1BufStream                                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.092     ; 2.295      ;
; -0.226 ; RST       ; state.muteAfterWrittingVolumeID22                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.092     ; 2.295      ;
; -0.226 ; RST       ; state.muteAfterWriteFAT2Tail                                                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.092     ; 2.295      ;
; -0.226 ; RST       ; state.muteAfterWriteFAT1Tail                                                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.092     ; 2.295      ;
; -0.226 ; RST       ; state.muteAfterWrittingVolumeID23                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.092     ; 2.295      ;
; -0.220 ; RST       ; state.writeVolumeID31                                                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.169      ; 2.550      ;
; -0.214 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.714      ; 3.089      ;
; -0.177 ; RST       ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.483      ; 2.821      ;
; -0.136 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17WaitResp                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.524      ; 2.821      ;
; -0.110 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.510      ; 2.781      ;
; -0.110 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55RespCheck                                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.510      ; 2.781      ;
; -0.110 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17RespCheck                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.510      ; 2.781      ;
; -0.110 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12RespCheck                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.510      ; 2.781      ;
; -0.051 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.139      ; 4.266      ;
; 0.005  ; RST       ; state.writeFAT2Tail                                                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.462      ; 2.618      ;
; 0.005  ; RST       ; state.writeFAT1Tail                                                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.462      ; 2.618      ;
; 0.016  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.216      ; 4.276      ;
; 0.024  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.146      ; 4.330      ;
; 0.028  ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[3]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.505      ; 3.553      ;
; 0.028  ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[2]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.505      ; 3.553      ;
; 0.028  ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[1]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.505      ; 3.553      ;
; 0.028  ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[0]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.505      ; 3.553      ;
; 0.029  ; RST       ; commandManager:commandManagerUnit|state.idleCMD41WaitResp                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.163      ; 2.295      ;
; 0.038  ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24Begin                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.392      ; 2.515      ;
; 0.038  ; RST       ; commandManager:commandManagerUnit|state.idleCMD8Mute                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.392      ; 2.515      ;
; 0.038  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCheckComplt                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.837      ; 2.960      ;
; 0.038  ; RST       ; commandManager:commandManagerUnit|state.idleCMD8Begin                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.392      ; 2.515      ;
; 0.042  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.234      ; 4.268      ;
; 0.045  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25WaitResp                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.739      ; 2.855      ;
; 0.057  ; RST       ; commandManager:commandManagerUnit|state.identCMD3RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.846      ; 2.950      ;
; 0.057  ; RST       ; commandManager:commandManagerUnit|state.idleCMD41RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.846      ; 2.950      ;
; 0.057  ; RST       ; commandManager:commandManagerUnit|state.idleCMD55RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.846      ; 2.950      ;
; 0.057  ; RST       ; commandManager:commandManagerUnit|state.idleCMD8RespCheck                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.846      ; 2.950      ;
; 0.088  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Mute                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.450      ; 2.523      ;
; 0.088  ; RST       ; commandManager:commandManagerUnit|state.idleCMD0Mute                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.450      ; 2.523      ;
; 0.088  ; RST       ; commandManager:commandManagerUnit|state.idleCMD0Begin                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.450      ; 2.523      ;
; 0.088  ; RST       ; commandManager:commandManagerUnit|state.unavaliable                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.450      ; 2.523      ;
; 0.089  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufStatus                                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.865      ; 2.937      ;
; 0.089  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufStatus                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.865      ; 2.937      ;
; 0.089  ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteWaitStatus                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.865      ; 2.937      ;
; 0.089  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitStatus                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.865      ; 2.937      ;
; 0.091  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.223      ; 4.340      ;
; 0.100  ; RST       ; state.writeBufStreamFAT1                                                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.484      ; 2.545      ;
; 0.100  ; RST       ; state.writeBufStreamFAT2                                                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.484      ; 2.545      ;
; 0.100  ; RST       ; state.muteAfterWrittingFAT2BufStream                                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.484      ; 2.545      ;
; 0.103  ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.512      ; 3.617      ;
; 0.104  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.236      ; 4.208      ;
; 0.117  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.241      ; 4.332      ;
; 0.120  ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7RespCheck                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.767      ; 2.808      ;
; 0.120  ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24RespCheck                                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.767      ; 2.808      ;
; 0.120  ; RST       ; commandManager:commandManagerUnit|state.transfrCMD6RespCheck                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.767      ; 2.808      ;
; 0.120  ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16RespCheck                                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.767      ; 2.808      ;
; 0.121  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufFull                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.894      ; 2.934      ;
; 0.121  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufFull                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.894      ; 2.934      ;
; 0.123  ; RST       ; commandManager:commandManagerUnit|state.readyCMD2Begin                                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.831      ; 2.869      ;
; 0.123  ; RST       ; commandManager:commandManagerUnit|state.readyCMD2WaitResp                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.831      ; 2.869      ;
; 0.137  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25Mute                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.499      ; 2.523      ;
; 0.144  ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Begin                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.748      ; 2.765      ;
; 0.144  ; RST       ; commandManager:commandManagerUnit|state.identCMD3Begin                                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.748      ; 2.765      ;
; 0.144  ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55Begin                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.748      ; 2.765      ;
; 0.144  ; RST       ; commandManager:commandManagerUnit|state.transfrCMD6Begin                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.748      ; 2.765      ;
; 0.144  ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16Begin                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.748      ; 2.765      ;
; 0.144  ; RST       ; commandManager:commandManagerUnit|state.idleCMD55Begin                                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.748      ; 2.765      ;
; 0.144  ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteMute                                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.748      ; 2.765      ;
; 0.144  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Begin                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.748      ; 2.765      ;
; 0.144  ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7Begin                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.748      ; 2.765      ;
; 0.146  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteMute                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.485      ; 2.500      ;
; 0.146  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25Begin                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.485      ; 2.500      ;
; 0.152  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteSecondBuf                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.850      ; 2.859      ;
; 0.152  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteFirstBuf                                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.850      ; 2.859      ;
; 0.152  ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWrite                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.850      ; 2.859      ;
; 0.152  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWrite                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.850      ; 2.859      ;
; 0.152  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteComplt                                                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.850      ; 2.859      ;
; 0.165  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeedFirstBuf                                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.891      ; 2.887      ;
; 0.165  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeed                                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.891      ; 2.887      ;
; 0.165  ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWritePrgNeed                                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.891      ; 2.887      ;
; 0.165  ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeedSecondBuf                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.891      ; 2.887      ;
; 0.171  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.905      ; 3.810      ;
; 0.179  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.243      ; 4.272      ;
; 0.188  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|COMPLT                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.832      ; 2.805      ;
; 0.199  ; RST       ; commandManager:commandManagerUnit|state.beforeInit                                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.512      ; 2.474      ;
; 0.199  ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24Mute                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.512      ; 2.474      ;
; 0.200  ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Mute                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.533      ; 2.494      ;
; 0.200  ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55Mute                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.533      ; 2.494      ;
; 0.200  ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16Mute                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.533      ; 2.494      ;
; 0.200  ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7Mute                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.533      ; 2.494      ;
; 0.200  ; RST       ; commandManager:commandManagerUnit|state.identCMD3Mute                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.533      ; 2.494      ;
; 0.200  ; RST       ; commandManager:commandManagerUnit|state.readyCMD2Mute                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.533      ; 2.494      ;
; 0.200  ; RST       ; commandManager:commandManagerUnit|state.idleCMD55Mute                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.533      ; 2.494      ;
; 0.229  ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24WaitResp                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.861      ; 2.793      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 17.402 ; RST       ; state.initMute                                                                                                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.024      ; 2.563      ;
; 17.402 ; RST       ; state.muteAfterWrittingVolumeID11                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.024      ; 2.563      ;
; 17.402 ; RST       ; state.muteAfterWrittingVolumeID12                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.024      ; 2.563      ;
; 17.402 ; RST       ; state.muteAfterInit                                                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.024      ; 2.563      ;
; 17.402 ; RST       ; state.muteAfterWrittingVolumeID21                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.024      ; 2.563      ;
; 17.402 ; RST       ; state.initCard                                                                                                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.024      ; 2.563      ;
; 17.402 ; RST       ; state.writeVolumeID11                                                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.024      ; 2.563      ;
; 17.410 ; RST       ; commandManager:commandManagerUnit|state.waitAction                                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.026      ; 2.557      ;
; 17.412 ; RST       ; state.muteAfterWrittingVolumeID31                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 2.295      ;
; 17.412 ; RST       ; state.muteAfterWrittingVolumeID13                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 2.295      ;
; 17.412 ; RST       ; state.muteAfterWrittingFAT1BufStream                                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 2.295      ;
; 17.412 ; RST       ; state.muteAfterWrittingVolumeID22                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 2.295      ;
; 17.412 ; RST       ; state.muteAfterWriteFAT2Tail                                                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 2.295      ;
; 17.412 ; RST       ; state.muteAfterWriteFAT1Tail                                                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 2.295      ;
; 17.412 ; RST       ; state.muteAfterWrittingVolumeID23                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 2.295      ;
; 17.418 ; RST       ; state.writeVolumeID31                                                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.027      ; 2.550      ;
; 17.424 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.572      ; 3.089      ;
; 17.461 ; RST       ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.341      ; 2.821      ;
; 17.502 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17WaitResp                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.382      ; 2.821      ;
; 17.528 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.368      ; 2.781      ;
; 17.528 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55RespCheck                                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.368      ; 2.781      ;
; 17.528 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17RespCheck                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.368      ; 2.781      ;
; 17.528 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12RespCheck                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.368      ; 2.781      ;
; 17.587 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.997      ; 4.266      ;
; 17.643 ; RST       ; state.writeFAT2Tail                                                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.320      ; 2.618      ;
; 17.643 ; RST       ; state.writeFAT1Tail                                                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.320      ; 2.618      ;
; 17.654 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.074      ; 4.276      ;
; 17.662 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.004      ; 4.330      ;
; 17.666 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[3]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.363      ; 3.553      ;
; 17.666 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[2]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.363      ; 3.553      ;
; 17.666 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[1]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.363      ; 3.553      ;
; 17.666 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[0]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.363      ; 3.553      ;
; 17.667 ; RST       ; commandManager:commandManagerUnit|state.idleCMD41WaitResp                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.021      ; 2.295      ;
; 17.676 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24Begin                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 2.515      ;
; 17.676 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8Mute                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 2.515      ;
; 17.676 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCheckComplt                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.695      ; 2.960      ;
; 17.676 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8Begin                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.250      ; 2.515      ;
; 17.680 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.092      ; 4.268      ;
; 17.683 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25WaitResp                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.597      ; 2.855      ;
; 17.695 ; RST       ; commandManager:commandManagerUnit|state.identCMD3RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.950      ;
; 17.695 ; RST       ; commandManager:commandManagerUnit|state.idleCMD41RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.950      ;
; 17.695 ; RST       ; commandManager:commandManagerUnit|state.idleCMD55RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.950      ;
; 17.695 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8RespCheck                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.950      ;
; 17.726 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Mute                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.308      ; 2.523      ;
; 17.726 ; RST       ; commandManager:commandManagerUnit|state.idleCMD0Mute                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.308      ; 2.523      ;
; 17.726 ; RST       ; commandManager:commandManagerUnit|state.idleCMD0Begin                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.308      ; 2.523      ;
; 17.726 ; RST       ; commandManager:commandManagerUnit|state.unavaliable                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.308      ; 2.523      ;
; 17.727 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufStatus                                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.723      ; 2.937      ;
; 17.727 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufStatus                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.723      ; 2.937      ;
; 17.727 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteWaitStatus                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.723      ; 2.937      ;
; 17.727 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitStatus                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.723      ; 2.937      ;
; 17.729 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.081      ; 4.340      ;
; 17.738 ; RST       ; state.writeBufStreamFAT1                                                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.342      ; 2.545      ;
; 17.738 ; RST       ; state.writeBufStreamFAT2                                                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.342      ; 2.545      ;
; 17.738 ; RST       ; state.muteAfterWrittingFAT2BufStream                                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.342      ; 2.545      ;
; 17.741 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.370      ; 3.617      ;
; 17.742 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.094      ; 4.208      ;
; 17.755 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.099      ; 4.332      ;
; 17.758 ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7RespCheck                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.625      ; 2.808      ;
; 17.758 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24RespCheck                                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.625      ; 2.808      ;
; 17.758 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD6RespCheck                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.625      ; 2.808      ;
; 17.758 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16RespCheck                                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.625      ; 2.808      ;
; 17.759 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufFull                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.752      ; 2.934      ;
; 17.759 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufFull                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.752      ; 2.934      ;
; 17.761 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2Begin                                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.689      ; 2.869      ;
; 17.761 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2WaitResp                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.689      ; 2.869      ;
; 17.775 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25Mute                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.357      ; 2.523      ;
; 17.782 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Begin                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.606      ; 2.765      ;
; 17.782 ; RST       ; commandManager:commandManagerUnit|state.identCMD3Begin                                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.606      ; 2.765      ;
; 17.782 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55Begin                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.606      ; 2.765      ;
; 17.782 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD6Begin                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.606      ; 2.765      ;
; 17.782 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16Begin                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.606      ; 2.765      ;
; 17.782 ; RST       ; commandManager:commandManagerUnit|state.idleCMD55Begin                                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.606      ; 2.765      ;
; 17.782 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteMute                                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.606      ; 2.765      ;
; 17.782 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Begin                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.606      ; 2.765      ;
; 17.782 ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7Begin                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.606      ; 2.765      ;
; 17.784 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteMute                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.343      ; 2.500      ;
; 17.784 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25Begin                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.343      ; 2.500      ;
; 17.790 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteSecondBuf                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.708      ; 2.859      ;
; 17.790 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteFirstBuf                                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.708      ; 2.859      ;
; 17.790 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWrite                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.708      ; 2.859      ;
; 17.790 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWrite                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.708      ; 2.859      ;
; 17.790 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteComplt                                                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.708      ; 2.859      ;
; 17.803 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeedFirstBuf                                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.749      ; 2.887      ;
; 17.803 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeed                                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.749      ; 2.887      ;
; 17.803 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWritePrgNeed                                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.749      ; 2.887      ;
; 17.803 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeedSecondBuf                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.749      ; 2.887      ;
; 17.809 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.763      ; 3.810      ;
; 17.817 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.101      ; 4.272      ;
; 17.826 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|COMPLT                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.690      ; 2.805      ;
; 17.837 ; RST       ; commandManager:commandManagerUnit|state.beforeInit                                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.370      ; 2.474      ;
; 17.837 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24Mute                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.370      ; 2.474      ;
; 17.838 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Mute                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.391      ; 2.494      ;
; 17.838 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55Mute                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.391      ; 2.494      ;
; 17.838 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16Mute                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.391      ; 2.494      ;
; 17.838 ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7Mute                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.391      ; 2.494      ;
; 17.838 ; RST       ; commandManager:commandManagerUnit|state.identCMD3Mute                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.391      ; 2.494      ;
; 17.838 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2Mute                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.391      ; 2.494      ;
; 17.838 ; RST       ; commandManager:commandManagerUnit|state.idleCMD55Mute                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.391      ; 2.494      ;
; 17.867 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24WaitResp                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.719      ; 2.793      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 2.003      ;
; 95.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.588      ;
; 95.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.588      ;
; 95.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.588      ;
; 95.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.588      ;
; 95.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.588      ;
; 95.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.588      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.349      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.349      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.349      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.349      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.349      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.349      ;
; 95.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.335      ;
; 95.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.335      ;
; 95.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.335      ;
; 95.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.335      ;
; 95.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.335      ;
; 96.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.898      ;
; 96.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.898      ;
; 96.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.898      ;
; 96.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.898      ;
; 96.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.898      ;
; 96.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.898      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.905      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.905      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.905      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.905      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.905      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.905      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.901      ;
; 96.045 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.893      ;
; 96.045 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.893      ;
; 96.045 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.893      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.900      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.900      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.900      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.900      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.900      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.900      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.900      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.900      ;
; 96.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.900      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.884      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.884      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.884      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.884      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.884      ;
; 96.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.884      ;
; 96.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.882      ;
; 96.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.882      ;
; 96.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.882      ;
; 96.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.882      ;
; 96.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.882      ;
; 96.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.882      ;
; 96.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.882      ;
; 96.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.882      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.872      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.872      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.872      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.872      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.872      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.872      ;
; 96.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.872      ;
; 96.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.859      ;
; 96.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.859      ;
; 96.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.859      ;
; 96.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.859      ;
; 96.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.859      ;
; 96.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.859      ;
; 96.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.859      ;
; 96.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.859      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.851      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.851      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.851      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.851      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.851      ;
; 96.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.851      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.587      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.450 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|ERROR                                                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.005      ; 2.863      ;
; -0.450 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|CRC_ERROR                                                  ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.005      ; 2.863      ;
; -0.450 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|NORESP                                                     ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.005      ; 2.863      ;
; -0.015 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|NORESP                                                  ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.004      ; 3.297      ;
; -0.013 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[0]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.302      ;
; -0.013 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[1]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.302      ;
; -0.013 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[2]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.302      ;
; -0.013 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[3]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.302      ;
; -0.013 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[4]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.302      ;
; -0.013 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[5]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.302      ;
; -0.013 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[6]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.302      ;
; -0.013 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[7]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.007      ; 3.302      ;
; 0.032  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.690      ; 3.072      ;
; 0.042  ; RST                                                                                             ; state.complete                                                                                                                 ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.001      ; 3.351      ;
; 0.050  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.647      ; 3.047      ;
; 0.059  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|complt                         ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.006      ; 3.373      ;
; 0.059  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[1]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.006      ; 3.373      ;
; 0.059  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[0]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.006      ; 3.373      ;
; 0.059  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[2]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.006      ; 3.373      ;
; 0.059  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[3]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.006      ; 3.373      ;
; 0.059  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[4]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.006      ; 3.373      ;
; 0.059  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[5]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.006      ; 3.373      ;
; 0.059  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[6]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.006      ; 3.373      ;
; 0.059  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.405      ; 2.814      ;
; 0.063  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.779      ; 3.192      ;
; 0.070  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.572      ; 2.992      ;
; 0.078  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.685      ; 3.070      ;
; 0.094  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.691      ; 3.135      ;
; 0.096  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.642      ; 3.045      ;
; 0.098  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.327      ; 2.775      ;
; 0.105  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.400      ; 2.812      ;
; 0.109  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.774      ; 3.190      ;
; 0.116  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.567      ; 2.990      ;
; 0.140  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.686      ; 3.133      ;
; 0.144  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.322      ; 2.773      ;
; 0.156  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.684      ; 3.190      ;
; 0.202  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.679      ; 3.188      ;
; 0.213  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.990      ; 3.553      ;
; 0.214  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[13]~_emulated                  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.793      ; 2.189      ;
; 0.214  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[14]~_emulated                  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.793      ; 2.189      ;
; 0.235  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.962      ; 2.547      ;
; 0.249  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[0]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.008      ; 3.565      ;
; 0.249  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[1]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.008      ; 3.565      ;
; 0.249  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[2]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.008      ; 3.565      ;
; 0.249  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[3]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.008      ; 3.565      ;
; 0.249  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[4]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.008      ; 3.565      ;
; 0.249  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[5]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.008      ; 3.565      ;
; 0.249  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[6]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.008      ; 3.565      ;
; 0.249  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[7]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 3.008      ; 3.565      ;
; 0.259  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.985      ; 3.551      ;
; 0.271  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.998      ; 2.619      ;
; 0.279  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.847      ; 3.476      ;
; 0.281  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.957      ; 2.545      ;
; 0.287  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.804      ; 3.441      ;
; 0.293  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.879      ; 3.522      ;
; 0.293  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.681      ; 3.324      ;
; 0.300  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.340      ; 2.990      ;
; 0.304  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[1]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.792      ; 2.278      ;
; 0.304  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[2]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.792      ; 2.278      ;
; 0.304  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[3]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.792      ; 2.278      ;
; 0.304  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[4]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.792      ; 2.278      ;
; 0.304  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[5]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.792      ; 2.278      ;
; 0.304  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[6]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.792      ; 2.278      ;
; 0.304  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[7]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.792      ; 2.278      ;
; 0.304  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[8]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.792      ; 2.278      ;
; 0.304  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[9]~_emulated                   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.792      ; 2.278      ;
; 0.317  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.993      ; 2.617      ;
; 0.320  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.930      ; 3.600      ;
; 0.323  ; RST                                                                                             ; state.waitRECbegin                                                                                                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.450      ; 2.081      ;
; 0.323  ; RST                                                                                             ; state.writeBufStream                                                                                                           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.450      ; 2.081      ;
; 0.323  ; RST                                                                                             ; state.shutingDownAfterStopRec                                                                                                  ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.450      ; 2.081      ;
; 0.323  ; RST                                                                                             ; state.waitForCalcingCurAddr                                                                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.450      ; 2.081      ;
; 0.323  ; RST                                                                                             ; state.constructFATend                                                                                                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.450      ; 2.081      ;
; 0.325  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.842      ; 3.474      ;
; 0.333  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.799      ; 3.439      ;
; 0.339  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.874      ; 3.520      ;
; 0.339  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.676      ; 3.322      ;
; 0.342  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.879      ; 3.571      ;
; 0.346  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.290      ; 2.986      ;
; 0.346  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.335      ; 2.988      ;
; 0.353  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.898      ; 3.601      ;
; 0.362  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[0]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.790      ; 2.334      ;
; 0.365  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.007      ; 2.722      ;
; 0.366  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.925      ; 3.598      ;
; 0.386  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.365      ; 3.101      ;
; 0.388  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.874      ; 3.569      ;
; 0.392  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.285      ; 2.984      ;
; 0.399  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.893      ; 3.599      ;
; 0.411  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[3]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.002      ; 2.720      ;
; 0.411  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[2]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.002      ; 2.720      ;
; 0.411  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[1]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.002      ; 2.720      ;
; 0.411  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[0]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.002      ; 2.720      ;
; 0.432  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.360      ; 3.099      ;
; 0.440  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.791      ; 3.581      ;
; 0.453  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.742      ; 3.545      ;
; 0.459  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.765      ; 3.574      ;
; 0.471  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.772      ; 3.593      ;
; 0.486  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.786      ; 3.579      ;
; 0.499  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.737      ; 3.543      ;
; 0.503  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.746      ; 3.599      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -0.294 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|ERROR                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.845      ; 2.863      ;
; -0.294 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|CRC_ERROR                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.845      ; 2.863      ;
; -0.294 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|NORESP                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.845      ; 2.863      ;
; 0.141  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|NORESP                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.844      ; 3.297      ;
; 0.143  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[0]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.302      ;
; 0.143  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[1]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.302      ;
; 0.143  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[2]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.302      ;
; 0.143  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[3]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.302      ;
; 0.143  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[4]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.302      ;
; 0.143  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[5]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.302      ;
; 0.143  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[6]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.302      ;
; 0.143  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[7]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.847      ; 3.302      ;
; 0.188  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.530      ; 3.072      ;
; 0.198  ; RST       ; state.complete                                                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.841      ; 3.351      ;
; 0.206  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.487      ; 3.047      ;
; 0.215  ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|complt                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.846      ; 3.373      ;
; 0.215  ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[1]                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.846      ; 3.373      ;
; 0.215  ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[0]                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.846      ; 3.373      ;
; 0.215  ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[2]                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.846      ; 3.373      ;
; 0.215  ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[3]                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.846      ; 3.373      ;
; 0.215  ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[4]                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.846      ; 3.373      ;
; 0.215  ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[5]                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.846      ; 3.373      ;
; 0.215  ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[6]                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.846      ; 3.373      ;
; 0.215  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.245      ; 2.814      ;
; 0.219  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.619      ; 3.192      ;
; 0.226  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.412      ; 2.992      ;
; 0.234  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.525      ; 3.070      ;
; 0.250  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.531      ; 3.135      ;
; 0.252  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.482      ; 3.045      ;
; 0.254  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.167      ; 2.775      ;
; 0.261  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.240      ; 2.812      ;
; 0.265  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.614      ; 3.190      ;
; 0.272  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.407      ; 2.990      ;
; 0.296  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.526      ; 3.133      ;
; 0.300  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.162      ; 2.773      ;
; 0.312  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.524      ; 3.190      ;
; 0.358  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.519      ; 3.188      ;
; 0.369  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.830      ; 3.553      ;
; 0.391  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.802      ; 2.547      ;
; 0.405  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[0]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.848      ; 3.565      ;
; 0.405  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[1]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.848      ; 3.565      ;
; 0.405  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[2]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.848      ; 3.565      ;
; 0.405  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[3]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.848      ; 3.565      ;
; 0.405  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[4]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.848      ; 3.565      ;
; 0.405  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[5]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.848      ; 3.565      ;
; 0.405  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[6]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.848      ; 3.565      ;
; 0.405  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[7]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.848      ; 3.565      ;
; 0.415  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.825      ; 3.551      ;
; 0.427  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.838      ; 2.619      ;
; 0.435  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.687      ; 3.476      ;
; 0.437  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.797      ; 2.545      ;
; 0.443  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.644      ; 3.441      ;
; 0.449  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.719      ; 3.522      ;
; 0.449  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.521      ; 3.324      ;
; 0.456  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.180      ; 2.990      ;
; 0.473  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.833      ; 2.617      ;
; 0.476  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.770      ; 3.600      ;
; 0.479  ; RST       ; state.waitRECbegin                                                                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.290      ; 2.081      ;
; 0.479  ; RST       ; state.writeBufStream                                                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.290      ; 2.081      ;
; 0.479  ; RST       ; state.shutingDownAfterStopRec                                                                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.290      ; 2.081      ;
; 0.479  ; RST       ; state.waitForCalcingCurAddr                                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.290      ; 2.081      ;
; 0.479  ; RST       ; state.constructFATend                                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.290      ; 2.081      ;
; 0.481  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.682      ; 3.474      ;
; 0.489  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.639      ; 3.439      ;
; 0.495  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.714      ; 3.520      ;
; 0.495  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.516      ; 3.322      ;
; 0.498  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.719      ; 3.571      ;
; 0.502  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.130      ; 2.986      ;
; 0.502  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.175      ; 2.988      ;
; 0.509  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.738      ; 3.601      ;
; 0.521  ; RST       ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.847      ; 2.722      ;
; 0.522  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.765      ; 3.598      ;
; 0.542  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.205      ; 3.101      ;
; 0.544  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.714      ; 3.569      ;
; 0.548  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.125      ; 2.984      ;
; 0.555  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.733      ; 3.599      ;
; 0.567  ; RST       ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[3]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.842      ; 2.720      ;
; 0.567  ; RST       ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[2]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.842      ; 2.720      ;
; 0.567  ; RST       ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[1]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.842      ; 2.720      ;
; 0.567  ; RST       ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[0]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.842      ; 2.720      ;
; 0.588  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.200      ; 3.099      ;
; 0.596  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.631      ; 3.581      ;
; 0.609  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.582      ; 3.545      ;
; 0.615  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.605      ; 3.574      ;
; 0.627  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.612      ; 3.593      ;
; 0.642  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.626      ; 3.579      ;
; 0.655  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.577      ; 3.543      ;
; 0.659  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.586      ; 3.599      ;
; 0.661  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.600      ; 3.572      ;
; 0.673  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.607      ; 3.591      ;
; 0.686  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.491      ; 3.531      ;
; 0.705  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.581      ; 3.597      ;
; 0.732  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.486      ; 3.529      ;
; 0.754  ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55WaitResp                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.346      ; 2.412      ;
; 0.754  ; RST       ; commandManager:commandManagerUnit|state.transfrCMD6WaitResp                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.346      ; 2.412      ;
; 0.754  ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16WaitResp                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.346      ; 2.412      ;
; 0.754  ; RST       ; commandManager:commandManagerUnit|state.idleCMD55WaitResp                                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.346      ; 2.412      ;
; 0.767  ; RST       ; state.muteAfterWrittingFAT2header                                                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.011      ; 2.090      ;
; 0.767  ; RST       ; state.writeBlockFAT1footer                                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.011      ; 2.090      ;
; 0.767  ; RST       ; state.muteAfterWrittingFAT1footer                                                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.011      ; 2.090      ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                            ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.119  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.313      ; 3.644      ;
; 1.296  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.366      ; 3.874      ;
; 1.296  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.366      ; 3.874      ;
; 1.296  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.366      ; 3.874      ;
; 1.296  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.366      ; 3.874      ;
; 1.296  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.366      ; 3.874      ;
; 1.297  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.313      ; 3.822      ;
; 1.474  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.366      ; 4.052      ;
; 1.474  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.366      ; 4.052      ;
; 1.474  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.366      ; 4.052      ;
; 1.474  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.366      ; 4.052      ;
; 1.474  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.366      ; 4.052      ;
; 1.549  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.085      ; 2.956      ;
; 2.229  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 2.910      ;
; 2.278  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 2.800      ;
; 2.327  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 2.798      ;
; 2.327  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 2.798      ;
; 2.327  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 2.798      ;
; 2.327  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 2.798      ;
; 2.327  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 2.798      ;
; 2.327  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 2.798      ;
; 2.327  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 2.798      ;
; 2.327  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.151      ; 2.798      ;
; 2.353  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 3.087      ;
; 2.353  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 3.087      ;
; 2.353  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 3.087      ;
; 2.353  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 3.087      ;
; 2.353  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 3.087      ;
; 2.439  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.039      ; 5.690      ;
; 2.533  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 3.267      ;
; 2.617  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.039      ; 5.868      ;
; 3.195  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.388     ; 2.129      ;
; 3.195  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.388     ; 2.129      ;
; 3.220  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 1.669      ;
; 3.220  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitUSB                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 1.669      ;
; 3.220  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 1.669      ;
; 3.220  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 1.669      ;
; 3.220  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 1.669      ;
; 3.220  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 1.669      ;
; 3.220  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 1.669      ;
; 3.220  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 1.669      ;
; 3.448  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.366      ; 6.026      ;
; 3.626  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.366      ; 6.204      ;
; 3.682  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.129      ;
; 3.682  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.875     ; 2.129      ;
; 3.749  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.399     ; 2.671      ;
; 3.749  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.399     ; 2.671      ;
; 3.749  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.399     ; 2.671      ;
; 3.749  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.399     ; 2.671      ;
; 3.749  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.399     ; 2.671      ;
; 3.749  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.399     ; 2.671      ;
; 3.749  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.399     ; 2.671      ;
; 3.749  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.399     ; 2.671      ;
; 3.749  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.399     ; 2.671      ;
; 3.752  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.201      ;
; 3.752  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.201      ;
; 3.772  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.221      ;
; 3.772  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.221      ;
; 3.772  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.221      ;
; 3.772  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.221      ;
; 12.951 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.405      ;
; 12.951 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.405      ;
; 12.951 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.405      ;
; 12.951 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.405      ;
; 12.951 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.405      ;
; 12.951 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.405      ;
; 12.951 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.405      ;
; 12.951 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.405      ;
; 12.951 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.405      ;
; 13.129 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.583      ;
; 13.129 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.583      ;
; 13.129 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.583      ;
; 13.129 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.583      ;
; 13.129 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.583      ;
; 13.129 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.583      ;
; 13.129 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.583      ;
; 13.129 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.583      ;
; 13.129 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.555      ; 5.583      ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.631      ;
; 1.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.631      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.632      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.632      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.632      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.632      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.673      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.673      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.673      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.673      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.673      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.673      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.673      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.673      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.673      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.673      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.673      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.673      ;
; 1.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.213      ;
; 1.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.213      ;
; 1.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.213      ;
; 1.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.213      ;
; 1.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.213      ;
; 1.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.213      ;
; 1.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.213      ;
; 1.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.213      ;
; 1.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.213      ;
; 1.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.213      ;
; 1.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.213      ;
; 1.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.218      ;
; 1.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.218      ;
; 1.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.218      ;
; 1.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.263      ;
; 1.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.258      ;
; 1.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.258      ;
; 1.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.258      ;
; 1.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.258      ;
; 1.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.258      ;
; 1.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.258      ;
; 1.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.258      ;
; 1.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.258      ;
; 1.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.258      ;
; 1.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.264      ;
; 1.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.264      ;
; 1.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.264      ;
; 1.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.264      ;
; 1.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.264      ;
; 1.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.264      ;
; 1.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.264      ;
; 1.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.269      ;
; 1.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.269      ;
; 1.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.269      ;
; 1.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.269      ;
; 1.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.269      ;
; 1.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.269      ;
; 1.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.269      ;
; 1.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.269      ;
; 2.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.302      ;
; 2.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.302      ;
; 2.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.302      ;
; 2.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.302      ;
; 2.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.302      ;
; 2.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.302      ;
; 2.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.302      ;
; 2.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.302      ;
; 2.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.302      ;
; 2.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.302      ;
; 2.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.302      ;
; 2.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.302      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.367      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.367      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.367      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.367      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.367      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.367      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.367      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.367      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.367      ;
; 2.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.523      ;
; 2.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.523      ;
; 2.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.523      ;
; 2.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.523      ;
; 2.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.523      ;
; 2.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.523      ;
; 2.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.523      ;
; 2.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.523      ;
; 2.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.523      ;
; 2.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.523      ;
; 2.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.523      ;
; 2.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.523      ;
; 2.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.523      ;
; 2.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.588      ;
; 2.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.588      ;
; 2.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.588      ;
; 2.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.588      ;
; 2.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.588      ;
; 2.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.588      ;
; 2.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.588      ;
; 2.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.588      ;
; 2.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.588      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 7.725 ; 7.945        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ;
; 7.822 ; 8.057        ; 0.235          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                          ;
; 7.822 ; 8.057        ; 0.235          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                          ;
; 7.822 ; 8.057        ; 0.235          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                          ;
; 7.822 ; 8.057        ; 0.235          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                          ;
; 7.822 ; 8.057        ; 0.235          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                          ;
; 7.822 ; 8.057        ; 0.235          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                          ;
; 7.822 ; 8.057        ; 0.235          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                          ;
; 7.822 ; 8.057        ; 0.235          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                          ;
; 7.826 ; 8.061        ; 0.235          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.831 ; 8.051        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ;
; 7.831 ; 8.051        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ;
; 7.831 ; 8.051        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ;
; 7.831 ; 8.051        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ;
; 7.831 ; 8.051        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ;
; 7.831 ; 8.051        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ;
; 7.845 ; 8.065        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ;
; 7.994 ; 7.994        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[0]|clk                                                   ;
; 8.034 ; 8.254        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|WR_USBTRANS                        ;
; 8.036 ; 8.256        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ;
; 8.036 ; 8.256        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ;
; 8.050 ; 8.050        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBBuffUnit|altsyncram_component|auto_generated|ram_block1a0|clk1                                                  ;
; 8.051 ; 8.271        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ;
; 8.051 ; 8.271        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ;
; 8.052 ; 8.272        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[1]                      ;
; 8.052 ; 8.272        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[2]                      ;
; 8.052 ; 8.272        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[4]                      ;
; 8.052 ; 8.272        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[6]                      ;
; 8.052 ; 8.272        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[7]                      ;
; 8.052 ; 8.272        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ;
; 8.052 ; 8.272        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ;
; 8.052 ; 8.272        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ;
; 8.052 ; 8.272        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ;
; 8.053 ; 8.273        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[0]                      ;
; 8.053 ; 8.273        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[3]                      ;
; 8.053 ; 8.273        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[5]                      ;
; 8.053 ; 8.273        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ;
; 8.053 ; 8.273        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ;
; 8.053 ; 8.273        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ;
; 8.053 ; 8.273        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ;
; 8.053 ; 8.273        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ;
; 8.053 ; 8.273        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ;
; 8.053 ; 8.273        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ;
; 8.053 ; 8.273        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ;
; 8.053 ; 8.273        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ;
; 8.053 ; 8.273        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.waitUSB                                                        ;
; 8.093 ; 8.281        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ;
; 8.093 ; 8.281        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ;
; 8.093 ; 8.281        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                        ;
; 8.093 ; 8.281        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                        ;
; 8.093 ; 8.281        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                        ;
; 8.094 ; 8.282        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                        ;
; 8.094 ; 8.282        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                        ;
; 8.094 ; 8.282        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                        ;
; 8.100 ; 8.100        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated|clk                                         ;
; 8.100 ; 8.100        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated|clk                                         ;
; 8.100 ; 8.100        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated|clk                                         ;
; 8.100 ; 8.100        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated|clk                                         ;
; 8.100 ; 8.100        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated|clk                                         ;
; 8.100 ; 8.100        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[7]|clk                                                   ;
; 8.104 ; 8.292        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ;
; 8.104 ; 8.292        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ;
; 8.104 ; 8.292        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ;
; 8.104 ; 8.292        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ;
; 8.104 ; 8.292        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ;
; 8.104 ; 8.292        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ;
; 8.104 ; 8.292        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ;
; 8.104 ; 8.292        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ;
; 8.104 ; 8.292        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ;
; 8.114 ; 8.114        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated|clk                                         ;
; 8.153 ; 8.373        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ;
; 8.153 ; 8.373        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ;
; 8.153 ; 8.373        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ;
; 8.153 ; 8.373        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ;
; 8.153 ; 8.373        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ;
; 8.153 ; 8.373        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ;
; 8.153 ; 8.373        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ;
; 8.153 ; 8.373        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ;
; 8.153 ; 8.373        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ;
; 8.162 ; 8.382        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                        ;
; 8.162 ; 8.382        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                        ;
; 8.162 ; 8.382        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                        ;
; 8.163 ; 8.383        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ;
; 8.163 ; 8.383        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ;
; 8.163 ; 8.383        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                        ;
; 8.163 ; 8.383        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                        ;
; 8.163 ; 8.383        ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                        ;
; 8.203 ; 8.391        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[0]                      ;
; 8.203 ; 8.391        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[2]                      ;
; 8.203 ; 8.391        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[3]                      ;
; 8.203 ; 8.391        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[5]                      ;
; 8.203 ; 8.391        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[6]                      ;
; 8.203 ; 8.391        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ;
; 8.203 ; 8.391        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ;
; 8.203 ; 8.391        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ;
; 8.203 ; 8.391        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ;
; 8.203 ; 8.391        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ;
; 8.203 ; 8.391        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ;
; 8.203 ; 8.391        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ;
; 8.203 ; 8.391        ; 0.188          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'EXT_USB_CLK'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.987 ; 8.222        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ;
; 7.987 ; 8.222        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_we_reg                                                                                                                          ;
; 7.988 ; 8.223        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                   ;
; 7.988 ; 8.223        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~porta_we_reg                                                                                                                         ;
; 7.988 ; 8.223        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                    ;
; 7.988 ; 8.223        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_we_reg                                                                                                                          ;
; 7.989 ; 8.224        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ;
; 7.990 ; 8.225        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ;
; 7.990 ; 8.225        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ;
; 7.990 ; 8.225        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_we_reg                                                                                                                         ;
; 7.990 ; 8.225        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_address_reg0                                                                                                                   ;
; 7.990 ; 8.225        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_we_reg                                                                                                                         ;
; 7.990 ; 8.225        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ;
; 7.991 ; 8.226        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ;
; 7.991 ; 8.226        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_we_reg                                                                                                                         ;
; 7.991 ; 8.226        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_address_reg0                                                                                                                   ;
; 7.991 ; 8.226        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_we_reg                                                                                                                         ;
; 7.992 ; 8.227        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ;
; 7.992 ; 8.227        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ;
; 7.993 ; 8.228        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ;
; 7.993 ; 8.228        ; 0.235          ; Low Pulse Width  ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                            ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                                                                                                                                            ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                                                                                                                                            ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                                                                                                                                            ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                            ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                                                                                                                                            ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                                                                                                                                            ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                                                                                         ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                                                                                                                                         ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                                         ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                                                                                                                                         ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                                                                                         ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                                                                         ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                                                                                                                                         ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                                                                                                                                         ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                                                                                                                                       ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                                                                                                                                       ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                                                                                                                                       ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][46]                                                                                                                                                                                                       ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                                                                                                                                       ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                       ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                                                                                                                                       ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff   ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff   ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff   ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff   ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff   ;
; 8.120 ; 8.340        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                                                                                                                                            ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                                                                                                                                            ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                             ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                                                                                                                                                                            ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                                                                                                                                            ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                             ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                                                                                                                                                                            ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                         ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                         ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                                         ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                                                                                                                                         ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                                                                                                                                         ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                         ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                         ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                       ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                       ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                                                                                                                                       ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                       ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                       ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                       ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                       ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                                                                                                                                       ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                       ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                       ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff   ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff   ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff   ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff   ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff   ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ;
; 8.121 ; 8.341        ; 0.220          ; High Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff   ;
+-------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'EXT_CLK'                                                                                             ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.654 ; 9.842        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RST                                                            ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[0]                                                  ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[10]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[11]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[12]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[13]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[14]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[15]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[16]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[17]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[18]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[19]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[1]                                                  ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[20]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[21]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[22]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[23]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[24]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[25]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[26]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[27]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[28]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[29]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[2]                                                  ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[30]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[31]                                                 ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[3]                                                  ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[4]                                                  ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[5]                                                  ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[6]                                                  ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[7]                                                  ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[8]                                                  ;
; 9.793 ; 10.013       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[9]                                                  ;
; 9.793 ; 9.793        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RST|clk                                                        ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[0]                                                  ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[10]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[11]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[12]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[13]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[14]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[15]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[16]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[17]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[18]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[19]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[1]                                                  ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[20]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[21]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[22]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[23]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[24]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[25]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[26]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[27]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[28]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[29]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[2]                                                  ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[30]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[31]                                                 ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[3]                                                  ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[4]                                                  ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[5]                                                  ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[6]                                                  ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[7]                                                  ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[8]                                                  ;
; 9.798 ; 9.986        ; 0.188          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[9]                                                  ;
; 9.929 ; 9.929        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.929 ; 9.929        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.929 ; 9.929        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.932 ; 10.152       ; 0.220          ; High Pulse Width ; EXT_CLK ; Rise       ; RST                                                            ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[0]|clk                                              ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[10]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[11]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[12]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[13]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[14]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[15]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[16]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[17]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[18]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[19]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[1]|clk                                              ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[20]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[21]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[22]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[23]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[24]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[25]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[26]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[27]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[28]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[29]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[2]|clk                                              ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[30]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[31]|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[3]|clk                                              ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[4]|clk                                              ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[5]|clk                                              ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[6]|clk                                              ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[7]|clk                                              ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 21.616 ; 21.851       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14~portb_address_reg0                        ;
; 21.617 ; 21.852       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14                                           ;
; 21.617 ; 21.852       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26~portb_address_reg0                        ;
; 21.618 ; 21.853       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26                                           ;
; 21.622 ; 21.857       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9~portb_address_reg0                         ;
; 21.623 ; 21.858       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9                                            ;
; 21.636 ; 21.871       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8~portb_address_reg0                         ;
; 21.637 ; 21.872       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8                                            ;
; 21.647 ; 21.882       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17~portb_address_reg0                        ;
; 21.648 ; 21.883       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17                                           ;
; 21.650 ; 21.885       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22~portb_address_reg0                        ;
; 21.651 ; 21.886       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22                                           ;
; 21.673 ; 21.908       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13~portb_address_reg0                        ;
; 21.674 ; 21.909       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13                                           ;
; 21.680 ; 21.915       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25~portb_address_reg0                        ;
; 21.680 ; 21.915       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7~portb_address_reg0                         ;
; 21.682 ; 21.917       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25                                           ;
; 21.682 ; 21.917       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7                                            ;
; 21.683 ; 21.918       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21~portb_address_reg0                        ;
; 21.685 ; 21.920       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21                                           ;
; 21.699 ; 21.934       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12~portb_address_reg0                        ;
; 21.701 ; 21.936       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12                                           ;
; 21.712 ; 21.947       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6~portb_address_reg0                         ;
; 21.714 ; 21.934       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|address_reg_b[1]                                        ;
; 21.714 ; 21.949       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6                                            ;
; 21.735 ; 21.970       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16~portb_address_reg0                        ;
; 21.737 ; 21.972       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10~portb_address_reg0                        ;
; 21.737 ; 21.972       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16                                           ;
; 21.737 ; 21.972       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24~portb_address_reg0                        ;
; 21.737 ; 21.972       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 21.737 ; 21.972       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|ram_block1a0~portb_re_reg       ;
; 21.739 ; 21.974       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10                                           ;
; 21.739 ; 21.974       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24                                           ;
; 21.739 ; 21.974       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[0]                          ;
; 21.739 ; 21.974       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[1]                          ;
; 21.739 ; 21.974       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[2]                          ;
; 21.739 ; 21.974       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[3]                          ;
; 21.743 ; 21.963       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|COMPLT                                                                    ;
; 21.743 ; 21.978       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28~portb_address_reg0                        ;
; 21.745 ; 21.980       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28                                           ;
; 21.748 ; 21.983       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30~portb_address_reg0                        ;
; 21.750 ; 21.985       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30                                           ;
; 21.751 ; 21.986       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1~portb_address_reg0                         ;
; 21.753 ; 21.988       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1                                            ;
; 21.755 ; 21.990       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29~portb_address_reg0                        ;
; 21.757 ; 21.992       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29                                           ;
; 21.758 ; 21.978       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.idleInitMute                                                                                         ;
; 21.758 ; 21.993       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20~portb_address_reg0                        ;
; 21.760 ; 21.995       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20                                           ;
; 21.766 ; 21.986       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD0PrgNeed                                                                                      ;
; 21.766 ; 21.986       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD41Begin                                                                                       ;
; 21.766 ; 21.986       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD41VoltageMute                                                                                 ;
; 21.766 ; 21.986       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.stbyCMD7PrgNeed                                                                                      ;
; 21.766 ; 21.986       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockRead                                                                                     ;
; 21.766 ; 21.986       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12PrgNeed                                                                         ;
; 21.766 ; 21.986       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25RespCheck                                                                       ;
; 21.768 ; 22.003       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0~portb_address_reg0                         ;
; 21.769 ; 22.004       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11~portb_address_reg0                        ;
; 21.770 ; 22.005       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0                                            ;
; 21.770 ; 22.005       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3~portb_address_reg0                         ;
; 21.771 ; 21.991       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockWriteWaitStatus                                                                          ;
; 21.771 ; 21.991       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufStatus                                                                   ;
; 21.771 ; 21.991       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufStatus                                                                  ;
; 21.771 ; 21.991       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitStatus                                                                           ;
; 21.771 ; 22.006       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11                                           ;
; 21.772 ; 22.007       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3                                            ;
; 21.772 ; 22.007       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5~portb_address_reg0                         ;
; 21.772 ; 21.992       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|rden_b_store                    ;
; 21.774 ; 22.009       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5                                            ;
; 21.775 ; 22.010       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18~portb_address_reg0                        ;
; 21.776 ; 22.011       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19~portb_address_reg0                        ;
; 21.776 ; 21.996       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|ENA_COUNTER                                                                              ;
; 21.777 ; 22.012       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18                                           ;
; 21.778 ; 22.013       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19                                           ;
; 21.783 ; 22.018       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15~portb_address_reg0                        ;
; 21.785 ; 22.020       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15                                           ;
; 21.787 ; 22.022       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23~portb_address_reg0                        ;
; 21.788 ; 22.008       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD55WaitResp                                                                                    ;
; 21.788 ; 22.008       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD16WaitResp                                                                                 ;
; 21.788 ; 22.008       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD55WaitResp                                                                                 ;
; 21.788 ; 22.008       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD6WaitResp                                                                                  ;
; 21.788 ; 22.008       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCheckComplt                                                                          ;
; 21.788 ; 22.008       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|ENA_COUNTER                                                                      ;
; 21.788 ; 22.008       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[0]                                                             ;
; 21.788 ; 22.008       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[1]                                                             ;
; 21.788 ; 22.008       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[0]                                                                     ;
; 21.788 ; 22.008       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[1]                                                                     ;
; 21.789 ; 22.024       ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23                                           ;
; 21.791 ; 22.011       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|COMPLT                                                                            ;
; 21.791 ; 22.011       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|COMPLT                                                                 ;
; 21.791 ; 22.011       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25WaitResp                                                                        ;
; 21.792 ; 22.012       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT                                                                   ;
; 21.793 ; 22.013       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fileSystemServer:fileSystemServerUnit|COMPLT                                                                                                 ;
; 21.793 ; 22.013       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; state.constructFATend                                                                                                                        ;
; 21.793 ; 22.013       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; state.shutingDownAfterStopRec                                                                                                                ;
; 21.793 ; 22.013       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; state.waitForCalcingCurAddr                                                                                                                  ;
; 21.793 ; 22.013       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; state.waitRECbegin                                                                                                                           ;
; 21.793 ; 22.013       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; state.writeBufStream                                                                                                                         ;
; 21.801 ; 22.021       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufFull                                                                     ;
; 21.801 ; 22.021       ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufFull                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.566 ; 49.801       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.566 ; 49.801       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~portb_address_reg0                                                        ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~portb_address_reg0                                                        ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~portb_address_reg0                                                        ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~portb_address_reg0                                                        ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~portb_address_reg0                                                         ;
; 49.573 ; 49.808       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~portb_address_reg0                                                        ;
; 49.628 ; 49.848       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                       ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                       ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                       ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ;
; 49.689 ; 49.877       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                              ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated|counter_reg_bit[0] ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated|counter_reg_bit[1] ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated|counter_reg_bit[2] ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated|counter_reg_bit[3] ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated|counter_reg_bit[4] ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ;
; 49.690 ; 49.878       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'                                                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                           ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------+
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[112] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[113] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[115] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[116] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[117] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[118] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[119] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[129] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[130] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[131] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[132] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[133] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[176] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[177] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[178] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[179] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[180] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[181] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[182] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[192] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[194] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[195] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[196] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[199] ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[64]  ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[66]  ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[67]  ;
; 499.700 ; 499.920      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[70]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[100] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[101] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[102] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[103] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[114] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[128] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[134] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[135] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[144] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[145] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[146] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[147] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[148] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[149] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[150] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[151] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[160] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[161] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[162] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[163] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[164] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[165] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[166] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[167] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[183] ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[39]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[68]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[71]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[7]   ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[80]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[81]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[82]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[83]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[84]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[85]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[86]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[87]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[96]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[97]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[98]  ;
; 499.701 ; 499.921      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[99]  ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG1[1]          ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG1[2]          ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG1[4]          ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG1[6]          ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[0]          ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[1]          ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[2]          ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[3]          ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[4]          ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[5]          ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[6]          ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[7]          ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[193] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[208] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[209] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[210] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[211] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[212] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[213] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[214] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[215] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[224] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[225] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[226] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[227] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[228] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[229] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[230] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[240] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[241] ;
; 499.702 ; 499.922      ; 0.220          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[242] ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+----------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                       ;
+----------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 1999.352 ; 1999.587     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14~portb_address_reg0                        ;
; 1999.353 ; 1999.588     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14                                           ;
; 1999.353 ; 1999.588     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26~portb_address_reg0                        ;
; 1999.354 ; 1999.589     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26                                           ;
; 1999.358 ; 1999.593     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9~portb_address_reg0                         ;
; 1999.359 ; 1999.594     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9                                            ;
; 1999.372 ; 1999.607     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8~portb_address_reg0                         ;
; 1999.373 ; 1999.608     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8                                            ;
; 1999.383 ; 1999.618     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17~portb_address_reg0                        ;
; 1999.384 ; 1999.619     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17                                           ;
; 1999.386 ; 1999.621     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22~portb_address_reg0                        ;
; 1999.387 ; 1999.622     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22                                           ;
; 1999.409 ; 1999.644     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13~portb_address_reg0                        ;
; 1999.410 ; 1999.645     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13                                           ;
; 1999.417 ; 1999.652     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25~portb_address_reg0                        ;
; 1999.417 ; 1999.652     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7~portb_address_reg0                         ;
; 1999.418 ; 1999.653     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25                                           ;
; 1999.418 ; 1999.653     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7                                            ;
; 1999.421 ; 1999.656     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21~portb_address_reg0                        ;
; 1999.422 ; 1999.657     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21                                           ;
; 1999.437 ; 1999.672     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12~portb_address_reg0                        ;
; 1999.438 ; 1999.673     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12                                           ;
; 1999.450 ; 1999.670     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|address_reg_b[1]                                        ;
; 1999.451 ; 1999.686     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6~portb_address_reg0                         ;
; 1999.452 ; 1999.687     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6                                            ;
; 1999.474 ; 1999.709     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16~portb_address_reg0                        ;
; 1999.475 ; 1999.710     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16                                           ;
; 1999.477 ; 1999.712     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10~portb_address_reg0                        ;
; 1999.477 ; 1999.712     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24~portb_address_reg0                        ;
; 1999.478 ; 1999.713     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10                                           ;
; 1999.478 ; 1999.713     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24                                           ;
; 1999.479 ; 1999.699     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|COMPLT                                                                    ;
; 1999.483 ; 1999.718     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28~portb_address_reg0                        ;
; 1999.483 ; 1999.718     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 1999.483 ; 1999.718     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|ram_block1a0~portb_re_reg       ;
; 1999.484 ; 1999.719     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28                                           ;
; 1999.484 ; 1999.719     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[0]                          ;
; 1999.484 ; 1999.719     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[1]                          ;
; 1999.484 ; 1999.719     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[2]                          ;
; 1999.484 ; 1999.719     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[3]                          ;
; 1999.487 ; 1999.722     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30~portb_address_reg0                        ;
; 1999.488 ; 1999.723     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30                                           ;
; 1999.490 ; 1999.725     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1~portb_address_reg0                         ;
; 1999.491 ; 1999.726     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1                                            ;
; 1999.494 ; 1999.714     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.idleInitMute                                                                                         ;
; 1999.496 ; 1999.731     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29~portb_address_reg0                        ;
; 1999.497 ; 1999.732     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29                                           ;
; 1999.498 ; 1999.733     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20~portb_address_reg0                        ;
; 1999.499 ; 1999.734     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20                                           ;
; 1999.502 ; 1999.722     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD0PrgNeed                                                                                      ;
; 1999.502 ; 1999.722     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD41Begin                                                                                       ;
; 1999.502 ; 1999.722     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD41VoltageMute                                                                                 ;
; 1999.502 ; 1999.722     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.stbyCMD7PrgNeed                                                                                      ;
; 1999.502 ; 1999.722     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockRead                                                                                     ;
; 1999.502 ; 1999.722     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12PrgNeed                                                                         ;
; 1999.502 ; 1999.722     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25RespCheck                                                                       ;
; 1999.507 ; 1999.727     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockWriteWaitStatus                                                                          ;
; 1999.507 ; 1999.727     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufStatus                                                                   ;
; 1999.507 ; 1999.727     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufStatus                                                                  ;
; 1999.507 ; 1999.727     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitStatus                                                                           ;
; 1999.509 ; 1999.744     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0~portb_address_reg0                         ;
; 1999.509 ; 1999.744     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11~portb_address_reg0                        ;
; 1999.510 ; 1999.745     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0                                            ;
; 1999.510 ; 1999.745     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11                                           ;
; 1999.511 ; 1999.746     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3~portb_address_reg0                         ;
; 1999.512 ; 1999.747     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3                                            ;
; 1999.513 ; 1999.748     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5~portb_address_reg0                         ;
; 1999.513 ; 1999.733     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|ENA_COUNTER                                                                              ;
; 1999.514 ; 1999.749     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5                                            ;
; 1999.516 ; 1999.751     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18~portb_address_reg0                        ;
; 1999.517 ; 1999.752     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18                                           ;
; 1999.517 ; 1999.752     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19~portb_address_reg0                        ;
; 1999.518 ; 1999.753     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19                                           ;
; 1999.518 ; 1999.738     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|rden_b_store                    ;
; 1999.524 ; 1999.759     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15~portb_address_reg0                        ;
; 1999.525 ; 1999.760     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15                                           ;
; 1999.526 ; 1999.746     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD55WaitResp                                                                                    ;
; 1999.526 ; 1999.746     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD16WaitResp                                                                                 ;
; 1999.526 ; 1999.746     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD55WaitResp                                                                                 ;
; 1999.526 ; 1999.746     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD6WaitResp                                                                                  ;
; 1999.526 ; 1999.746     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCheckComplt                                                                          ;
; 1999.526 ; 1999.746     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|ENA_COUNTER                                                                      ;
; 1999.526 ; 1999.746     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[0]                                                             ;
; 1999.526 ; 1999.746     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[1]                                                             ;
; 1999.526 ; 1999.746     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[0]                                                                     ;
; 1999.526 ; 1999.746     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[1]                                                                     ;
; 1999.528 ; 1999.748     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|COMPLT                                                                            ;
; 1999.528 ; 1999.748     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25WaitResp                                                                        ;
; 1999.529 ; 1999.749     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|COMPLT                                                                 ;
; 1999.529 ; 1999.749     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT                                                                   ;
; 1999.529 ; 1999.764     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23~portb_address_reg0                        ;
; 1999.530 ; 1999.765     ; 0.235          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23                                           ;
; 1999.531 ; 1999.751     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fileSystemServer:fileSystemServerUnit|COMPLT                                                                                                 ;
; 1999.531 ; 1999.751     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.constructFATend                                                                                                                        ;
; 1999.531 ; 1999.751     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.shutingDownAfterStopRec                                                                                                                ;
; 1999.531 ; 1999.751     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.waitForCalcingCurAddr                                                                                                                  ;
; 1999.531 ; 1999.751     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.waitRECbegin                                                                                                                           ;
; 1999.531 ; 1999.751     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; state.writeBufStream                                                                                                                         ;
; 1999.538 ; 1999.758     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufFull                                                                     ;
; 1999.538 ; 1999.758     ; 0.220          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufFull                                                                    ;
+----------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; D[*]                ; EXT_USB_CLK         ; 3.107 ; 3.249 ; Rise       ; EXT_USB_CLK                                            ;
;  D[0]               ; EXT_USB_CLK         ; 1.817 ; 2.062 ; Rise       ; EXT_USB_CLK                                            ;
;  D[1]               ; EXT_USB_CLK         ; 2.581 ; 2.825 ; Rise       ; EXT_USB_CLK                                            ;
;  D[2]               ; EXT_USB_CLK         ; 2.026 ; 2.284 ; Rise       ; EXT_USB_CLK                                            ;
;  D[3]               ; EXT_USB_CLK         ; 3.107 ; 3.249 ; Rise       ; EXT_USB_CLK                                            ;
;  D[4]               ; EXT_USB_CLK         ; 2.976 ; 3.100 ; Rise       ; EXT_USB_CLK                                            ;
;  D[5]               ; EXT_USB_CLK         ; 2.705 ; 2.818 ; Rise       ; EXT_USB_CLK                                            ;
;  D[6]               ; EXT_USB_CLK         ; 2.993 ; 3.208 ; Rise       ; EXT_USB_CLK                                            ;
;  D[7]               ; EXT_USB_CLK         ; 2.828 ; 3.114 ; Rise       ; EXT_USB_CLK                                            ;
; RXF                 ; EXT_USB_CLK         ; 2.763 ; 2.948 ; Rise       ; EXT_USB_CLK                                            ;
; TXE                 ; EXT_USB_CLK         ; 2.649 ; 2.832 ; Rise       ; EXT_USB_CLK                                            ;
; SD_CMD              ; EXT_CLK             ; 4.010 ; 4.119 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 4.421 ; 4.515 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 4.421 ; 4.515 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 4.896 ; 4.872 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 4.896 ; 4.872 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; BUT                 ; EXT_CLK             ; 7.220 ; 7.437 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 3.868 ; 3.977 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 4.279 ; 4.373 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 4.279 ; 4.373 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 4.726 ; 4.702 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 4.726 ; 4.702 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.392 ; 2.655 ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 7.669 ; 7.802 ; Rise       ; altera_reserved_tck                                    ;
; ADC_INPUT1[*]       ; EXT_USB_CLK         ; 5.134 ; 5.300 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[0]      ; EXT_USB_CLK         ; 5.134 ; 5.290 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[1]      ; EXT_USB_CLK         ; 5.121 ; 5.300 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[2]      ; EXT_USB_CLK         ; 5.102 ; 5.276 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[3]      ; EXT_USB_CLK         ; 5.044 ; 5.249 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[4]      ; EXT_USB_CLK         ; 5.006 ; 5.216 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[5]      ; EXT_USB_CLK         ; 4.773 ; 5.003 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[6]      ; EXT_USB_CLK         ; 4.775 ; 5.005 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[7]      ; EXT_USB_CLK         ; 4.721 ; 4.960 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_INPUT2[*]       ; EXT_USB_CLK         ; 5.100 ; 5.332 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[0]      ; EXT_USB_CLK         ; 5.014 ; 5.229 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[1]      ; EXT_USB_CLK         ; 4.770 ; 5.005 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[2]      ; EXT_USB_CLK         ; 4.709 ; 4.962 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[3]      ; EXT_USB_CLK         ; 5.100 ; 5.332 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[4]      ; EXT_USB_CLK         ; 4.685 ; 4.946 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[5]      ; EXT_USB_CLK         ; 5.064 ; 5.289 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[6]      ; EXT_USB_CLK         ; 5.085 ; 5.297 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[7]      ; EXT_USB_CLK         ; 4.716 ; 4.893 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; RXF                 ; EXT_USB_CLK         ; 8.510 ; 8.383 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; TXE                 ; EXT_USB_CLK         ; 6.709 ; 7.043 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; D[*]                ; EXT_USB_CLK         ; 5.900 ; 6.063 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; 4.745 ; 4.957 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; 4.477 ; 4.757 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; 4.839 ; 5.015 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; 5.341 ; 5.425 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; 5.437 ; 5.491 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; 5.116 ; 5.443 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; 5.717 ; 6.061 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; 5.900 ; 6.063 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; D[*]                ; EXT_USB_CLK         ; -1.358 ; -1.582 ; Rise       ; EXT_USB_CLK                                            ;
;  D[0]               ; EXT_USB_CLK         ; -1.358 ; -1.582 ; Rise       ; EXT_USB_CLK                                            ;
;  D[1]               ; EXT_USB_CLK         ; -1.406 ; -1.621 ; Rise       ; EXT_USB_CLK                                            ;
;  D[2]               ; EXT_USB_CLK         ; -1.575 ; -1.821 ; Rise       ; EXT_USB_CLK                                            ;
;  D[3]               ; EXT_USB_CLK         ; -1.628 ; -1.809 ; Rise       ; EXT_USB_CLK                                            ;
;  D[4]               ; EXT_USB_CLK         ; -1.725 ; -1.886 ; Rise       ; EXT_USB_CLK                                            ;
;  D[5]               ; EXT_USB_CLK         ; -1.884 ; -2.018 ; Rise       ; EXT_USB_CLK                                            ;
;  D[6]               ; EXT_USB_CLK         ; -2.488 ; -2.685 ; Rise       ; EXT_USB_CLK                                            ;
;  D[7]               ; EXT_USB_CLK         ; -2.199 ; -2.464 ; Rise       ; EXT_USB_CLK                                            ;
; RXF                 ; EXT_USB_CLK         ; -2.215 ; -2.398 ; Rise       ; EXT_USB_CLK                                            ;
; TXE                 ; EXT_USB_CLK         ; -2.086 ; -2.277 ; Rise       ; EXT_USB_CLK                                            ;
; SD_CMD              ; EXT_CLK             ; -0.021 ; -0.212 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 0.341  ; 0.166  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 0.341  ; 0.166  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; -3.747 ; -3.725 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; -3.747 ; -3.725 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; BUT                 ; EXT_CLK             ; -4.822 ; -5.070 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 0.139  ; -0.052 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 0.501  ; 0.326  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 0.501  ; 0.326  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; -3.545 ; -3.523 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; -3.545 ; -3.523 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.932  ; 0.724  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; -1.078 ; -1.226 ; Rise       ; altera_reserved_tck                                    ;
; ADC_INPUT1[*]       ; EXT_USB_CLK         ; -3.925 ; -4.143 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[0]      ; EXT_USB_CLK         ; -4.322 ; -4.461 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[1]      ; EXT_USB_CLK         ; -4.310 ; -4.470 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[2]      ; EXT_USB_CLK         ; -4.292 ; -4.447 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[3]      ; EXT_USB_CLK         ; -4.236 ; -4.421 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[4]      ; EXT_USB_CLK         ; -4.199 ; -4.390 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[5]      ; EXT_USB_CLK         ; -3.975 ; -4.185 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[6]      ; EXT_USB_CLK         ; -3.978 ; -4.187 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[7]      ; EXT_USB_CLK         ; -3.925 ; -4.143 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_INPUT2[*]       ; EXT_USB_CLK         ; -3.891 ; -4.080 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[0]      ; EXT_USB_CLK         ; -4.207 ; -4.403 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[1]      ; EXT_USB_CLK         ; -3.973 ; -4.188 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[2]      ; EXT_USB_CLK         ; -3.914 ; -4.147 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[3]      ; EXT_USB_CLK         ; -4.289 ; -4.501 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[4]      ; EXT_USB_CLK         ; -3.891 ; -4.132 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[5]      ; EXT_USB_CLK         ; -4.254 ; -4.460 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[6]      ; EXT_USB_CLK         ; -4.275 ; -4.468 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[7]      ; EXT_USB_CLK         ; -3.925 ; -4.080 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; RXF                 ; EXT_USB_CLK         ; -5.182 ; -5.287 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; TXE                 ; EXT_USB_CLK         ; -4.699 ; -4.850 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; D[*]                ; EXT_USB_CLK         ; -3.671 ; -3.939 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; -3.914 ; -4.107 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; -3.671 ; -3.939 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; -4.005 ; -4.163 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; -4.484 ; -4.553 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; -4.577 ; -4.617 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; -4.288 ; -4.602 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; -4.865 ; -5.196 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; -5.040 ; -5.197 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; D[*]                ; EXT_CLK             ; 11.187 ; 11.206 ; Rise       ; EXT_CLK                                                ;
;  D[0]               ; EXT_CLK             ; 8.400  ; 8.351  ; Rise       ; EXT_CLK                                                ;
;  D[1]               ; EXT_CLK             ; 11.187 ; 11.206 ; Rise       ; EXT_CLK                                                ;
;  D[2]               ; EXT_CLK             ; 8.950  ; 8.891  ; Rise       ; EXT_CLK                                                ;
;  D[3]               ; EXT_CLK             ; 8.635  ; 8.554  ; Rise       ; EXT_CLK                                                ;
;  D[4]               ; EXT_CLK             ; 10.082 ; 9.937  ; Rise       ; EXT_CLK                                                ;
;  D[5]               ; EXT_CLK             ; 8.958  ; 8.826  ; Rise       ; EXT_CLK                                                ;
;  D[6]               ; EXT_CLK             ; 9.280  ; 9.190  ; Rise       ; EXT_CLK                                                ;
;  D[7]               ; EXT_CLK             ; 10.104 ; 10.017 ; Rise       ; EXT_CLK                                                ;
; OE                  ; EXT_CLK             ; 9.549  ; 9.564  ; Rise       ; EXT_CLK                                                ;
; RD                  ; EXT_CLK             ; 8.552  ; 8.852  ; Rise       ; EXT_CLK                                                ;
; WR                  ; EXT_CLK             ; 9.585  ; 9.277  ; Rise       ; EXT_CLK                                                ;
; SD_CLK              ; EXT_CLK             ; 8.122  ; 7.993  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD              ; EXT_CLK             ; 9.569  ; 9.363  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ;        ; 3.981  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 14.815 ; 14.323 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 13.308 ; 12.693 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 13.334 ; 12.736 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 14.815 ; 14.323 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 13.335 ; 12.719 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ; 8.282  ; 8.153  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 9.729  ; 9.523  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; LED                 ; EXT_CLK             ; 6.083  ; 5.789  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CLK              ; EXT_CLK             ;        ; 4.183  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 15.017 ; 14.525 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 13.510 ; 12.895 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 13.536 ; 12.938 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 15.017 ; 14.525 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 13.537 ; 12.921 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.705 ; 14.471 ; Fall       ; altera_reserved_tck                                    ;
; ADC_CLK1            ; EXT_USB_CLK         ; 5.236  ; 5.043  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CLK2            ; EXT_USB_CLK         ; 4.258  ; 4.176  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; D[*]                ; EXT_USB_CLK         ; 10.863 ; 10.882 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; 8.014  ; 8.027  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; 10.863 ; 10.882 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; 8.564  ; 8.567  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; 8.249  ; 8.230  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; 9.758  ; 9.613  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; 8.572  ; 8.502  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; 8.894  ; 8.866  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; 9.780  ; 9.693  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; OE                  ; EXT_USB_CLK         ; 11.881 ; 11.913 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; RD                  ; EXT_USB_CLK         ; 10.877 ; 11.201 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; WR                  ; EXT_USB_CLK         ; 11.010 ; 10.279 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; D[*]                ; EXT_CLK             ; 8.053  ; 8.045  ; Rise       ; EXT_CLK                                                ;
;  D[0]               ; EXT_CLK             ; 8.053  ; 8.045  ; Rise       ; EXT_CLK                                                ;
;  D[1]               ; EXT_CLK             ; 9.970  ; 9.816  ; Rise       ; EXT_CLK                                                ;
;  D[2]               ; EXT_CLK             ; 8.583  ; 8.564  ; Rise       ; EXT_CLK                                                ;
;  D[3]               ; EXT_CLK             ; 8.280  ; 8.240  ; Rise       ; EXT_CLK                                                ;
;  D[4]               ; EXT_CLK             ; 8.850  ; 8.533  ; Rise       ; EXT_CLK                                                ;
;  D[5]               ; EXT_CLK             ; 8.590  ; 8.503  ; Rise       ; EXT_CLK                                                ;
;  D[6]               ; EXT_CLK             ; 8.900  ; 8.852  ; Rise       ; EXT_CLK                                                ;
;  D[7]               ; EXT_CLK             ; 8.874  ; 8.614  ; Rise       ; EXT_CLK                                                ;
; OE                  ; EXT_CLK             ; 9.340  ; 9.360  ; Rise       ; EXT_CLK                                                ;
; RD                  ; EXT_CLK             ; 8.324  ; 8.615  ; Rise       ; EXT_CLK                                                ;
; WR                  ; EXT_CLK             ; 8.583  ; 8.291  ; Rise       ; EXT_CLK                                                ;
; SD_CLK              ; EXT_CLK             ; 3.694  ; 6.988  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD              ; EXT_CLK             ; 8.880  ; 8.680  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ;        ; 3.530  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 9.712  ; 9.563  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 9.712  ; 9.563  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 9.827  ; 9.750  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 11.217 ; 11.191 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 9.716  ; 9.563  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ; 3.836  ; 7.130  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 9.022  ; 8.822  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; LED                 ; EXT_CLK             ; 5.538  ; 5.255  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CLK              ; EXT_CLK             ;        ; 3.700  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 9.882  ; 9.733  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 9.882  ; 9.733  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 9.997  ; 9.920  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 11.387 ; 11.361 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 9.886  ; 9.733  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.409 ; 12.175 ; Fall       ; altera_reserved_tck                                    ;
; ADC_CLK1            ; EXT_USB_CLK         ; 4.726  ; 4.539  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CLK2            ; EXT_USB_CLK         ; 3.789  ; 3.709  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; D[*]                ; EXT_USB_CLK         ; 3.845  ; 3.704  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; 3.845  ; 3.704  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; 5.547  ; 5.464  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; 4.075  ; 3.890  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; 4.075  ; 3.898  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; 4.428  ; 4.182  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; 4.382  ; 4.160  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; 4.393  ; 4.178  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; 4.450  ; 4.260  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; OE                  ; EXT_USB_CLK         ; 10.089 ; 10.335 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; RD                  ; EXT_USB_CLK         ; 8.845  ; 9.239  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; WR                  ; EXT_USB_CLK         ; 7.537  ; 7.282  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------+
; D[*]       ; EXT_CLK     ; 8.046  ; 8.046  ; Rise       ; EXT_CLK                                                ;
;  D[0]      ; EXT_CLK     ; 8.050  ; 8.050  ; Rise       ; EXT_CLK                                                ;
;  D[1]      ; EXT_CLK     ; 8.053  ; 8.053  ; Rise       ; EXT_CLK                                                ;
;  D[2]      ; EXT_CLK     ; 8.046  ; 8.046  ; Rise       ; EXT_CLK                                                ;
;  D[3]      ; EXT_CLK     ; 8.046  ; 8.046  ; Rise       ; EXT_CLK                                                ;
;  D[4]      ; EXT_CLK     ; 8.347  ; 8.347  ; Rise       ; EXT_CLK                                                ;
;  D[5]      ; EXT_CLK     ; 8.385  ; 8.385  ; Rise       ; EXT_CLK                                                ;
;  D[6]      ; EXT_CLK     ; 8.673  ; 8.673  ; Rise       ; EXT_CLK                                                ;
;  D[7]      ; EXT_CLK     ; 8.663  ; 8.663  ; Rise       ; EXT_CLK                                                ;
; SD_CLK     ; EXT_CLK     ; 7.633  ; 7.633  ; Rise       ; EXT_CLK                                                ;
; SD_CMD     ; EXT_CLK     ; 9.880  ; 9.880  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]  ; EXT_CLK     ; 13.211 ; 13.211 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0] ; EXT_CLK     ; 13.893 ; 13.893 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1] ; EXT_CLK     ; 13.893 ; 13.893 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2] ; EXT_CLK     ; 13.211 ; 13.211 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3] ; EXT_CLK     ; 13.888 ; 13.888 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD     ; EXT_CLK     ; 10.040 ; 10.040 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]  ; EXT_CLK     ; 13.413 ; 13.413 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0] ; EXT_CLK     ; 14.095 ; 14.095 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1] ; EXT_CLK     ; 14.095 ; 14.095 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2] ; EXT_CLK     ; 13.413 ; 13.413 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3] ; EXT_CLK     ; 14.090 ; 14.090 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; D[*]       ; EXT_USB_CLK ; 10.378 ; 10.378 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]      ; EXT_USB_CLK ; 10.382 ; 10.382 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]      ; EXT_USB_CLK ; 10.385 ; 10.385 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]      ; EXT_USB_CLK ; 10.378 ; 10.378 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]      ; EXT_USB_CLK ; 10.378 ; 10.378 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]      ; EXT_USB_CLK ; 10.679 ; 10.679 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]      ; EXT_USB_CLK ; 10.717 ; 10.717 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]      ; EXT_USB_CLK ; 11.005 ; 11.005 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]      ; EXT_USB_CLK ; 10.995 ; 10.995 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------+
; D[*]       ; EXT_CLK     ; 7.292 ; 7.358 ; Rise       ; EXT_CLK                                                ;
;  D[0]      ; EXT_CLK     ; 7.296 ; 7.362 ; Rise       ; EXT_CLK                                                ;
;  D[1]      ; EXT_CLK     ; 7.299 ; 7.365 ; Rise       ; EXT_CLK                                                ;
;  D[2]      ; EXT_CLK     ; 7.292 ; 7.358 ; Rise       ; EXT_CLK                                                ;
;  D[3]      ; EXT_CLK     ; 7.292 ; 7.358 ; Rise       ; EXT_CLK                                                ;
;  D[4]      ; EXT_CLK     ; 7.582 ; 7.648 ; Rise       ; EXT_CLK                                                ;
;  D[5]      ; EXT_CLK     ; 7.618 ; 7.684 ; Rise       ; EXT_CLK                                                ;
;  D[6]      ; EXT_CLK     ; 7.894 ; 7.960 ; Rise       ; EXT_CLK                                                ;
;  D[7]      ; EXT_CLK     ; 7.884 ; 7.950 ; Rise       ; EXT_CLK                                                ;
; SD_CLK     ; EXT_CLK     ; 6.898 ; 6.964 ; Rise       ; EXT_CLK                                                ;
; SD_CMD     ; EXT_CLK     ; 8.385 ; 8.451 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]  ; EXT_CLK     ; 8.267 ; 8.333 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0] ; EXT_CLK     ; 8.920 ; 8.986 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1] ; EXT_CLK     ; 8.920 ; 8.986 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2] ; EXT_CLK     ; 8.267 ; 8.333 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3] ; EXT_CLK     ; 8.916 ; 8.982 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD     ; EXT_CLK     ; 8.527 ; 8.593 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]  ; EXT_CLK     ; 8.437 ; 8.503 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0] ; EXT_CLK     ; 9.090 ; 9.156 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1] ; EXT_CLK     ; 9.090 ; 9.156 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2] ; EXT_CLK     ; 8.437 ; 8.503 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3] ; EXT_CLK     ; 9.086 ; 9.152 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; D[*]       ; EXT_USB_CLK ; 8.041 ; 8.107 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]      ; EXT_USB_CLK ; 8.045 ; 8.111 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]      ; EXT_USB_CLK ; 8.048 ; 8.114 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]      ; EXT_USB_CLK ; 8.041 ; 8.107 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]      ; EXT_USB_CLK ; 8.041 ; 8.107 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]      ; EXT_USB_CLK ; 8.331 ; 8.397 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]      ; EXT_USB_CLK ; 8.367 ; 8.433 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]      ; EXT_USB_CLK ; 8.643 ; 8.709 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]      ; EXT_USB_CLK ; 8.633 ; 8.699 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+
; D[*]       ; EXT_CLK     ; 7.815     ; 7.952     ; Rise       ; EXT_CLK                                                ;
;  D[0]      ; EXT_CLK     ; 7.815     ; 7.952     ; Rise       ; EXT_CLK                                                ;
;  D[1]      ; EXT_CLK     ; 7.829     ; 7.966     ; Rise       ; EXT_CLK                                                ;
;  D[2]      ; EXT_CLK     ; 7.818     ; 7.955     ; Rise       ; EXT_CLK                                                ;
;  D[3]      ; EXT_CLK     ; 7.818     ; 7.955     ; Rise       ; EXT_CLK                                                ;
;  D[4]      ; EXT_CLK     ; 8.086     ; 8.223     ; Rise       ; EXT_CLK                                                ;
;  D[5]      ; EXT_CLK     ; 8.113     ; 8.250     ; Rise       ; EXT_CLK                                                ;
;  D[6]      ; EXT_CLK     ; 8.362     ; 8.499     ; Rise       ; EXT_CLK                                                ;
;  D[7]      ; EXT_CLK     ; 8.352     ; 8.489     ; Rise       ; EXT_CLK                                                ;
; SD_CLK     ; EXT_CLK     ; 7.331     ; 7.468     ; Rise       ; EXT_CLK                                                ;
; SD_CMD     ; EXT_CLK     ; 9.560     ; 9.697     ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]  ; EXT_CLK     ; 12.783    ; 12.920    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0] ; EXT_CLK     ; 13.392    ; 13.529    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1] ; EXT_CLK     ; 13.392    ; 13.529    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2] ; EXT_CLK     ; 12.783    ; 12.920    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3] ; EXT_CLK     ; 13.350    ; 13.487    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD     ; EXT_CLK     ; 9.720     ; 9.857     ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]  ; EXT_CLK     ; 12.985    ; 13.122    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0] ; EXT_CLK     ; 13.594    ; 13.731    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1] ; EXT_CLK     ; 13.594    ; 13.731    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2] ; EXT_CLK     ; 12.985    ; 13.122    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3] ; EXT_CLK     ; 13.552    ; 13.689    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; D[*]       ; EXT_USB_CLK ; 10.164    ; 10.301    ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]      ; EXT_USB_CLK ; 10.164    ; 10.301    ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]      ; EXT_USB_CLK ; 10.178    ; 10.315    ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]      ; EXT_USB_CLK ; 10.167    ; 10.304    ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]      ; EXT_USB_CLK ; 10.167    ; 10.304    ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]      ; EXT_USB_CLK ; 10.435    ; 10.572    ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]      ; EXT_USB_CLK ; 10.462    ; 10.599    ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]      ; EXT_USB_CLK ; 10.711    ; 10.848    ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]      ; EXT_USB_CLK ; 10.701    ; 10.838    ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+
; D[*]       ; EXT_CLK     ; 7.204     ; 7.204     ; Rise       ; EXT_CLK                                                ;
;  D[0]      ; EXT_CLK     ; 7.204     ; 7.204     ; Rise       ; EXT_CLK                                                ;
;  D[1]      ; EXT_CLK     ; 7.217     ; 7.217     ; Rise       ; EXT_CLK                                                ;
;  D[2]      ; EXT_CLK     ; 7.207     ; 7.207     ; Rise       ; EXT_CLK                                                ;
;  D[3]      ; EXT_CLK     ; 7.207     ; 7.207     ; Rise       ; EXT_CLK                                                ;
;  D[4]      ; EXT_CLK     ; 7.464     ; 7.464     ; Rise       ; EXT_CLK                                                ;
;  D[5]      ; EXT_CLK     ; 7.491     ; 7.491     ; Rise       ; EXT_CLK                                                ;
;  D[6]      ; EXT_CLK     ; 7.730     ; 7.730     ; Rise       ; EXT_CLK                                                ;
;  D[7]      ; EXT_CLK     ; 7.720     ; 7.720     ; Rise       ; EXT_CLK                                                ;
; SD_CLK     ; EXT_CLK     ; 6.739     ; 6.739     ; Rise       ; EXT_CLK                                                ;
; SD_CMD     ; EXT_CLK     ; 8.216     ; 8.216     ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]  ; EXT_CLK     ; 8.260     ; 8.260     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0] ; EXT_CLK     ; 8.845     ; 8.845     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1] ; EXT_CLK     ; 8.845     ; 8.845     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2] ; EXT_CLK     ; 8.260     ; 8.260     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3] ; EXT_CLK     ; 8.804     ; 8.804     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD     ; EXT_CLK     ; 8.358     ; 8.358     ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]  ; EXT_CLK     ; 8.430     ; 8.430     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0] ; EXT_CLK     ; 9.015     ; 9.015     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1] ; EXT_CLK     ; 9.015     ; 9.015     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2] ; EXT_CLK     ; 8.430     ; 8.430     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3] ; EXT_CLK     ; 8.974     ; 8.974     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; D[*]       ; EXT_USB_CLK ; 8.179     ; 8.179     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]      ; EXT_USB_CLK ; 8.179     ; 8.179     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]      ; EXT_USB_CLK ; 8.192     ; 8.192     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]      ; EXT_USB_CLK ; 8.182     ; 8.182     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]      ; EXT_USB_CLK ; 8.182     ; 8.182     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]      ; EXT_USB_CLK ; 8.439     ; 8.439     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]      ; EXT_USB_CLK ; 8.466     ; 8.466     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]      ; EXT_USB_CLK ; 8.705     ; 8.705     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]      ; EXT_USB_CLK ; 8.695     ; 8.695     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                            ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 40.02 MHz  ; 40.02 MHz       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;      ;
; 40.13 MHz  ; 40.13 MHz       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;      ;
; 56.16 MHz  ; 56.16 MHz       ; altera_reserved_tck                                    ;      ;
; 77.35 MHz  ; 77.35 MHz       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 78.7 MHz   ; 78.7 MHz        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 139.3 MHz  ; 139.3 MHz       ; EXT_CLK                                                ;      ;
; 160.72 MHz ; 160.72 MHz      ; EXT_USB_CLK                                            ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -4.330  ; -104.353      ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; -2.786  ; -262.140      ;
; EXT_USB_CLK                                            ; -2.655  ; -81.780       ;
; EXT_CLK                                                ; 12.821  ; 0.000         ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 15.392  ; 0.000         ;
; altera_reserved_tck                                    ; 41.097  ; 0.000         ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 494.985 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; EXT_USB_CLK                                            ; -1.647 ; -3.293        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; -1.477 ; -36.846       ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; -1.331 ; -15.313       ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.400  ; 0.000         ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.401  ; 0.000         ;
; EXT_CLK                                                ; 0.402  ; 0.000         ;
; altera_reserved_tck                                    ; 0.402  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                           ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -4.347 ; -163.770      ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 0.116  ; 0.000         ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 17.766 ; 0.000         ;
; altera_reserved_tck                                    ; 48.303 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                            ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; -0.669 ; -9.239        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; -0.527 ; -3.589        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.898  ; 0.000         ;
; altera_reserved_tck                                    ; 1.227  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+--------------------------------------------------------+----------+---------------+
; Clock                                                  ; Slack    ; End Point TNS ;
+--------------------------------------------------------+----------+---------------+
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 7.563    ; 0.000         ;
; EXT_USB_CLK                                            ; 7.972    ; 0.000         ;
; EXT_CLK                                                ; 9.578    ; 0.000         ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 21.405   ; 0.000         ;
; altera_reserved_tck                                    ; 49.451   ; 0.000         ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.697  ; 0.000         ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 1999.150 ; 0.000         ;
+--------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                            ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -4.330 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.700     ; 2.573      ;
; -4.330 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.700     ; 2.573      ;
; -4.330 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.700     ; 2.573      ;
; -4.059 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.734     ; 2.268      ;
; -4.059 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.734     ; 2.268      ;
; -4.059 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.734     ; 2.268      ;
; -4.059 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.734     ; 2.268      ;
; -4.059 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.734     ; 2.268      ;
; -3.891 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.028      ; 3.863      ;
; -3.764 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.028      ; 3.736      ;
; -3.742 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.068     ; 1.618      ;
; -3.727 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.069     ; 1.602      ;
; -3.694 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.067     ; 1.571      ;
; -3.694 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.067     ; 1.571      ;
; -3.690 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.067     ; 1.567      ;
; -3.679 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.068     ; 1.555      ;
; -3.676 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.068     ; 1.552      ;
; -3.637 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.028      ; 3.609      ;
; -3.627 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.028      ; 3.599      ;
; -3.512 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.028      ; 3.484      ;
; -3.500 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.069     ; 1.375      ;
; -3.486 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.028      ; 3.458      ;
; -3.408 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.013     ; 3.339      ;
; -3.328 ; RST                                                                                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.331     ; 2.977      ;
; -3.303 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.625     ; 1.622      ;
; -3.300 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.625     ; 1.619      ;
; -3.207 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.069     ; 1.082      ;
; -3.203 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.069     ; 1.078      ;
; 1.869  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.166     ; 6.300      ;
; 1.869  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.166     ; 6.300      ;
; 1.869  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.166     ; 6.300      ;
; 2.134  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.206     ; 5.995      ;
; 2.134  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.206     ; 5.995      ;
; 2.134  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.206     ; 5.995      ;
; 2.134  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.206     ; 5.995      ;
; 2.134  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.206     ; 5.995      ;
; 2.566  ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.421     ; 5.348      ;
; 3.012  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.290      ; 5.613      ;
; 3.012  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.290      ; 5.613      ;
; 3.012  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.290      ; 5.613      ;
; 3.087  ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.462     ; 4.786      ;
; 3.102  ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.462     ; 4.771      ;
; 3.233  ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.462     ; 4.640      ;
; 3.256  ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 1.664      ; 6.780      ;
; 3.289  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.262      ; 5.308      ;
; 3.289  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.262      ; 5.308      ;
; 3.289  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.262      ; 5.308      ;
; 3.289  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.262      ; 5.308      ;
; 3.289  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.262      ; 5.308      ;
; 3.394  ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 1.664      ; 6.642      ;
; 3.447  ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.421     ; 4.467      ;
; 3.454  ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.421     ; 4.460      ;
; 3.513  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 4.348      ;
; 3.523  ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                          ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 1.664      ; 6.513      ;
; 3.703  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 4.158      ;
; 3.708  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 4.153      ;
; 3.719  ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.421     ; 4.195      ;
; 3.766  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 4.095      ;
; 3.780  ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.421     ; 4.134      ;
; 3.786  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.469     ; 4.117      ;
; 3.802  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.469     ; 4.101      ;
; 3.827  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 4.034      ;
; 3.832  ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.421     ; 4.082      ;
; 3.849  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.469     ; 4.054      ;
; 3.875  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.426     ; 4.071      ;
; 3.885  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 3.976      ;
; 3.896  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.469     ; 4.007      ;
; 3.913  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.469     ; 3.990      ;
; 3.950  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 3.911      ;
; 4.061  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[1]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -1.849     ; 2.425      ;
; 4.065  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 3.796      ;
; 4.088  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[6]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -1.848     ; 2.399      ;
; 4.103  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[4]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -1.849     ; 2.383      ;
; 4.117  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[5]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -1.847     ; 2.371      ;
; 4.132  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[3]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -1.847     ; 2.356      ;
; 4.140  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 3.721      ;
; 4.145  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 3.716      ;
; 4.146  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[7]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -1.849     ; 2.340      ;
; 4.151  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[2]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -1.848     ; 2.336      ;
; 4.177  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 3.684      ;
; 4.198  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 3.663      ;
; 4.201  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.473     ; 3.661      ;
; 4.201  ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.421     ; 3.713      ;
; 4.249  ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                         ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 1.664      ; 5.787      ;
; 4.261  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 3.600      ;
; 4.264  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 3.597      ;
; 4.322  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 3.539      ;
; 4.385  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.473     ; 3.477      ;
; 4.409  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.473     ; 3.453      ;
; 4.409  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.473     ; 3.453      ;
; 4.453  ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.421     ; 3.461      ;
; 4.496  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 3.365      ;
; 4.503  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 3.358      ;
; 4.543  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.473     ; 3.319      ;
; 4.561  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.473     ; 3.301      ;
; 4.698  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.474     ; 3.163      ;
; 4.707  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.473     ; 3.155      ;
; 4.714  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.473     ; 3.148      ;
; 4.757  ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.462     ; 3.116      ;
; 4.817  ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.462     ; 3.056      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                 ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[16]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[17]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[18]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[19]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[20]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[21]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[22]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[23]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[24]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[25]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[26]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[27]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[28]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[29]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[30]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[31]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.035     ; 2.913      ;
; -2.463 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[22]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.053     ; 2.572      ;
; -2.463 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[23]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.053     ; 2.572      ;
; -2.463 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[24]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.053     ; 2.572      ;
; -2.463 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[25]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.053     ; 2.572      ;
; -2.463 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[26]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.053     ; 2.572      ;
; -2.463 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[27]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.053     ; 2.572      ;
; -2.463 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[28]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.053     ; 2.572      ;
; -2.463 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[29]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.053     ; 2.572      ;
; -2.463 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[30]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.053     ; 2.572      ;
; -2.463 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[31]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.053     ; 2.572      ;
; -2.448 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[8]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.046     ; 2.564      ;
; -2.448 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[9]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.046     ; 2.564      ;
; -2.448 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[10]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.046     ; 2.564      ;
; -2.448 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[11]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.046     ; 2.564      ;
; -2.448 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[12]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.046     ; 2.564      ;
; -2.448 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[13]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.046     ; 2.564      ;
; -2.448 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[14]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.046     ; 2.564      ;
; -2.448 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[15]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.046     ; 2.564      ;
; -2.319 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[0]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.602     ; 2.879      ;
; -2.319 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[1]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.602     ; 2.879      ;
; -2.319 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[2]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.602     ; 2.879      ;
; -2.319 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[3]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.602     ; 2.879      ;
; -2.319 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[4]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.602     ; 2.879      ;
; -2.319 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[5]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.602     ; 2.879      ;
; -2.319 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[6]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.602     ; 2.879      ;
; -2.319 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[7]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.602     ; 2.879      ;
; -2.308 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[0]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.599     ; 2.871      ;
; -2.308 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[1]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.599     ; 2.871      ;
; -2.308 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[2]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.599     ; 2.871      ;
; -2.308 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[7]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.599     ; 2.871      ;
; -2.308 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[8]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.599     ; 2.871      ;
; -2.308 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[10]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.599     ; 2.871      ;
; -2.308 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[11]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.599     ; 2.871      ;
; -2.308 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[13]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.599     ; 2.871      ;
; -2.308 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[14]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.599     ; 2.871      ;
; -2.197 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[3]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.612     ; 2.747      ;
; -2.197 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[4]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.612     ; 2.747      ;
; -2.197 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[5]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.612     ; 2.747      ;
; -2.197 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[6]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.612     ; 2.747      ;
; -2.197 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[9]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.612     ; 2.747      ;
; -2.197 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[12]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.612     ; 2.747      ;
; -2.197 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[15]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.612     ; 2.747      ;
; -1.959 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|COMPLT ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.050     ; 2.071      ;
; -1.955 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[16]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.604     ; 2.513      ;
; -1.955 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[17]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.604     ; 2.513      ;
; -1.955 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[18]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.604     ; 2.513      ;
; -1.955 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[19]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.604     ; 2.513      ;
; -1.955 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[20]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.604     ; 2.513      ;
; -1.955 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[21]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.604     ; 2.513      ;
; -1.799 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[11]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.067     ; 1.896      ;
; -1.799 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[12]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.067     ; 1.896      ;
; -1.799 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[13]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.067     ; 1.896      ;
; -1.799 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[14]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.067     ; 1.896      ;
; -1.799 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[15]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.067     ; 1.896      ;
; -1.799 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[16]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.067     ; 1.896      ;
; -1.799 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[17]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.067     ; 1.896      ;
; -1.799 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[18]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.067     ; 1.896      ;
; -1.799 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[19]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.067     ; 1.896      ;
; -1.799 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[20]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.067     ; 1.896      ;
; -1.786 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[10]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -2.080     ; 1.870      ;
; -1.761 ; RST                                                            ; peripheralController:peripheralControllerUnit|stateBUT.muteAfterButAction                               ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.046     ; 1.877      ;
; -1.699 ; RST                                                            ; peripheralController:peripheralControllerUnit|stateBUT.waitButPush                                      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.046     ; 1.815      ;
; -1.698 ; RST                                                            ; peripheralController:peripheralControllerUnit|stateBUT.initMute                                         ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.046     ; 1.814      ;
; -1.450 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterSlowMode[1]                                        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.671     ; 1.943      ;
; -1.436 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterSlowMode[20]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.667     ; 1.933      ;
; -1.436 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterSlowMode[21]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.667     ; 1.933      ;
; -1.436 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterSlowMode[22]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.667     ; 1.933      ;
; -1.406 ; RST                                                            ; peripheralController:peripheralControllerUnit|stateBUT.waitButPull                                      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.046     ; 1.522      ;
; -1.386 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[1]                                        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.680     ; 1.870      ;
; -1.386 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[3]                                        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.680     ; 1.870      ;
; -1.386 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[4]                                        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.680     ; 1.870      ;
; -1.386 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[5]                                        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.680     ; 1.870      ;
; -1.386 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[6]                                        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.680     ; 1.870      ;
; -1.386 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[7]                                        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.680     ; 1.870      ;
; -1.386 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[8]                                        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.680     ; 1.870      ;
; -1.386 ; RST                                                            ; peripheralController:peripheralControllerUnit|counterFastMode[9]                                        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.680     ; 1.870      ;
; -1.322 ; RST                                                            ; state.writeVolumeID13                                                                                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.625      ; 4.109      ;
; -1.304 ; RST                                                            ; state.writeVolumeID11                                                                                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.366      ; 3.832      ;
; -1.234 ; RST                                                            ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|COMPLT ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.047     ; 1.349      ;
; -1.176 ; RST                                                            ; state.muteAfterWriteFAT1Tail                                                                            ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.111      ; 3.449      ;
; -1.166 ; RST                                                            ; peripheralController:peripheralControllerUnit|stateBUT.confirmButPull                                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.046     ; 1.282      ;
; -1.162 ; RST                                                            ; peripheralController:peripheralControllerUnit|stateBUT.confirmButPush                                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -2.046     ; 1.278      ;
; -1.144 ; RST                                                            ; state.writeBlockFileHeader                                                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.710      ; 4.016      ;
; -1.142 ; peripheralController:peripheralControllerUnit|state.pullDownOE ; state.writeBufStream                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.664      ; 3.670      ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'EXT_USB_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -2.655 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.184      ; 2.823      ;
; -2.654 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.185      ; 2.823      ;
; -2.654 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.184      ; 2.822      ;
; -2.654 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.185      ; 2.823      ;
; -2.594 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.187      ; 2.765      ;
; -2.582 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.187      ; 2.753      ;
; -2.555 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.187      ; 2.726      ;
; -2.555 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.187      ; 2.726      ;
; -2.554 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.187      ; 2.725      ;
; -2.554 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.187      ; 2.725      ;
; -2.553 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.187      ; 2.724      ;
; -2.553 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.187      ; 2.724      ;
; -2.550 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.187      ; 2.721      ;
; -2.549 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.187      ; 2.720      ;
; -2.547 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.187      ; 2.718      ;
; -2.546 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.183      ; 2.713      ;
; -2.544 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.183      ; 2.711      ;
; -2.544 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.187      ; 2.715      ;
; -2.455 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.183      ; 2.622      ;
; -2.454 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.183      ; 2.621      ;
; -2.391 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.184      ; 2.559      ;
; -2.290 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.182      ; 2.456      ;
; -2.288 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.182      ; 2.454      ;
; -2.280 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.182      ; 2.446      ;
; -2.280 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.182      ; 2.446      ;
; -2.279 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.182      ; 2.445      ;
; -2.276 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.182      ; 2.442      ;
; -2.224 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.182      ; 2.390      ;
; -2.223 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.182      ; 2.389      ;
; -2.118 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.184      ; 2.286      ;
; -2.116 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.184      ; 2.284      ;
; -1.930 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.184      ; 2.098      ;
; -1.890 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.183      ; 2.057      ;
; -1.889 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.183      ; 2.056      ;
; 5.872  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.112      ; 2.495      ;
; 6.003  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.114      ; 2.366      ;
; 6.016  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.114      ; 2.353      ;
; 6.016  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.114      ; 2.353      ;
; 6.033  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.115      ; 2.337      ;
; 6.042  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.115      ; 2.328      ;
; 6.043  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.115      ; 2.327      ;
; 6.059  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.114      ; 2.310      ;
; 6.069  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.114      ; 2.300      ;
; 6.166  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.498      ; 3.587      ;
; 6.349  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.095      ; 2.001      ;
; 6.350  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.498      ; 3.403      ;
; 6.374  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.498      ; 3.379      ;
; 6.374  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.498      ; 3.379      ;
; 6.397  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.096      ; 1.954      ;
; 6.453  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.077      ; 1.879      ;
; 6.508  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.498      ; 3.245      ;
; 6.517  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.077      ; 1.815      ;
; 6.518  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.078      ; 1.815      ;
; 6.522  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.077      ; 1.810      ;
; 6.526  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.498      ; 3.227      ;
; 6.607  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.103      ; 1.751      ;
; 6.672  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.498      ; 3.081      ;
; 6.679  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.498      ; 3.074      ;
; 6.891  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.498      ; 2.862      ;
; 6.967  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.476      ; 2.764      ;
; 7.151  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.476      ; 2.580      ;
; 7.175  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.476      ; 2.556      ;
; 7.175  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.476      ; 2.556      ;
; 7.309  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.476      ; 2.422      ;
; 7.327  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.476      ; 2.404      ;
; 7.473  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.476      ; 2.258      ;
; 7.480  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.476      ; 2.251      ;
; 7.692  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.476      ; 2.039      ;
; 7.747  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.500      ; 2.008      ;
; 7.748  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.500      ; 2.007      ;
; 7.840  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.476      ; 1.891      ;
; 7.998  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.499      ; 1.756      ;
; 8.003  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.498      ; 1.750      ;
; 8.023  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.499      ; 1.731      ;
; 8.033  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.498      ; 1.720      ;
; 8.060  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.493      ; 1.688      ;
; 8.092  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.496      ; 1.659      ;
; 8.164  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.497      ; 1.588      ;
; 8.165  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.497      ; 1.587      ;
; 8.211  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.496      ; 1.540      ;
; 8.235  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.497      ; 1.517      ;
; 8.315  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.476      ; 1.416      ;
; 8.340  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.497      ; 1.412      ;
; 8.347  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.494      ; 1.402      ;
; 8.384  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.497      ; 1.368      ;
; 8.388  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 1.497      ; 1.364      ;
; 9.227  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 5.361      ; 4.389      ;
; 9.228  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 5.361      ; 4.388      ;
; 10.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.049     ; 6.175      ;
; 10.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8] ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.072     ; 6.152      ;
; 10.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.049     ; 6.148      ;
; 10.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.049     ; 6.143      ;
; 10.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.049     ; 6.142      ;
; 10.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.049     ; 6.142      ;
; 10.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.074     ; 6.094      ;
; 10.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.049     ; 6.118      ;
; 10.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.049     ; 6.114      ;
; 10.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.074     ; 6.067      ;
; 10.531 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.049     ; 6.088      ;
; 10.532 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.074     ; 6.062      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'EXT_CLK'                                                                          ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 12.821 ; RSTcounter[13] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.313     ; 6.868      ;
; 12.897 ; RSTcounter[10] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.313     ; 6.792      ;
; 12.918 ; RSTcounter[7]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.313     ; 6.771      ;
; 12.946 ; RSTcounter[14] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.313     ; 6.743      ;
; 13.092 ; RSTcounter[8]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.313     ; 6.597      ;
; 13.221 ; RSTcounter[9]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.313     ; 6.468      ;
; 13.281 ; RSTcounter[11] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.313     ; 6.408      ;
; 13.319 ; RSTcounter[12] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.313     ; 6.370      ;
; 13.667 ; RSTcounter[15] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.313     ; 6.022      ;
; 14.019 ; RSTcounter[18] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.314     ; 5.669      ;
; 14.033 ; RSTcounter[22] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.314     ; 5.655      ;
; 14.109 ; RSTcounter[3]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.313     ; 5.580      ;
; 14.195 ; RSTcounter[16] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.314     ; 5.493      ;
; 14.279 ; RSTcounter[21] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.314     ; 5.409      ;
; 14.283 ; RSTcounter[4]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.313     ; 5.406      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.333 ; RSTcounter[13] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.597      ;
; 14.347 ; RSTcounter[17] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.314     ; 5.341      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.409 ; RSTcounter[10] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.521      ;
; 14.411 ; RSTcounter[2]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.313     ; 5.278      ;
; 14.424 ; RSTcounter[20] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.314     ; 5.264      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.430 ; RSTcounter[7]  ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.500      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.458 ; RSTcounter[14] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.472      ;
; 14.484 ; RSTcounter[6]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.313     ; 5.205      ;
; 14.485 ; RSTcounter[13] ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.445      ;
; 14.501 ; RSTcounter[27] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.314     ; 5.187      ;
; 14.561 ; RSTcounter[10] ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.369      ;
; 14.574 ; RSTcounter[19] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.314     ; 5.114      ;
; 14.582 ; RSTcounter[7]  ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.348      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.604 ; RSTcounter[8]  ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.326      ;
; 14.610 ; RSTcounter[14] ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.072     ; 5.320      ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                             ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.392 ; peripheralController:peripheralControllerUnit|state.pullDownOE    ; state.writeBufStream                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.534      ; 3.670      ;
; 15.402 ; peripheralController:peripheralControllerUnit|state.pullDownOE    ; state.shutingDownAfterStopRec                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.534      ; 3.660      ;
; 15.405 ; peripheralController:peripheralControllerUnit|state.pullDownOE    ; state.waitRECbegin                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.534      ; 3.657      ;
; 15.506 ; peripheralController:peripheralControllerUnit|state.pullDownRD    ; state.writeBufStream                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.534      ; 3.556      ;
; 15.516 ; peripheralController:peripheralControllerUnit|state.pullDownRD    ; state.shutingDownAfterStopRec                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.534      ; 3.546      ;
; 15.519 ; peripheralController:peripheralControllerUnit|state.pullDownRD    ; state.waitRECbegin                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.534      ; 3.543      ;
; 15.583 ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|i[3]  ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -1.767     ; 4.904      ;
; 15.643 ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|i[1]  ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -1.767     ; 4.844      ;
; 15.735 ; peripheralController:peripheralControllerUnit|state.checkMess     ; state.writeBufStream                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.534      ; 3.327      ;
; 15.745 ; peripheralController:peripheralControllerUnit|state.checkMess     ; state.shutingDownAfterStopRec                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.534      ; 3.317      ;
; 15.748 ; peripheralController:peripheralControllerUnit|state.checkMess     ; state.waitRECbegin                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.534      ; 3.314      ;
; 15.759 ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|i[2]  ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -1.767     ; 4.728      ;
; 15.895 ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|i[0]  ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -1.767     ; 4.592      ;
; 16.099 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|COMPLT                        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -1.446     ; 4.709      ;
; 16.125 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[0]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.143     ; 5.986      ;
; 16.125 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[1]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.143     ; 5.986      ;
; 16.125 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[0]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.143     ; 5.986      ;
; 16.125 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[1]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.143     ; 5.986      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[7]  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[8]  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[9]  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[10] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[12] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[13] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[14] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[15] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[16] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[17] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[18] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[21] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[22] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[24] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.135 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[25] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 6.000      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[7]  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[8]  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[9]  ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[10] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[12] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[13] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[14] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[15] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[16] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[17] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[18] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[21] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[22] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[24] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.149 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|FIRST_CLUST_TO_UPDATE_FAT[25] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.119     ; 5.986      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[3]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[4]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[5]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[7]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[6]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[8]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[9]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[11]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[10]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[14]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[13]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[12]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[3]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[4]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[5]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[7]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[6]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[8]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[9]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[11]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[10]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[14]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[13]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.152 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[12]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.144     ; 5.958      ;
; 16.169 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[2]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.143     ; 5.942      ;
; 16.183 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[2]              ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.143     ; 5.928      ;
; 16.191 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|COMPLT                        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -1.446     ; 4.617      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[20]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[21]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[23]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[22]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[15]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[18]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[19]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[16]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[17]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[26]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[24]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[8]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[25]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[20]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[21]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[23]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[22]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[15]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[18]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[19]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[16]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[17]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[26]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[24]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.192 ; fileSystemServer:fileSystemServerUnit|counter[4]                  ; fileSystemServer:fileSystemServerUnit|CLUST_NUM_EOF[25]             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 22.262       ; -0.145     ; 5.917      ;
; 16.218 ; peripheralController:peripheralControllerUnit|state.waitRECStatus ; state.writeBufStream                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 2.534      ; 2.844      ;
+--------+-------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 9.090      ;
; 41.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 8.940      ;
; 41.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 8.624      ;
; 41.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 8.568      ;
; 43.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 7.061      ;
; 43.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 6.974      ;
; 43.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 6.873      ;
; 43.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 6.848      ;
; 43.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 6.793      ;
; 43.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 6.779      ;
; 43.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 6.677      ;
; 43.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 6.612      ;
; 43.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 6.556      ;
; 43.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 6.511      ;
; 44.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 5.851      ;
; 45.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 4.918      ;
; 46.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 3.952      ;
; 46.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.808      ;
; 46.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.613      ;
; 46.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.587      ;
; 46.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 3.519      ;
; 46.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 3.327      ;
; 47.131 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.047      ;
; 48.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 1.256      ;
; 93.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.515      ;
; 93.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.500      ;
; 93.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.497      ;
; 93.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.492      ;
; 93.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.332      ;
; 93.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.318      ;
; 93.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.317      ;
; 93.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.316      ;
; 93.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.315      ;
; 93.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.310      ;
; 93.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.317      ;
; 93.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.314      ;
; 93.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.303      ;
; 93.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.309      ;
; 93.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.301      ;
; 93.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.299      ;
; 93.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.297      ;
; 93.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.296      ;
; 93.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.295      ;
; 93.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.294      ;
; 93.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.292      ;
; 93.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.287      ;
; 93.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.135      ;
; 93.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.134      ;
; 93.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.133      ;
; 93.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.132      ;
; 93.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.113      ;
; 93.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.120      ;
; 93.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.112      ;
; 93.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.111      ;
; 93.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.118      ;
; 93.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.110      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.116      ;
; 93.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.114      ;
; 93.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.113      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.111      ;
; 93.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.098      ;
; 93.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.096      ;
; 93.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.094      ;
; 93.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.092      ;
; 93.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.091      ;
; 93.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.089      ;
; 93.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.048      ;
; 93.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.048      ;
; 93.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.048      ;
; 93.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.048      ;
; 93.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.048      ;
; 93.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.048      ;
; 93.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.048      ;
; 93.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.048      ;
; 93.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.048      ;
; 93.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.048      ;
; 93.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 6.012      ;
; 93.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.997      ;
; 93.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.994      ;
; 93.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.989      ;
; 94.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.892      ;
; 94.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.892      ;
; 94.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.892      ;
; 94.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.892      ;
; 94.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.892      ;
; 94.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.892      ;
; 94.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.892      ;
; 94.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.892      ;
; 94.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.892      ;
; 94.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.892      ;
; 94.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.858      ;
; 94.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.858      ;
; 94.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.858      ;
; 94.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.858      ;
; 94.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.858      ;
; 94.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.858      ;
; 94.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.858      ;
; 94.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.858      ;
; 94.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.858      ;
; 94.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.858      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+---------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 494.985 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[0]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.951      ;
; 494.985 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[1]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.951      ;
; 494.985 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[2]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.951      ;
; 494.985 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[3]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.951      ;
; 494.985 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[4]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.951      ;
; 494.985 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[5]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.951      ;
; 494.985 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[6]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.951      ;
; 495.233 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|AVG1[7]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.035     ; 4.714      ;
; 495.233 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|AVG1[5]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.035     ; 4.714      ;
; 495.233 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|AVG1[3]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.035     ; 4.714      ;
; 495.233 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|AVG1[0]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.035     ; 4.714      ;
; 495.243 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[176] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.694      ;
; 495.243 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[192] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.694      ;
; 495.243 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[178] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.694      ;
; 495.243 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[194] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.694      ;
; 495.243 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[179] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.694      ;
; 495.243 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[195] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.694      ;
; 495.243 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[180] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.694      ;
; 495.243 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[196] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.694      ;
; 495.243 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[197] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.694      ;
; 495.243 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[182] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.694      ;
; 495.243 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[198] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.694      ;
; 495.243 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[183] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.694      ;
; 495.243 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[199] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.694      ;
; 495.244 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[160] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.693      ;
; 495.244 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[146] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.693      ;
; 495.244 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[162] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.693      ;
; 495.244 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[163] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.693      ;
; 495.244 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[164] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.693      ;
; 495.244 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[165] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.693      ;
; 495.244 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[181] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.693      ;
; 495.244 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[166] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.693      ;
; 495.244 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[167] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.693      ;
; 495.323 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|AVG1[7]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.035     ; 4.624      ;
; 495.323 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|AVG1[5]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.035     ; 4.624      ;
; 495.323 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|AVG1[3]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.035     ; 4.624      ;
; 495.323 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|AVG1[0]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.035     ; 4.624      ;
; 495.326 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[0]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.610      ;
; 495.326 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[1]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.610      ;
; 495.326 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[2]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.610      ;
; 495.326 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[3]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.610      ;
; 495.326 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[4]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.610      ;
; 495.326 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[5]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.610      ;
; 495.326 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[6]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.610      ;
; 495.333 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[176] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.604      ;
; 495.333 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[192] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.604      ;
; 495.333 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[178] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.604      ;
; 495.333 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[194] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.604      ;
; 495.333 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[179] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.604      ;
; 495.333 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[195] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.604      ;
; 495.333 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[180] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.604      ;
; 495.333 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[196] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.604      ;
; 495.333 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[197] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.604      ;
; 495.333 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[182] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.604      ;
; 495.333 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[198] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.604      ;
; 495.333 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[183] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.604      ;
; 495.333 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[199] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.604      ;
; 495.334 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[160] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.603      ;
; 495.334 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[146] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.603      ;
; 495.334 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[162] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.603      ;
; 495.334 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[163] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.603      ;
; 495.334 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[164] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.603      ;
; 495.334 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[165] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.603      ;
; 495.334 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[181] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.603      ;
; 495.334 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[166] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.603      ;
; 495.334 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[167] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.603      ;
; 495.338 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|AVG1[7]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.035     ; 4.609      ;
; 495.338 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|AVG1[5]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.035     ; 4.609      ;
; 495.338 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|AVG1[3]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.035     ; 4.609      ;
; 495.338 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|AVG1[0]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.035     ; 4.609      ;
; 495.348 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[176] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.589      ;
; 495.348 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[192] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.589      ;
; 495.348 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[178] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.589      ;
; 495.348 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[194] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.589      ;
; 495.348 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[179] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.589      ;
; 495.348 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[195] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.589      ;
; 495.348 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[180] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.589      ;
; 495.348 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[196] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.589      ;
; 495.348 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[197] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.589      ;
; 495.348 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[182] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.589      ;
; 495.348 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[198] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.589      ;
; 495.348 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[183] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.589      ;
; 495.348 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[199] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.589      ;
; 495.349 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[160] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.588      ;
; 495.349 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[146] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.588      ;
; 495.349 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[162] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.588      ;
; 495.349 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[163] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.588      ;
; 495.349 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[164] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.588      ;
; 495.349 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[165] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.588      ;
; 495.349 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[181] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.588      ;
; 495.349 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[166] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.588      ;
; 495.349 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[167] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.045     ; 4.588      ;
; 495.423 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[64]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.513      ;
; 495.423 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[96]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.513      ;
; 495.423 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[112] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.513      ;
; 495.423 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[65]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.513      ;
; 495.423 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[113] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.513      ;
; 495.423 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[114] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.513      ;
; 495.423 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[115] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.513      ;
; 495.423 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[116] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.046     ; 4.513      ;
+---------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'EXT_USB_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -1.647 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                                                                                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 5.662      ; 4.280      ;
; -1.646 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 5.662      ; 4.281      ;
; -0.431 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                                                                                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 2.338      ; 2.172      ;
; -0.430 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 2.338      ; 2.173      ;
; -0.299 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                                                                                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 2.338      ; 2.304      ;
; -0.298 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 2.338      ; 2.305      ;
; 0.323  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.420      ; 0.973      ;
; 0.373  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.423      ; 1.026      ;
; 0.385  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.423      ; 1.038      ;
; 0.390  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.421      ; 1.041      ;
; 0.390  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.421      ; 1.041      ;
; 0.392  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.420      ; 1.042      ;
; 0.393  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.425      ; 1.048      ;
; 0.393  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.423      ; 1.046      ;
; 0.395  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.424      ; 1.049      ;
; 0.397  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.429      ; 1.056      ;
; 0.398  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.428      ; 1.056      ;
; 0.398  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.420      ; 1.048      ;
; 0.399  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.427      ; 1.056      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.403  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.421      ; 1.054      ;
; 0.405  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.421      ; 1.056      ;
; 0.411  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.425      ; 1.066      ;
; 0.413  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.422      ; 1.065      ;
; 0.414  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.429      ; 1.073      ;
; 0.415  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.427      ; 1.072      ;
; 0.416  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.427      ; 1.073      ;
; 0.420  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.427      ; 1.077      ;
; 0.425  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.427      ; 1.082      ;
; 0.425  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.422      ; 1.077      ;
; 0.430  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.420      ; 1.080      ;
; 0.432  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.427      ; 1.089      ;
; 0.432  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.427      ; 1.089      ;
; 0.435  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.421      ; 1.086      ;
; 0.436  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.419      ; 1.085      ;
; 0.442  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.422      ; 1.094      ;
; 0.442  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.421      ; 1.093      ;
; 0.447  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.715      ;
; 0.447  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.716      ;
; 0.448  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.716      ;
; 0.448  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.716      ;
; 0.448  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.716      ;
; 0.448  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.420      ; 1.098      ;
; 0.448  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.425      ; 1.103      ;
; 0.455  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.419      ; 1.104      ;
; 0.457  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.422      ; 1.109      ;
; 0.458  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.425      ; 1.113      ;
; 0.462  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.420      ; 1.112      ;
; 0.464  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.732      ;
; 0.464  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.732      ;
; 0.466  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.735      ;
; 0.466  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.419      ; 1.115      ;
; 0.467  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.735      ;
; 0.467  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.735      ;
; 0.467  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.735      ;
; 0.467  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.736      ;
; 0.467  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.735      ;
; 0.467  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.736      ;
; 0.467  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.736      ;
; 0.467  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.735      ;
; 0.467  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.736      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.736      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.736      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.736      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.736      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.736      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.736      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.736      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.420      ; 1.118      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.736      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.736      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.737      ;
; 0.468  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.737      ;
; 0.469  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.738      ;
; 0.469  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.074      ; 0.738      ;
; 0.469  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.073      ; 0.737      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                       ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.477 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 2.432      ;
; -1.449 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 2.460      ;
; -1.449 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 2.460      ;
; -1.371 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 2.538      ;
; -1.343 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 2.566      ;
; -1.343 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 2.566      ;
; -0.990 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 2.919      ;
; -0.962 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 2.947      ;
; -0.962 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 2.947      ;
; -0.812 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 3.097      ;
; -0.784 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 3.125      ;
; -0.784 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 3.125      ;
; -0.690 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 3.219      ;
; -0.662 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 3.247      ;
; -0.662 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.554      ; 3.247      ;
; -0.394 ; RST                                                                 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[4]                        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 2.851      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[16]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[17]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[18]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[19]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[20]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[21]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[22]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[23]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[24]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[25]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[26]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[27]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[28]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[29]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[30]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.336 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[31]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.945      ; 2.900      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[16]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[17]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[18]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[19]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[20]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[21]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[22]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[23]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[24]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[25]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[26]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[27]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[28]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[29]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[30]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.288 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[31]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.948      ; 2.951      ;
; -0.275 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[2]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 2.972      ;
; -0.275 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[3]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 2.972      ;
; -0.275 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[0]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 2.972      ;
; -0.275 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[130] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 2.972      ;
; -0.275 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[129] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 2.972      ;
; -0.275 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[131] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 2.972      ;
; -0.275 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[128] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 2.972      ;
; -0.263 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|respBegin              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 2.983      ;
; -0.263 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|enaCRC                 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 2.983      ;
; -0.263 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[7]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 2.983      ;
; -0.263 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[8]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 2.983      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[16]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[17]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[18]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[19]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[20]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[21]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[22]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[23]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[24]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[25]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[26]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[27]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[28]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[29]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[30]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.259 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[31]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.952      ; 2.984      ;
; -0.255 ; RST                                                                 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|ERROR                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 2.991      ;
; -0.243 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[23]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.003      ;
; -0.243 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[20]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.003      ;
; -0.243 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[17]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.003      ;
; -0.243 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[19]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.003      ;
; -0.243 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[21]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.003      ;
; -0.243 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[47]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.003      ;
; -0.215 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|enaCRC                    ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.031      ;
; -0.215 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[8]      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.031      ;
; -0.215 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[41]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.031      ;
; -0.215 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[46]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.031      ;
; -0.215 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[43]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.031      ;
; -0.215 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[42]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.031      ;
; -0.215 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[44]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.031      ;
; -0.215 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[45]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.031      ;
; -0.214 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|enaCRC                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.032      ;
; -0.203 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[1]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.957      ; 3.045      ;
; -0.203 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[4]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.957      ; 3.045      ;
; -0.203 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[132] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.957      ; 3.045      ;
; -0.203 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[135] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.957      ; 3.045      ;
; -0.203 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[134] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.957      ; 3.045      ;
; -0.203 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[133] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.957      ; 3.045      ;
; -0.203 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[5]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.957      ; 3.045      ;
; -0.203 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[6]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.957      ; 3.045      ;
; -0.197 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|respBegin                 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.955      ; 3.049      ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                       ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.331 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 2.432      ;
; -1.303 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 2.460      ;
; -1.303 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 2.460      ;
; -1.225 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 2.538      ;
; -1.197 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 2.566      ;
; -1.197 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 2.566      ;
; -0.844 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 2.919      ;
; -0.816 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 2.947      ;
; -0.816 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 2.947      ;
; -0.666 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 3.097      ;
; -0.638 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 3.125      ;
; -0.638 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 3.125      ;
; -0.544 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.writeBufStream                                                                          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 3.219      ;
; -0.516 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.waitRECbegin                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 3.247      ;
; -0.516 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.shutingDownAfterStopRec                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.408      ; 3.247      ;
; -0.252 ; RST                                                                 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[4]                        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 2.851      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[16]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[17]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[18]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[19]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[20]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[21]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[22]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[23]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[24]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[25]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[26]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[27]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[28]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[29]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[30]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.194 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|i[31]                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.799      ; 2.900      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[16]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[17]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[18]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[19]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[20]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[21]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[22]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[23]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[24]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[25]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[26]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[27]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[28]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[29]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[30]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.146 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|i[31]                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.802      ; 2.951      ;
; -0.133 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[2]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 2.972      ;
; -0.133 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[3]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 2.972      ;
; -0.133 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[0]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 2.972      ;
; -0.133 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[130] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 2.972      ;
; -0.133 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[129] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 2.972      ;
; -0.133 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[131] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 2.972      ;
; -0.133 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[128] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 2.972      ;
; -0.121 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|respBegin              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 2.983      ;
; -0.121 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|enaCRC                 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 2.983      ;
; -0.121 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[7]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 2.983      ;
; -0.121 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[8]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 2.983      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[16]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[17]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[18]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[19]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[20]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[21]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[22]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[23]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[24]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[25]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[26]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[27]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[28]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[29]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[30]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.117 ; RST                                                                 ; muteCounter:muteBetweenAllocationStatesUnit|i[31]                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.806      ; 2.984      ;
; -0.113 ; RST                                                                 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|ERROR                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 2.991      ;
; -0.101 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[23]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.003      ;
; -0.101 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[20]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.003      ;
; -0.101 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[17]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.003      ;
; -0.101 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[19]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.003      ;
; -0.101 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[21]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.003      ;
; -0.101 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[47]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.003      ;
; -0.073 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|enaCRC                    ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.031      ;
; -0.073 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[8]      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.031      ;
; -0.073 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[41]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.031      ;
; -0.073 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[46]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.031      ;
; -0.073 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[43]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.031      ;
; -0.073 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[42]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.031      ;
; -0.073 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[44]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.031      ;
; -0.073 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[45]     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.031      ;
; -0.072 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|enaCRC                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.032      ;
; -0.061 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[1]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.811      ; 3.045      ;
; -0.061 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[4]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.811      ; 3.045      ;
; -0.061 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[132] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.811      ; 3.045      ;
; -0.061 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[135] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.811      ; 3.045      ;
; -0.061 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[134] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.811      ; 3.045      ;
; -0.061 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[133] ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.811      ; 3.045      ;
; -0.061 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[5]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.811      ; 3.045      ;
; -0.061 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[6]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.811      ; 3.045      ;
; -0.055 ; RST                                                                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|respBegin                 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.809      ; 3.049      ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.400 ; movingAverage:movingAverageUnit|muteCountersTimer[0] ; movingAverage:movingAverageUnit|muteCountersTimer[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; movingAverage:movingAverageUnit|muteCountersTimer[1] ; movingAverage:movingAverageUnit|muteCountersTimer[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.405 ; movingAverage:movingAverageUnit|counter[1]           ; movingAverage:movingAverageUnit|counter[1]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; movingAverage:movingAverageUnit|counter[2]           ; movingAverage:movingAverageUnit|counter[2]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.420 ; movingAverage:movingAverageUnit|counter[0]           ; movingAverage:movingAverageUnit|counter[0]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.684      ;
; 0.453 ; movingAverage:movingAverageUnit|muteCountersTimer[1] ; movingAverage:movingAverageUnit|muteCountersTimer[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.722      ;
; 0.469 ; movingAverage:movingAverageUnit|sum1[4]              ; movingAverage:movingAverageUnit|AVG1[0]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; movingAverage:movingAverageUnit|sum2[6]              ; movingAverage:movingAverageUnit|AVG2[2]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.472 ; movingAverage:movingAverageUnit|sum2[11]             ; movingAverage:movingAverageUnit|AVG2[7]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; movingAverage:movingAverageUnit|sum2[9]              ; movingAverage:movingAverageUnit|AVG2[5]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.476 ; movingAverage:movingAverageUnit|muteCountersTimer[1] ; movingAverage:movingAverageUnit|ENA_COUNTER          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; movingAverage:movingAverageUnit|initialReg2[197]     ; movingAverage:movingAverageUnit|initialReg2[213]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.743      ;
; 0.478 ; movingAverage:movingAverageUnit|initialReg1[132]     ; movingAverage:movingAverageUnit|initialReg1[148]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; movingAverage:movingAverageUnit|initialReg1[135]     ; movingAverage:movingAverageUnit|initialReg1[151]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; movingAverage:movingAverageUnit|initialReg1[131]     ; movingAverage:movingAverageUnit|initialReg1[147]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; movingAverage:movingAverageUnit|initialReg1[101]     ; movingAverage:movingAverageUnit|initialReg1[117]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; movingAverage:movingAverageUnit|initialReg2[35]      ; movingAverage:movingAverageUnit|initialReg2[51]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; movingAverage:movingAverageUnit|initialReg1[193]     ; movingAverage:movingAverageUnit|initialReg1[209]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; movingAverage:movingAverageUnit|initialReg2[128]     ; movingAverage:movingAverageUnit|initialReg2[144]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; movingAverage:movingAverageUnit|initialReg1[35]      ; movingAverage:movingAverageUnit|initialReg1[51]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.490 ; movingAverage:movingAverageUnit|initialReg2[167]     ; movingAverage:movingAverageUnit|initialReg2[183]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; movingAverage:movingAverageUnit|initialReg1[176]     ; movingAverage:movingAverageUnit|initialReg1[192]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.758      ;
; 0.491 ; movingAverage:movingAverageUnit|initialReg1[165]     ; movingAverage:movingAverageUnit|initialReg1[181]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.758      ;
; 0.494 ; movingAverage:movingAverageUnit|initialReg1[161]     ; movingAverage:movingAverageUnit|initialReg1[177]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; movingAverage:movingAverageUnit|initialReg1[146]     ; movingAverage:movingAverageUnit|initialReg1[162]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; movingAverage:movingAverageUnit|initialReg1[133]     ; movingAverage:movingAverageUnit|initialReg1[149]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.495 ; movingAverage:movingAverageUnit|initialReg1[145]     ; movingAverage:movingAverageUnit|initialReg1[161]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.761      ;
; 0.528 ; movingAverage:movingAverageUnit|counter[0]           ; movingAverage:movingAverageUnit|counter[1]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.792      ;
; 0.529 ; movingAverage:movingAverageUnit|counter[0]           ; movingAverage:movingAverageUnit|counter[2]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.793      ;
; 0.608 ; movingAverage:movingAverageUnit|initialReg1[37]      ; movingAverage:movingAverageUnit|initialReg1[53]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.609 ; movingAverage:movingAverageUnit|sum2[4]              ; movingAverage:movingAverageUnit|AVG2[0]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.877      ;
; 0.611 ; movingAverage:movingAverageUnit|initialReg1[148]     ; movingAverage:movingAverageUnit|initialReg1[164]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.879      ;
; 0.613 ; movingAverage:movingAverageUnit|initialReg2[160]     ; movingAverage:movingAverageUnit|initialReg2[176]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.881      ;
; 0.615 ; movingAverage:movingAverageUnit|initialReg2[132]     ; movingAverage:movingAverageUnit|initialReg2[148]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.882      ;
; 0.616 ; movingAverage:movingAverageUnit|initialReg1[166]     ; movingAverage:movingAverageUnit|initialReg1[182]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.883      ;
; 0.617 ; movingAverage:movingAverageUnit|initialReg1[100]     ; movingAverage:movingAverageUnit|initialReg1[116]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.884      ;
; 0.618 ; movingAverage:movingAverageUnit|initialReg2[34]      ; movingAverage:movingAverageUnit|initialReg2[50]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.885      ;
; 0.619 ; movingAverage:movingAverageUnit|initialReg1[160]     ; movingAverage:movingAverageUnit|initialReg1[176]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.886      ;
; 0.619 ; movingAverage:movingAverageUnit|initialReg1[99]      ; movingAverage:movingAverageUnit|initialReg1[115]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.886      ;
; 0.620 ; movingAverage:movingAverageUnit|initialReg1[103]     ; movingAverage:movingAverageUnit|initialReg1[119]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.887      ;
; 0.621 ; movingAverage:movingAverageUnit|initialReg2[81]      ; movingAverage:movingAverageUnit|initialReg2[97]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.626 ; movingAverage:movingAverageUnit|initialReg1[130]     ; movingAverage:movingAverageUnit|initialReg1[146]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.894      ;
; 0.626 ; movingAverage:movingAverageUnit|initialReg2[151]     ; movingAverage:movingAverageUnit|initialReg2[167]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.894      ;
; 0.628 ; movingAverage:movingAverageUnit|initialReg2[20]      ; movingAverage:movingAverageUnit|initialReg2[36]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.629 ; movingAverage:movingAverageUnit|initialReg1[17]      ; movingAverage:movingAverageUnit|initialReg1[33]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.897      ;
; 0.630 ; movingAverage:movingAverageUnit|initialReg2[53]      ; movingAverage:movingAverageUnit|initialReg2[69]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.897      ;
; 0.630 ; movingAverage:movingAverageUnit|initialReg2[213]     ; movingAverage:movingAverageUnit|initialReg2[229]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.897      ;
; 0.635 ; movingAverage:movingAverageUnit|initialReg1[163]     ; movingAverage:movingAverageUnit|initialReg1[179]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.902      ;
; 0.635 ; movingAverage:movingAverageUnit|initialReg2[38]      ; movingAverage:movingAverageUnit|initialReg2[54]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.902      ;
; 0.636 ; movingAverage:movingAverageUnit|initialReg1[32]      ; movingAverage:movingAverageUnit|initialReg1[48]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.903      ;
; 0.636 ; movingAverage:movingAverageUnit|initialReg1[164]     ; movingAverage:movingAverageUnit|initialReg1[180]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.903      ;
; 0.636 ; movingAverage:movingAverageUnit|initialReg2[165]     ; movingAverage:movingAverageUnit|initialReg2[181]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.904      ;
; 0.637 ; movingAverage:movingAverageUnit|initialReg1[65]      ; movingAverage:movingAverageUnit|initialReg1[81]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.904      ;
; 0.637 ; movingAverage:movingAverageUnit|initialReg2[37]      ; movingAverage:movingAverageUnit|initialReg2[53]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.904      ;
; 0.639 ; movingAverage:movingAverageUnit|initialReg2[131]     ; movingAverage:movingAverageUnit|initialReg2[147]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.906      ;
; 0.639 ; movingAverage:movingAverageUnit|initialReg2[101]     ; movingAverage:movingAverageUnit|initialReg2[117]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.906      ;
; 0.640 ; movingAverage:movingAverageUnit|initialReg1[33]      ; movingAverage:movingAverageUnit|initialReg1[49]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.907      ;
; 0.640 ; movingAverage:movingAverageUnit|initialReg2[133]     ; movingAverage:movingAverageUnit|initialReg2[149]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.907      ;
; 0.642 ; movingAverage:movingAverageUnit|initialReg2[208]     ; movingAverage:movingAverageUnit|initialReg2[224]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.909      ;
; 0.643 ; movingAverage:movingAverageUnit|initialReg1[38]      ; movingAverage:movingAverageUnit|initialReg1[54]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.910      ;
; 0.643 ; movingAverage:movingAverageUnit|initialReg2[97]      ; movingAverage:movingAverageUnit|initialReg2[113]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.910      ;
; 0.645 ; movingAverage:movingAverageUnit|initialReg2[129]     ; movingAverage:movingAverageUnit|initialReg2[145]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; movingAverage:movingAverageUnit|sum2[8]              ; movingAverage:movingAverageUnit|AVG2[4]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.646 ; movingAverage:movingAverageUnit|sum1[11]             ; movingAverage:movingAverageUnit|AVG1[7]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; movingAverage:movingAverageUnit|sum1[7]              ; movingAverage:movingAverageUnit|AVG1[3]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; movingAverage:movingAverageUnit|sum1[9]              ; movingAverage:movingAverageUnit|AVG1[5]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.648 ; movingAverage:movingAverageUnit|initialReg1[211]     ; movingAverage:movingAverageUnit|initialReg1[227]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; movingAverage:movingAverageUnit|initialReg1[134]     ; movingAverage:movingAverageUnit|initialReg1[150]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.649 ; movingAverage:movingAverageUnit|initialReg1[147]     ; movingAverage:movingAverageUnit|initialReg1[163]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.917      ;
; 0.649 ; movingAverage:movingAverageUnit|initialReg2[149]     ; movingAverage:movingAverageUnit|initialReg2[165]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.917      ;
; 0.649 ; movingAverage:movingAverageUnit|initialReg2[22]      ; movingAverage:movingAverageUnit|initialReg2[38]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.917      ;
; 0.650 ; movingAverage:movingAverageUnit|initialReg2[80]      ; movingAverage:movingAverageUnit|initialReg2[96]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.918      ;
; 0.650 ; movingAverage:movingAverageUnit|initialReg2[144]     ; movingAverage:movingAverageUnit|initialReg2[160]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.918      ;
; 0.650 ; movingAverage:movingAverageUnit|initialReg2[85]      ; movingAverage:movingAverageUnit|initialReg2[101]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.918      ;
; 0.651 ; movingAverage:movingAverageUnit|initialReg1[116]     ; movingAverage:movingAverageUnit|initialReg1[132]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.918      ;
; 0.651 ; movingAverage:movingAverageUnit|initialReg1[214]     ; movingAverage:movingAverageUnit|initialReg1[230]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.918      ;
; 0.652 ; movingAverage:movingAverageUnit|initialReg1[213]     ; movingAverage:movingAverageUnit|initialReg1[229]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.919      ;
; 0.653 ; movingAverage:movingAverageUnit|initialReg1[150]     ; movingAverage:movingAverageUnit|initialReg1[166]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; movingAverage:movingAverageUnit|initialReg1[71]      ; movingAverage:movingAverageUnit|initialReg1[87]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.920      ;
; 0.653 ; movingAverage:movingAverageUnit|initialReg2[113]     ; movingAverage:movingAverageUnit|initialReg2[129]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.920      ;
; 0.654 ; movingAverage:movingAverageUnit|initialReg1[128]     ; movingAverage:movingAverageUnit|initialReg1[144]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; movingAverage:movingAverageUnit|initialReg1[2]       ; movingAverage:movingAverageUnit|initialReg1[18]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; movingAverage:movingAverageUnit|initialReg1[3]       ; movingAverage:movingAverageUnit|initialReg1[19]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; movingAverage:movingAverageUnit|initialReg1[180]     ; movingAverage:movingAverageUnit|initialReg1[196]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; movingAverage:movingAverageUnit|initialReg1[118]     ; movingAverage:movingAverageUnit|initialReg1[134]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; movingAverage:movingAverageUnit|initialReg2[179]     ; movingAverage:movingAverageUnit|initialReg2[195]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; movingAverage:movingAverageUnit|initialReg2[230]     ; movingAverage:movingAverageUnit|initialReg2[246]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.655 ; movingAverage:movingAverageUnit|initialReg1[4]       ; movingAverage:movingAverageUnit|initialReg1[20]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; movingAverage:movingAverageUnit|initialReg1[87]      ; movingAverage:movingAverageUnit|initialReg1[103]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; movingAverage:movingAverageUnit|initialReg2[32]      ; movingAverage:movingAverageUnit|initialReg2[48]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; movingAverage:movingAverageUnit|initialReg2[2]       ; movingAverage:movingAverageUnit|initialReg2[18]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; movingAverage:movingAverageUnit|initialReg2[146]     ; movingAverage:movingAverageUnit|initialReg2[162]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; movingAverage:movingAverageUnit|initialReg2[226]     ; movingAverage:movingAverageUnit|initialReg2[242]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; movingAverage:movingAverageUnit|initialReg2[3]       ; movingAverage:movingAverageUnit|initialReg2[19]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; movingAverage:movingAverageUnit|initialReg2[115]     ; movingAverage:movingAverageUnit|initialReg2[131]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; movingAverage:movingAverageUnit|initialReg2[86]      ; movingAverage:movingAverageUnit|initialReg2[102]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; movingAverage:movingAverageUnit|initialReg2[135]     ; movingAverage:movingAverageUnit|initialReg2[151]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.656 ; movingAverage:movingAverageUnit|initialReg1[179]     ; movingAverage:movingAverageUnit|initialReg1[195]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.923      ;
; 0.656 ; movingAverage:movingAverageUnit|initialReg1[36]      ; movingAverage:movingAverageUnit|initialReg1[52]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.923      ;
; 0.656 ; movingAverage:movingAverageUnit|initialReg1[228]     ; movingAverage:movingAverageUnit|initialReg1[244]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.923      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.401 ; peripheralController:peripheralControllerUnit|state.waitUSB                                      ; peripheralController:peripheralControllerUnit|state.waitUSB                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.684      ;
; 0.445 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0] ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.684      ;
; 0.626 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.908      ;
; 0.635 ; peripheralController:peripheralControllerUnit|state.prepareMess                                  ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.902      ;
; 0.707 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.989      ;
; 0.709 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.991      ;
; 0.713 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.995      ;
; 0.716 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.998      ;
; 0.726 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.008      ;
; 0.734 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.016      ;
; 0.738 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7] ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.977      ;
; 0.740 ; peripheralController:peripheralControllerUnit|state.waitUSB                                      ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.008      ;
; 0.751 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                   ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.019      ;
; 0.762 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.030      ;
; 0.791 ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 1.526      ;
; 0.860 ; peripheralController:peripheralControllerUnit|state.checkMess                                    ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.128      ;
; 0.869 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.151      ;
; 0.878 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.160      ;
; 0.938 ; peripheralController:peripheralControllerUnit|state.waitTXE                                      ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.371     ; 0.762      ;
; 0.971 ; peripheralController:peripheralControllerUnit|state.waitTXE                                      ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 1.257      ;
; 0.978 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                             ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.246      ;
; 0.998 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.265      ;
; 1.022 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.304      ;
; 1.026 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.308      ;
; 1.028 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.310      ;
; 1.034 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.316      ;
; 1.035 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.317      ;
; 1.037 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.319      ;
; 1.037 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.319      ;
; 1.043 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.325      ;
; 1.049 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.331      ;
; 1.050 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.332      ;
; 1.070 ; peripheralController:peripheralControllerUnit|state.pullDownOE                                   ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.338      ;
; 1.133 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.400      ;
; 1.135 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.417      ;
; 1.144 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.426      ;
; 1.150 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.432      ;
; 1.156 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.438      ;
; 1.157 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.439      ;
; 1.159 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.441      ;
; 1.159 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.441      ;
; 1.165 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.447      ;
; 1.171 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.453      ;
; 1.212 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.479      ;
; 1.223 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.505      ;
; 1.236 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.518      ;
; 1.253 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.535      ;
; 1.256 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.538      ;
; 1.257 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.539      ;
; 1.266 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.548      ;
; 1.272 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.554      ;
; 1.278 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.560      ;
; 1.281 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.563      ;
; 1.293 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.575      ;
; 1.296 ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                               ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.563      ;
; 1.305 ; peripheralController:peripheralControllerUnit|state.prepareMess                                  ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.534      ; 2.034      ;
; 1.326 ; peripheralController:peripheralControllerUnit|state.prepareMess                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.534      ; 2.055      ;
; 1.346 ; peripheralController:peripheralControllerUnit|state.checkMess1                                   ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 2.081      ;
; 1.358 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.640      ;
; 1.360 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.627      ;
; 1.378 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.660      ;
; 1.388 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.670      ;
; 1.400 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.682      ;
; 1.474 ; RST                                                                                              ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.175      ; 1.988      ;
; 1.480 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.762      ;
; 1.485 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.752      ;
; 1.500 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.782      ;
; 1.509 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.776      ;
; 1.521 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.534      ; 2.250      ;
; 1.527 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.534      ; 2.256      ;
; 1.618 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.885      ;
; 1.623 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.890      ;
; 1.628 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.895      ;
; 1.653 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.925      ;
; 1.688 ; peripheralController:peripheralControllerUnit|state.prepareMess                                  ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.955      ;
; 1.739 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 2.474      ;
; 1.739 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 2.474      ;
; 1.744 ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                  ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.366     ; 1.573      ;
; 1.763 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.030      ;
; 1.778 ; peripheralController:peripheralControllerUnit|state.checkMess                                    ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 2.513      ;
; 1.778 ; peripheralController:peripheralControllerUnit|state.checkMess                                    ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 2.513      ;
; 1.782 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.049      ;
; 1.785 ; RST                                                                                              ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.563      ; 2.653      ;
; 1.794 ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                               ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.061      ;
; 1.807 ; RST                                                                                              ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.563      ; 2.675      ;
; 1.810 ; RST                                                                                              ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.563      ; 2.678      ;
; 1.816 ; RST                                                                                              ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.563      ; 2.684      ;
; 1.840 ; peripheralController:peripheralControllerUnit|state.waitUSB                                      ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 2.575      ;
; 1.861 ; peripheralController:peripheralControllerUnit|state.waitUSB                                      ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 2.596      ;
; 1.896 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.163      ;
; 1.900 ; RST                                                                                              ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.563      ; 2.768      ;
; 1.901 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.168      ;
; 1.925 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                   ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 2.660      ;
; 1.925 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                   ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 2.660      ;
; 1.966 ; peripheralController:peripheralControllerUnit|state.pullDownOE                                   ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 2.701      ;
; 1.966 ; peripheralController:peripheralControllerUnit|state.pullDownOE                                   ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 2.701      ;
; 1.985 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.252      ;
; 1.988 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                             ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.256      ;
; 1.994 ; RST                                                                                              ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.563      ; 2.862      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'EXT_CLK'                                                                          ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; RSTcounter[0]  ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.669      ;
; 0.706 ; RSTcounter[6]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; RSTcounter[13] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; RSTcounter[15] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; RSTcounter[2]  ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; RSTcounter[3]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; RSTcounter[14] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; RSTcounter[16] ; RSTcounter[16] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; RSTcounter[22] ; RSTcounter[22] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; RSTcounter[4]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; RSTcounter[5]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; RSTcounter[11] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; RSTcounter[12] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; RSTcounter[18] ; RSTcounter[18] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; RSTcounter[29] ; RSTcounter[29] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; RSTcounter[30] ; RSTcounter[30] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; RSTcounter[19] ; RSTcounter[19] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; RSTcounter[8]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; RSTcounter[10] ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; RSTcounter[20] ; RSTcounter[20] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; RSTcounter[21] ; RSTcounter[21] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; RSTcounter[27] ; RSTcounter[27] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; RSTcounter[28] ; RSTcounter[28] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; RSTcounter[31] ; RSTcounter[31] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; RSTcounter[17] ; RSTcounter[17] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; RSTcounter[24] ; RSTcounter[24] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; RSTcounter[26] ; RSTcounter[26] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; RSTcounter[7]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; RSTcounter[9]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; RSTcounter[23] ; RSTcounter[23] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; RSTcounter[25] ; RSTcounter[25] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.980      ;
; 0.728 ; RSTcounter[1]  ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 0.995      ;
; 0.875 ; RSTcounter[0]  ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.142      ;
; 1.024 ; RSTcounter[15] ; RSTcounter[16] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.073      ; 1.292      ;
; 1.025 ; RSTcounter[13] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.292      ;
; 1.026 ; RSTcounter[1]  ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.293      ;
; 1.026 ; RSTcounter[3]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; RSTcounter[17] ; RSTcounter[18] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; RSTcounter[5]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; RSTcounter[11] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; RSTcounter[29] ; RSTcounter[30] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; RSTcounter[19] ; RSTcounter[20] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; RSTcounter[6]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; RSTcounter[21] ; RSTcounter[22] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; RSTcounter[27] ; RSTcounter[28] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; RSTcounter[7]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; RSTcounter[9]  ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; RSTcounter[22] ; RSTcounter[23] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; RSTcounter[23] ; RSTcounter[24] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; RSTcounter[25] ; RSTcounter[26] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; RSTcounter[14] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; RSTcounter[2]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; RSTcounter[16] ; RSTcounter[17] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; RSTcounter[12] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; RSTcounter[4]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; RSTcounter[18] ; RSTcounter[19] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; RSTcounter[30] ; RSTcounter[31] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; RSTcounter[10] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; RSTcounter[28] ; RSTcounter[29] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; RSTcounter[20] ; RSTcounter[21] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; RSTcounter[8]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; RSTcounter[26] ; RSTcounter[27] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.301      ;
; 1.034 ; RSTcounter[24] ; RSTcounter[25] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.301      ;
; 1.039 ; RSTcounter[15] ; RSTcounter[17] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.073      ; 1.307      ;
; 1.040 ; RSTcounter[13] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; RSTcounter[3]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.308      ;
; 1.042 ; RSTcounter[5]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; RSTcounter[11] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; RSTcounter[29] ; RSTcounter[31] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; RSTcounter[19] ; RSTcounter[21] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.309      ;
; 1.043 ; RSTcounter[21] ; RSTcounter[23] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.310      ;
; 1.043 ; RSTcounter[1]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.310      ;
; 1.043 ; RSTcounter[27] ; RSTcounter[29] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.310      ;
; 1.044 ; RSTcounter[17] ; RSTcounter[19] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.311      ;
; 1.046 ; RSTcounter[9]  ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; RSTcounter[7]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; RSTcounter[25] ; RSTcounter[27] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; RSTcounter[23] ; RSTcounter[25] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.314      ;
; 1.121 ; RSTcounter[6]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; RSTcounter[22] ; RSTcounter[24] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.389      ;
; 1.124 ; RSTcounter[16] ; RSTcounter[18] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.391      ;
; 1.124 ; RSTcounter[14] ; RSTcounter[16] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.073      ; 1.392      ;
; 1.125 ; RSTcounter[2]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.392      ;
; 1.125 ; RSTcounter[12] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.392      ;
; 1.126 ; RSTcounter[18] ; RSTcounter[20] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.393      ;
; 1.126 ; RSTcounter[4]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.393      ;
; 1.127 ; RSTcounter[8]  ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; RSTcounter[10] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; RSTcounter[28] ; RSTcounter[30] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; RSTcounter[20] ; RSTcounter[22] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; RSTcounter[24] ; RSTcounter[26] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; RSTcounter[26] ; RSTcounter[28] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.395      ;
; 1.146 ; RSTcounter[13] ; RSTcounter[16] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.073      ; 1.414      ;
; 1.146 ; RSTcounter[15] ; RSTcounter[18] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.073      ; 1.414      ;
; 1.148 ; RSTcounter[1]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.415      ;
; 1.148 ; RSTcounter[3]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.415      ;
; 1.149 ; RSTcounter[17] ; RSTcounter[20] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; RSTcounter[5]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; RSTcounter[11] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; RSTcounter[19] ; RSTcounter[22] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.072      ; 1.416      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.717      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.725      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.735      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.742      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.748      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.748      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.748      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                            ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -4.347 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.682     ; 2.608      ;
; -4.347 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.682     ; 2.608      ;
; -4.347 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.682     ; 2.608      ;
; -4.347 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.682     ; 2.608      ;
; -4.347 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.682     ; 2.608      ;
; -4.347 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.682     ; 2.608      ;
; -4.347 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.682     ; 2.608      ;
; -4.347 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.682     ; 2.608      ;
; -4.347 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.682     ; 2.608      ;
; -4.255 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.067     ; 2.132      ;
; -4.255 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.067     ; 2.132      ;
; -4.255 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.067     ; 2.132      ;
; -4.255 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.067     ; 2.132      ;
; -4.239 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.068     ; 2.115      ;
; -4.239 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.068     ; 2.115      ;
; -4.176 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.068     ; 2.052      ;
; -4.176 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.068     ; 2.052      ;
; -3.733 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.625     ; 2.052      ;
; -3.733 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.625     ; 2.052      ;
; -3.731 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.069     ; 1.606      ;
; -3.731 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitUSB                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.069     ; 1.606      ;
; -3.731 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.069     ; 1.606      ;
; -3.731 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.069     ; 1.606      ;
; -3.731 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.069     ; 1.606      ;
; -3.731 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.069     ; 1.606      ;
; -3.731 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.069     ; 1.606      ;
; -3.731 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -2.069     ; 1.606      ;
; -3.264 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.338     ; 2.791      ;
; -3.264 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.338     ; 2.791      ;
; -3.264 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.338     ; 2.791      ;
; -3.264 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.338     ; 2.791      ;
; -3.264 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.338     ; 2.791      ;
; -3.264 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.338     ; 2.791      ;
; -3.264 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.338     ; 2.791      ;
; -3.264 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.338     ; 2.791      ;
; -3.250 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.028      ; 3.222      ;
; -3.203 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.331     ; 2.852      ;
; -3.138 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.028      ; 3.110      ;
; -3.138 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.028      ; 3.110      ;
; -3.138 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.028      ; 3.110      ;
; -3.138 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.028      ; 3.110      ;
; -3.138 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.028      ; 3.110      ;
; -2.936 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.013     ; 2.867      ;
; -2.292 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 0.657      ; 2.893      ;
; 2.837  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.811      ;
; 2.837  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.811      ;
; 2.837  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.811      ;
; 2.837  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.811      ;
; 2.837  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.811      ;
; 2.837  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.811      ;
; 2.837  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.811      ;
; 2.837  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.811      ;
; 2.837  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.811      ;
; 2.975  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.673      ;
; 2.975  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.673      ;
; 2.975  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.673      ;
; 2.975  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.673      ;
; 2.975  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.673      ;
; 2.975  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.673      ;
; 2.975  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.673      ;
; 2.975  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.673      ;
; 2.975  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.313      ; 5.673      ;
; 12.412 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.023      ; 6.279      ;
; 12.550 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.023      ; 6.141      ;
; 13.298 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.652      ; 6.022      ;
; 13.436 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.652      ; 5.884      ;
; 14.674 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.023      ; 4.017      ;
; 14.674 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.023      ; 4.017      ;
; 14.674 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.023      ; 4.017      ;
; 14.674 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.023      ; 4.017      ;
; 14.674 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.023      ; 4.017      ;
; 14.790 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 1.982      ; 3.860      ;
; 14.812 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.023      ; 3.879      ;
; 14.812 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.023      ; 3.879      ;
; 14.812 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.023      ; 3.879      ;
; 14.812 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.023      ; 3.879      ;
; 14.812 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 2.023      ; 3.879      ;
; 14.928 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 1.982      ; 3.722      ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 0.116 ; RST       ; commandManager:commandManagerUnit|state.waitAction                                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.365      ; 2.411      ;
; 0.127 ; RST       ; state.initMute                                                                                                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.366      ; 2.401      ;
; 0.127 ; RST       ; state.muteAfterWrittingVolumeID11                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.366      ; 2.401      ;
; 0.127 ; RST       ; state.muteAfterWrittingVolumeID12                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.366      ; 2.401      ;
; 0.127 ; RST       ; state.muteAfterInit                                                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.366      ; 2.401      ;
; 0.127 ; RST       ; state.muteAfterWrittingVolumeID21                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.366      ; 2.401      ;
; 0.127 ; RST       ; state.initCard                                                                                                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.366      ; 2.401      ;
; 0.127 ; RST       ; state.writeVolumeID11                                                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.366      ; 2.401      ;
; 0.150 ; RST       ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.675      ; 2.687      ;
; 0.158 ; RST       ; state.writeVolumeID31                                                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.376      ; 2.380      ;
; 0.164 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.920      ; 2.918      ;
; 0.192 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17WaitResp                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.717      ; 2.687      ;
; 0.193 ; RST       ; state.muteAfterWrittingVolumeID31                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.111      ; 2.080      ;
; 0.193 ; RST       ; state.muteAfterWrittingVolumeID13                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.111      ; 2.080      ;
; 0.193 ; RST       ; state.muteAfterWrittingFAT1BufStream                                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.111      ; 2.080      ;
; 0.193 ; RST       ; state.muteAfterWrittingVolumeID22                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.111      ; 2.080      ;
; 0.193 ; RST       ; state.muteAfterWriteFAT2Tail                                                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.111      ; 2.080      ;
; 0.193 ; RST       ; state.muteAfterWriteFAT1Tail                                                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.111      ; 2.080      ;
; 0.193 ; RST       ; state.muteAfterWrittingVolumeID23                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.111      ; 2.080      ;
; 0.247 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.705      ; 2.620      ;
; 0.247 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55RespCheck                                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.705      ; 2.620      ;
; 0.247 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17RespCheck                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.705      ; 2.620      ;
; 0.247 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12RespCheck                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.705      ; 2.620      ;
; 0.348 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.226      ; 3.962      ;
; 0.364 ; RST       ; state.writeFAT2Tail                                                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.650      ; 2.448      ;
; 0.364 ; RST       ; state.writeFAT1Tail                                                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.650      ; 2.448      ;
; 0.387 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.283      ; 3.980      ;
; 0.390 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24Begin                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.594      ; 2.366      ;
; 0.390 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8Mute                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.594      ; 2.366      ;
; 0.390 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8Begin                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.594      ; 2.366      ;
; 0.391 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[3]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.605      ; 3.298      ;
; 0.391 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[2]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.605      ; 3.298      ;
; 0.391 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[1]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.605      ; 3.298      ;
; 0.391 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[0]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.605      ; 3.298      ;
; 0.408 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.232      ; 4.023      ;
; 0.411 ; RST       ; commandManager:commandManagerUnit|state.identCMD3RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.023      ; 2.774      ;
; 0.411 ; RST       ; commandManager:commandManagerUnit|state.idleCMD41RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.023      ; 2.774      ;
; 0.411 ; RST       ; commandManager:commandManagerUnit|state.idleCMD55RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.023      ; 2.774      ;
; 0.411 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8RespCheck                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.023      ; 2.774      ;
; 0.412 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCheckComplt                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.027      ; 2.777      ;
; 0.428 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25WaitResp                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.948      ; 2.682      ;
; 0.433 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Mute                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.643      ; 2.372      ;
; 0.433 ; RST       ; commandManager:commandManagerUnit|state.idleCMD0Mute                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.643      ; 2.372      ;
; 0.433 ; RST       ; commandManager:commandManagerUnit|state.idleCMD0Begin                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.643      ; 2.372      ;
; 0.433 ; RST       ; commandManager:commandManagerUnit|state.unavaliable                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.643      ; 2.372      ;
; 0.436 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.316      ; 3.964      ;
; 0.444 ; RST       ; commandManager:commandManagerUnit|state.idleCMD41WaitResp                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.362      ; 2.080      ;
; 0.447 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.289      ; 4.041      ;
; 0.451 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.611      ; 3.359      ;
; 0.455 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufStatus                                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.050      ; 2.757      ;
; 0.455 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufFull                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.061      ; 2.768      ;
; 0.455 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufFull                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.061      ; 2.768      ;
; 0.455 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufStatus                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.050      ; 2.757      ;
; 0.455 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteWaitStatus                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.050      ; 2.757      ;
; 0.455 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitStatus                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.050      ; 2.757      ;
; 0.467 ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7RespCheck                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.968      ; 2.663      ;
; 0.467 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24RespCheck                                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.968      ; 2.663      ;
; 0.467 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD6RespCheck                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.968      ; 2.663      ;
; 0.467 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16RespCheck                                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.968      ; 2.663      ;
; 0.467 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.309      ; 3.926      ;
; 0.472 ; RST       ; state.writeBufStreamFAT1                                                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.677      ; 2.367      ;
; 0.472 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2Begin                                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.018      ; 2.708      ;
; 0.472 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2WaitResp                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.018      ; 2.708      ;
; 0.472 ; RST       ; state.writeBufStreamFAT2                                                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.677      ; 2.367      ;
; 0.472 ; RST       ; state.muteAfterWrittingFAT2BufStream                                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.677      ; 2.367      ;
; 0.484 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25Mute                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.694      ; 2.372      ;
; 0.489 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Begin                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.946      ; 2.619      ;
; 0.489 ; RST       ; commandManager:commandManagerUnit|state.identCMD3Begin                                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.946      ; 2.619      ;
; 0.489 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55Begin                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.946      ; 2.619      ;
; 0.489 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD6Begin                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.946      ; 2.619      ;
; 0.489 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16Begin                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.946      ; 2.619      ;
; 0.489 ; RST       ; commandManager:commandManagerUnit|state.idleCMD55Begin                                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.946      ; 2.619      ;
; 0.489 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteMute                                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.946      ; 2.619      ;
; 0.489 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Begin                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.946      ; 2.619      ;
; 0.489 ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7Begin                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.946      ; 2.619      ;
; 0.493 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteSecondBuf                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.019      ; 2.688      ;
; 0.493 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteFirstBuf                                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.019      ; 2.688      ;
; 0.493 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWrite                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.019      ; 2.688      ;
; 0.493 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWrite                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.019      ; 2.688      ;
; 0.493 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteComplt                                                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.019      ; 2.688      ;
; 0.496 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.322      ; 4.025      ;
; 0.511 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteMute                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.684      ; 2.335      ;
; 0.511 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25Begin                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.684      ; 2.335      ;
; 0.512 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|COMPLT                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.019      ; 2.669      ;
; 0.520 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeedFirstBuf                                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.061      ; 2.703      ;
; 0.520 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeed                                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.061      ; 2.703      ;
; 0.520 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWritePrgNeed                                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.061      ; 2.703      ;
; 0.520 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeedSecondBuf                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.061      ; 2.703      ;
; 0.527 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 2.315      ; 3.987      ;
; 0.535 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.977      ; 3.526      ;
; 0.539 ; RST       ; commandManager:commandManagerUnit|state.beforeInit                                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.692      ; 2.315      ;
; 0.539 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24Mute                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.692      ; 2.315      ;
; 0.540 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Mute                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.718      ; 2.340      ;
; 0.540 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55Mute                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.718      ; 2.340      ;
; 0.540 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16Mute                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.718      ; 2.340      ;
; 0.540 ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7Mute                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.718      ; 2.340      ;
; 0.540 ; RST       ; commandManager:commandManagerUnit|state.identCMD3Mute                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.718      ; 2.340      ;
; 0.540 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2Mute                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.718      ; 2.340      ;
; 0.540 ; RST       ; commandManager:commandManagerUnit|state.idleCMD55Mute                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.718      ; 2.340      ;
; 0.557 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24WaitResp                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 1.033      ; 2.638      ;
+-------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 17.766 ; RST       ; commandManager:commandManagerUnit|state.waitAction                                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.235      ; 2.411      ;
; 17.777 ; RST       ; state.initMute                                                                                                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.236      ; 2.401      ;
; 17.777 ; RST       ; state.muteAfterWrittingVolumeID11                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.236      ; 2.401      ;
; 17.777 ; RST       ; state.muteAfterWrittingVolumeID12                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.236      ; 2.401      ;
; 17.777 ; RST       ; state.muteAfterInit                                                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.236      ; 2.401      ;
; 17.777 ; RST       ; state.muteAfterWrittingVolumeID21                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.236      ; 2.401      ;
; 17.777 ; RST       ; state.initCard                                                                                                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.236      ; 2.401      ;
; 17.777 ; RST       ; state.writeVolumeID11                                                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.236      ; 2.401      ;
; 17.800 ; RST       ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.545      ; 2.687      ;
; 17.808 ; RST       ; state.writeVolumeID31                                                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 2.380      ;
; 17.814 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.790      ; 2.918      ;
; 17.842 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17WaitResp                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.587      ; 2.687      ;
; 17.843 ; RST       ; state.muteAfterWrittingVolumeID31                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 2.080      ;
; 17.843 ; RST       ; state.muteAfterWrittingVolumeID13                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 2.080      ;
; 17.843 ; RST       ; state.muteAfterWrittingFAT1BufStream                                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 2.080      ;
; 17.843 ; RST       ; state.muteAfterWrittingVolumeID22                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 2.080      ;
; 17.843 ; RST       ; state.muteAfterWriteFAT2Tail                                                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 2.080      ;
; 17.843 ; RST       ; state.muteAfterWriteFAT1Tail                                                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 2.080      ;
; 17.843 ; RST       ; state.muteAfterWrittingVolumeID23                                                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 2.080      ;
; 17.897 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.575      ; 2.620      ;
; 17.897 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55RespCheck                                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.575      ; 2.620      ;
; 17.897 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17RespCheck                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.575      ; 2.620      ;
; 17.897 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12RespCheck                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.575      ; 2.620      ;
; 17.998 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.096      ; 3.962      ;
; 18.014 ; RST       ; state.writeFAT2Tail                                                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.520      ; 2.448      ;
; 18.014 ; RST       ; state.writeFAT1Tail                                                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.520      ; 2.448      ;
; 18.037 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.153      ; 3.980      ;
; 18.040 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24Begin                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.464      ; 2.366      ;
; 18.040 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8Mute                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.464      ; 2.366      ;
; 18.040 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8Begin                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.464      ; 2.366      ;
; 18.041 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[3]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.475      ; 3.298      ;
; 18.041 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[2]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.475      ; 3.298      ;
; 18.041 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[1]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.475      ; 3.298      ;
; 18.041 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[0]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.475      ; 3.298      ;
; 18.058 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.102      ; 4.023      ;
; 18.061 ; RST       ; commandManager:commandManagerUnit|state.identCMD3RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.893      ; 2.774      ;
; 18.061 ; RST       ; commandManager:commandManagerUnit|state.idleCMD41RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.893      ; 2.774      ;
; 18.061 ; RST       ; commandManager:commandManagerUnit|state.idleCMD55RespCheck                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.893      ; 2.774      ;
; 18.061 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8RespCheck                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.893      ; 2.774      ;
; 18.062 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCheckComplt                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.897      ; 2.777      ;
; 18.078 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25WaitResp                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.818      ; 2.682      ;
; 18.083 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Mute                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.513      ; 2.372      ;
; 18.083 ; RST       ; commandManager:commandManagerUnit|state.idleCMD0Mute                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.513      ; 2.372      ;
; 18.083 ; RST       ; commandManager:commandManagerUnit|state.idleCMD0Begin                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.513      ; 2.372      ;
; 18.083 ; RST       ; commandManager:commandManagerUnit|state.unavaliable                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.513      ; 2.372      ;
; 18.086 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.186      ; 3.964      ;
; 18.094 ; RST       ; commandManager:commandManagerUnit|state.idleCMD41WaitResp                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.232      ; 2.080      ;
; 18.097 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.159      ; 4.041      ;
; 18.101 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.481      ; 3.359      ;
; 18.105 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufStatus                                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.920      ; 2.757      ;
; 18.105 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufFull                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.931      ; 2.768      ;
; 18.105 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufFull                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.931      ; 2.768      ;
; 18.105 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufStatus                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.920      ; 2.757      ;
; 18.105 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteWaitStatus                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.920      ; 2.757      ;
; 18.105 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitStatus                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.920      ; 2.757      ;
; 18.117 ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7RespCheck                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.838      ; 2.663      ;
; 18.117 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24RespCheck                                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.838      ; 2.663      ;
; 18.117 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD6RespCheck                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.838      ; 2.663      ;
; 18.117 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16RespCheck                                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.838      ; 2.663      ;
; 18.117 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.179      ; 3.926      ;
; 18.122 ; RST       ; state.writeBufStreamFAT1                                                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.547      ; 2.367      ;
; 18.122 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2Begin                                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.888      ; 2.708      ;
; 18.122 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2WaitResp                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.888      ; 2.708      ;
; 18.122 ; RST       ; state.writeBufStreamFAT2                                                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.547      ; 2.367      ;
; 18.122 ; RST       ; state.muteAfterWrittingFAT2BufStream                                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.547      ; 2.367      ;
; 18.134 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25Mute                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.564      ; 2.372      ;
; 18.139 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Begin                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.816      ; 2.619      ;
; 18.139 ; RST       ; commandManager:commandManagerUnit|state.identCMD3Begin                                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.816      ; 2.619      ;
; 18.139 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55Begin                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.816      ; 2.619      ;
; 18.139 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD6Begin                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.816      ; 2.619      ;
; 18.139 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16Begin                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.816      ; 2.619      ;
; 18.139 ; RST       ; commandManager:commandManagerUnit|state.idleCMD55Begin                                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.816      ; 2.619      ;
; 18.139 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteMute                                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.816      ; 2.619      ;
; 18.139 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Begin                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.816      ; 2.619      ;
; 18.139 ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7Begin                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.816      ; 2.619      ;
; 18.143 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteSecondBuf                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.889      ; 2.688      ;
; 18.143 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteFirstBuf                                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.889      ; 2.688      ;
; 18.143 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWrite                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.889      ; 2.688      ;
; 18.143 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWrite                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.889      ; 2.688      ;
; 18.143 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteComplt                                                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.889      ; 2.688      ;
; 18.146 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.192      ; 4.025      ;
; 18.161 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteMute                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.554      ; 2.335      ;
; 18.161 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25Begin                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.554      ; 2.335      ;
; 18.162 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|COMPLT                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.889      ; 2.669      ;
; 18.170 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeedFirstBuf                                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.931      ; 2.703      ;
; 18.170 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeed                                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.931      ; 2.703      ;
; 18.170 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWritePrgNeed                                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.931      ; 2.703      ;
; 18.170 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeedSecondBuf                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.931      ; 2.703      ;
; 18.177 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11~portb_address_reg0                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 2.185      ; 3.987      ;
; 18.185 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.847      ; 3.526      ;
; 18.189 ; RST       ; commandManager:commandManagerUnit|state.beforeInit                                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.562      ; 2.315      ;
; 18.189 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24Mute                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.562      ; 2.315      ;
; 18.190 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Mute                                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.588      ; 2.340      ;
; 18.190 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55Mute                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.588      ; 2.340      ;
; 18.190 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16Mute                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.588      ; 2.340      ;
; 18.190 ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7Mute                                                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.588      ; 2.340      ;
; 18.190 ; RST       ; commandManager:commandManagerUnit|state.identCMD3Mute                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.588      ; 2.340      ;
; 18.190 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2Mute                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.588      ; 2.340      ;
; 18.190 ; RST       ; commandManager:commandManagerUnit|state.idleCMD55Mute                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.588      ; 2.340      ;
; 18.207 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24WaitResp                                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.903      ; 2.638      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 1.878      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.348      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.348      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.348      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.348      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.348      ;
; 95.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.348      ;
; 95.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.099      ;
; 95.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.099      ;
; 95.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.099      ;
; 95.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.099      ;
; 95.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.099      ;
; 95.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.106      ;
; 95.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.106      ;
; 95.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.106      ;
; 95.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.106      ;
; 95.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.106      ;
; 95.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.106      ;
; 96.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.692      ;
; 96.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.692      ;
; 96.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.692      ;
; 96.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.692      ;
; 96.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.692      ;
; 96.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.692      ;
; 96.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.686      ;
; 96.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.686      ;
; 96.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.686      ;
; 96.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.686      ;
; 96.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.686      ;
; 96.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.686      ;
; 96.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.686      ;
; 96.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.686      ;
; 96.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.686      ;
; 96.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.686      ;
; 96.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.686      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.685      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.685      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.685      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.685      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.685      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.685      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.685      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.685      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.685      ;
; 96.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.659      ;
; 96.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.659      ;
; 96.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.659      ;
; 96.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.659      ;
; 96.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.659      ;
; 96.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.659      ;
; 96.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.676      ;
; 96.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.676      ;
; 96.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.676      ;
; 96.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.676      ;
; 96.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.676      ;
; 96.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.676      ;
; 96.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.676      ;
; 96.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.675      ;
; 96.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.675      ;
; 96.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.675      ;
; 96.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.675      ;
; 96.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.675      ;
; 96.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.675      ;
; 96.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.676      ;
; 96.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.654      ;
; 96.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.654      ;
; 96.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.654      ;
; 96.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.654      ;
; 96.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.654      ;
; 96.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.654      ;
; 96.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.654      ;
; 96.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.646      ;
; 96.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.646      ;
; 96.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.646      ;
; 96.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.646      ;
; 96.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.646      ;
; 96.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.646      ;
; 96.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.646      ;
; 96.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.646      ;
; 96.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.635      ;
; 96.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.635      ;
; 96.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.635      ;
; 96.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.635      ;
; 96.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.635      ;
; 96.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.635      ;
; 96.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.376      ;
; 96.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.376      ;
; 96.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.376      ;
; 96.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.376      ;
; 96.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.376      ;
; 96.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.376      ;
; 96.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.376      ;
; 96.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.376      ;
; 96.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.376      ;
; 96.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.376      ;
; 96.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.376      ;
; 96.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.376      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.669 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|ERROR                                                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.953      ; 2.575      ;
; -0.669 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|CRC_ERROR                                                  ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.953      ; 2.575      ;
; -0.669 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|NORESP                                                     ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.953      ; 2.575      ;
; -0.270 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|NORESP                                                  ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.951      ; 2.972      ;
; -0.261 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[0]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 2.984      ;
; -0.261 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[1]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 2.984      ;
; -0.261 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[2]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 2.984      ;
; -0.261 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[3]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 2.984      ;
; -0.261 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[4]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 2.984      ;
; -0.261 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[5]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 2.984      ;
; -0.261 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[6]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 2.984      ;
; -0.261 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[7]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 2.984      ;
; -0.220 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.690      ; 2.796      ;
; -0.203 ; RST                                                                                             ; state.complete                                                                                                                 ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.949      ; 3.037      ;
; -0.203 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.588      ; 2.711      ;
; -0.199 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|complt                         ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 3.046      ;
; -0.199 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[1]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 3.046      ;
; -0.199 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[0]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 3.046      ;
; -0.199 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[2]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 3.046      ;
; -0.199 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[3]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 3.046      ;
; -0.199 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[4]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 3.046      ;
; -0.199 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[5]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 3.046      ;
; -0.199 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[6]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.954      ; 3.046      ;
; -0.197 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.640      ; 2.769      ;
; -0.192 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.772      ; 2.906      ;
; -0.189 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.423      ; 2.560      ;
; -0.177 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.709      ; 2.858      ;
; -0.176 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.683      ; 2.793      ;
; -0.159 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.581      ; 2.708      ;
; -0.156 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.340      ; 2.510      ;
; -0.153 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.633      ; 2.766      ;
; -0.148 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.765      ; 2.903      ;
; -0.145 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.416      ; 2.557      ;
; -0.133 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.702      ; 2.855      ;
; -0.112 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.333      ; 2.507      ;
; -0.095 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.658      ; 2.889      ;
; -0.075 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.967      ; 3.218      ;
; -0.051 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.651      ; 2.886      ;
; -0.040 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.867      ; 3.153      ;
; -0.037 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[0]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 3.210      ;
; -0.037 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[1]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 3.210      ;
; -0.037 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[2]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 3.210      ;
; -0.037 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[3]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 3.210      ;
; -0.037 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[4]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 3.210      ;
; -0.037 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[5]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 3.210      ;
; -0.037 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[6]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 3.210      ;
; -0.037 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[7]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.956      ; 3.210      ;
; -0.037 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.891      ; 3.180      ;
; -0.031 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.960      ; 3.215      ;
; -0.027 ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[13]~_emulated                  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.820      ; 1.958      ;
; -0.027 ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[14]~_emulated                  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.820      ; 1.958      ;
; -0.025 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.816      ; 3.117      ;
; -0.015 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.989      ; 2.300      ;
; 0.004  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.860      ; 3.150      ;
; 0.006  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.036      ; 2.368      ;
; 0.007  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.884      ; 3.177      ;
; 0.019  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.809      ; 3.114      ;
; 0.024  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.884      ; 3.234      ;
; 0.024  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.360      ; 2.710      ;
; 0.029  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.916      ; 3.271      ;
; 0.029  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.982      ; 2.297      ;
; 0.032  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.686      ; 3.044      ;
; 0.043  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.903      ; 3.272      ;
; 0.050  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.029      ; 2.365      ;
; 0.055  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[1]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.819      ; 2.039      ;
; 0.055  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[2]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.819      ; 2.039      ;
; 0.055  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[3]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.819      ; 2.039      ;
; 0.055  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[4]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.819      ; 2.039      ;
; 0.055  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[5]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.819      ; 2.039      ;
; 0.055  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[6]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.819      ; 2.039      ;
; 0.055  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[7]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.819      ; 2.039      ;
; 0.055  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[8]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.819      ; 2.039      ;
; 0.055  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[9]~_emulated                   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.819      ; 2.039      ;
; 0.063  ; RST                                                                                             ; state.waitRECbegin                                                                                                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.560      ; 1.914      ;
; 0.063  ; RST                                                                                             ; state.writeBufStream                                                                                                           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.560      ; 1.914      ;
; 0.063  ; RST                                                                                             ; state.shutingDownAfterStopRec                                                                                                  ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.560      ; 1.914      ;
; 0.063  ; RST                                                                                             ; state.waitForCalcingCurAddr                                                                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.560      ; 1.914      ;
; 0.063  ; RST                                                                                             ; state.constructFATend                                                                                                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.560      ; 1.914      ;
; 0.068  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.877      ; 3.231      ;
; 0.068  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.353      ; 2.707      ;
; 0.073  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.909      ; 3.268      ;
; 0.076  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.679      ; 3.041      ;
; 0.082  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.286      ; 2.694      ;
; 0.087  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.896      ; 3.269      ;
; 0.102  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[0]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 1.817      ; 2.084      ;
; 0.104  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.813      ; 3.243      ;
; 0.114  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.371      ; 2.811      ;
; 0.117  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.768      ; 3.211      ;
; 0.120  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.791      ; 3.237      ;
; 0.123  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.028      ; 2.477      ;
; 0.126  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.279      ; 2.691      ;
; 0.148  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.806      ; 3.240      ;
; 0.156  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.782      ; 3.264      ;
; 0.158  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.364      ; 2.808      ;
; 0.161  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.761      ; 3.208      ;
; 0.164  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.784      ; 3.234      ;
; 0.167  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[3]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.021      ; 2.474      ;
; 0.167  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[2]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.021      ; 2.474      ;
; 0.167  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[1]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.021      ; 2.474      ;
; 0.167  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[0]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 2.021      ; 2.474      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -0.527 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|ERROR                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.807      ; 2.575      ;
; -0.527 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|CRC_ERROR                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.807      ; 2.575      ;
; -0.527 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|NORESP                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.807      ; 2.575      ;
; -0.128 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|NORESP                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.805      ; 2.972      ;
; -0.119 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[0]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 2.984      ;
; -0.119 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[1]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 2.984      ;
; -0.119 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[2]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 2.984      ;
; -0.119 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[3]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 2.984      ;
; -0.119 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[4]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 2.984      ;
; -0.119 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[5]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 2.984      ;
; -0.119 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[6]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 2.984      ;
; -0.119 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[7]                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 2.984      ;
; -0.078 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.544      ; 2.796      ;
; -0.061 ; RST       ; state.complete                                                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.803      ; 3.037      ;
; -0.061 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.442      ; 2.711      ;
; -0.057 ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|complt                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 3.046      ;
; -0.057 ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[1]                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 3.046      ;
; -0.057 ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[0]                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 3.046      ;
; -0.057 ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[2]                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 3.046      ;
; -0.057 ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[3]                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 3.046      ;
; -0.057 ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[4]                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 3.046      ;
; -0.057 ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[5]                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 3.046      ;
; -0.057 ; RST       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[6]                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.808      ; 3.046      ;
; -0.055 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.494      ; 2.769      ;
; -0.050 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.626      ; 2.906      ;
; -0.047 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.277      ; 2.560      ;
; -0.035 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.563      ; 2.858      ;
; -0.034 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.537      ; 2.793      ;
; -0.017 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.435      ; 2.708      ;
; -0.014 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.194      ; 2.510      ;
; -0.011 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.487      ; 2.766      ;
; -0.006 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.619      ; 2.903      ;
; -0.003 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.270      ; 2.557      ;
; 0.009  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.556      ; 2.855      ;
; 0.030  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.187      ; 2.507      ;
; 0.047  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.512      ; 2.889      ;
; 0.067  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.821      ; 3.218      ;
; 0.091  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.505      ; 2.886      ;
; 0.102  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.721      ; 3.153      ;
; 0.105  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[0]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 3.210      ;
; 0.105  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[1]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 3.210      ;
; 0.105  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[2]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 3.210      ;
; 0.105  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[3]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 3.210      ;
; 0.105  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[4]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 3.210      ;
; 0.105  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[5]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 3.210      ;
; 0.105  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[6]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 3.210      ;
; 0.105  ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[7]                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.810      ; 3.210      ;
; 0.105  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.745      ; 3.180      ;
; 0.111  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.814      ; 3.215      ;
; 0.117  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.670      ; 3.117      ;
; 0.127  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.843      ; 2.300      ;
; 0.146  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.714      ; 3.150      ;
; 0.148  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.890      ; 2.368      ;
; 0.149  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.738      ; 3.177      ;
; 0.161  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.663      ; 3.114      ;
; 0.166  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.738      ; 3.234      ;
; 0.166  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.214      ; 2.710      ;
; 0.171  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.770      ; 3.271      ;
; 0.171  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.836      ; 2.297      ;
; 0.174  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.540      ; 3.044      ;
; 0.185  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.757      ; 3.272      ;
; 0.192  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.883      ; 2.365      ;
; 0.205  ; RST       ; state.waitRECbegin                                                                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.414      ; 1.914      ;
; 0.205  ; RST       ; state.writeBufStream                                                                                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.414      ; 1.914      ;
; 0.205  ; RST       ; state.shutingDownAfterStopRec                                                                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.414      ; 1.914      ;
; 0.205  ; RST       ; state.waitForCalcingCurAddr                                                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.414      ; 1.914      ;
; 0.205  ; RST       ; state.constructFATend                                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.414      ; 1.914      ;
; 0.210  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.731      ; 3.231      ;
; 0.210  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.207      ; 2.707      ;
; 0.215  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.763      ; 3.268      ;
; 0.218  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.533      ; 3.041      ;
; 0.224  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.140      ; 2.694      ;
; 0.229  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.750      ; 3.269      ;
; 0.246  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.667      ; 3.243      ;
; 0.256  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.225      ; 2.811      ;
; 0.259  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.622      ; 3.211      ;
; 0.262  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.645      ; 3.237      ;
; 0.265  ; RST       ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.882      ; 2.477      ;
; 0.268  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.133      ; 2.691      ;
; 0.290  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.660      ; 3.240      ;
; 0.298  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.636      ; 3.264      ;
; 0.300  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.218      ; 2.808      ;
; 0.303  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.615      ; 3.208      ;
; 0.306  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.638      ; 3.234      ;
; 0.309  ; RST       ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[3]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.474      ;
; 0.309  ; RST       ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[2]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.474      ;
; 0.309  ; RST       ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[1]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.474      ;
; 0.309  ; RST       ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[0]                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.474      ;
; 0.314  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.617      ; 3.261      ;
; 0.342  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.629      ; 3.261      ;
; 0.351  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1~portb_address_reg0           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.504      ; 3.185      ;
; 0.358  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.610      ; 3.258      ;
; 0.395  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.497      ; 3.182      ;
; 0.420  ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55WaitResp                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.473      ; 2.188      ;
; 0.420  ; RST       ; commandManager:commandManagerUnit|state.transfrCMD6WaitResp                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.473      ; 2.188      ;
; 0.420  ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16WaitResp                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.473      ; 2.188      ;
; 0.420  ; RST       ; commandManager:commandManagerUnit|state.idleCMD55WaitResp                                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.473      ; 2.188      ;
; 0.429  ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11~portb_address_reg0          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.793      ; 3.552      ;
; 0.454  ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7PrgNeed                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.386      ; 2.135      ;
; 0.454  ; RST       ; commandManager:commandManagerUnit|state.idleCMD41VoltageMute                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.386      ; 2.135      ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                            ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.898  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.212      ; 3.305      ;
; 1.061  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.212      ; 3.468      ;
; 1.088  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.255      ; 3.538      ;
; 1.088  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.255      ; 3.538      ;
; 1.088  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.255      ; 3.538      ;
; 1.088  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.255      ; 3.538      ;
; 1.088  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.255      ; 3.538      ;
; 1.178  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.218      ; 2.701      ;
; 1.251  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.255      ; 3.701      ;
; 1.251  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.255      ; 3.701      ;
; 1.251  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.255      ; 3.701      ;
; 1.251  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.255      ; 3.701      ;
; 1.251  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.255      ; 3.701      ;
; 1.794  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 2.619      ;
; 1.902  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.563      ; 2.770      ;
; 1.902  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.563      ; 2.770      ;
; 1.902  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.563      ; 2.770      ;
; 1.902  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.563      ; 2.770      ;
; 1.902  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.563      ; 2.770      ;
; 2.030  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.175      ; 2.544      ;
; 2.076  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.166      ; 2.541      ;
; 2.076  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.166      ; 2.541      ;
; 2.076  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.166      ; 2.541      ;
; 2.076  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.166      ; 2.541      ;
; 2.076  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.166      ; 2.541      ;
; 2.076  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.166      ; 2.541      ;
; 2.076  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.166      ; 2.541      ;
; 2.076  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.166      ; 2.541      ;
; 2.080  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.563      ; 2.948      ;
; 2.093  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.910      ; 5.198      ;
; 2.256  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.910      ; 5.361      ;
; 2.812  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.158     ; 1.959      ;
; 2.812  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.158     ; 1.959      ;
; 2.851  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.620     ; 1.536      ;
; 2.851  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitUSB                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.620     ; 1.536      ;
; 2.851  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.620     ; 1.536      ;
; 2.851  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.620     ; 1.536      ;
; 2.851  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.620     ; 1.536      ;
; 2.851  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.620     ; 1.536      ;
; 2.851  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.620     ; 1.536      ;
; 2.851  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.620     ; 1.536      ;
; 3.065  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.255      ; 5.515      ;
; 3.228  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.255      ; 5.678      ;
; 3.274  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.620     ; 1.959      ;
; 3.274  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.620     ; 1.959      ;
; 3.344  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.619     ; 2.030      ;
; 3.344  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.619     ; 2.030      ;
; 3.357  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.619     ; 2.043      ;
; 3.357  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.619     ; 2.043      ;
; 3.357  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.619     ; 2.043      ;
; 3.357  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.619     ; 2.043      ;
; 3.412  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.218     ; 2.498      ;
; 3.412  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.218     ; 2.498      ;
; 3.412  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.218     ; 2.498      ;
; 3.412  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.218     ; 2.498      ;
; 3.412  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.218     ; 2.498      ;
; 3.412  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.218     ; 2.498      ;
; 3.412  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.218     ; 2.498      ;
; 3.412  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.218     ; 2.498      ;
; 3.412  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -1.218     ; 2.498      ;
; 12.569 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 4.925      ;
; 12.569 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 4.925      ;
; 12.569 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 4.925      ;
; 12.569 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 4.925      ;
; 12.569 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 4.925      ;
; 12.569 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 4.925      ;
; 12.569 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 4.925      ;
; 12.569 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 4.925      ;
; 12.569 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 4.925      ;
; 12.732 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 5.088      ;
; 12.732 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 5.088      ;
; 12.732 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 5.088      ;
; 12.732 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 5.088      ;
; 12.732 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 5.088      ;
; 12.732 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 5.088      ;
; 12.732 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 5.088      ;
; 12.732 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 5.088      ;
; 12.732 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.474      ; 5.088      ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.494      ;
; 1.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.494      ;
; 1.234 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.502      ;
; 1.234 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.502      ;
; 1.234 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.502      ;
; 1.234 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.502      ;
; 1.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.510      ;
; 1.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.510      ;
; 1.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.510      ;
; 1.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.510      ;
; 1.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.510      ;
; 1.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.510      ;
; 1.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.510      ;
; 1.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.510      ;
; 1.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.510      ;
; 1.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.510      ;
; 1.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.510      ;
; 1.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.510      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.993      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.993      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.993      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.996      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.996      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.996      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.996      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.996      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.996      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.996      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.996      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.996      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.996      ;
; 1.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.996      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.040      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.032      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.032      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.032      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.032      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.032      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.032      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.032      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.032      ;
; 1.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.032      ;
; 1.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.032      ;
; 1.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.032      ;
; 1.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.032      ;
; 1.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.032      ;
; 1.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.032      ;
; 1.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.032      ;
; 1.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.032      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.052      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.052      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.052      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.052      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.052      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.052      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.052      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.052      ;
; 1.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.141      ;
; 1.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.141      ;
; 1.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.141      ;
; 1.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.141      ;
; 1.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.141      ;
; 1.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.141      ;
; 1.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.141      ;
; 1.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.141      ;
; 1.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.141      ;
; 2.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.275      ;
; 2.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.275      ;
; 2.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.275      ;
; 2.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.275      ;
; 2.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.275      ;
; 2.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.275      ;
; 2.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.275      ;
; 2.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.275      ;
; 2.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.275      ;
; 2.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.275      ;
; 2.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.275      ;
; 2.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.275      ;
; 2.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.275      ;
; 2.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.318      ;
; 2.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.318      ;
; 2.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.318      ;
; 2.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.318      ;
; 2.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.318      ;
; 2.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.318      ;
; 2.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.318      ;
; 2.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.318      ;
; 2.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.318      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 7.563 ; 7.779        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ;
; 7.700 ; 7.930        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                          ;
; 7.700 ; 7.930        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                          ;
; 7.700 ; 7.930        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                          ;
; 7.700 ; 7.930        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                          ;
; 7.700 ; 7.930        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                          ;
; 7.700 ; 7.930        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                          ;
; 7.700 ; 7.930        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                          ;
; 7.700 ; 7.930        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                          ;
; 7.702 ; 7.932        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.717 ; 7.933        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ;
; 7.717 ; 7.933        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ;
; 7.717 ; 7.933        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ;
; 7.717 ; 7.933        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ;
; 7.717 ; 7.933        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ;
; 7.717 ; 7.933        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ;
; 7.725 ; 7.941        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ;
; 7.833 ; 7.833        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[0]|clk                                                   ;
; 7.928 ; 7.928        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBBuffUnit|altsyncram_component|auto_generated|ram_block1a0|clk1                                                  ;
; 7.987 ; 7.987        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated|clk                                         ;
; 7.987 ; 7.987        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated|clk                                         ;
; 7.987 ; 7.987        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated|clk                                         ;
; 7.987 ; 7.987        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated|clk                                         ;
; 7.987 ; 7.987        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated|clk                                         ;
; 7.987 ; 7.987        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[7]|clk                                                   ;
; 7.995 ; 7.995        ; 0.000          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated|clk                                         ;
; 8.005 ; 8.221        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ;
; 8.005 ; 8.221        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ;
; 8.010 ; 8.226        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|WR_USBTRANS                        ;
; 8.050 ; 8.266        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ;
; 8.050 ; 8.266        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ;
; 8.050 ; 8.234        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                        ;
; 8.050 ; 8.234        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                        ;
; 8.050 ; 8.234        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                        ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[1]                      ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[4]                      ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[7]                      ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ;
; 8.051 ; 8.267        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.waitUSB                                                        ;
; 8.053 ; 8.269        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[0]                      ;
; 8.053 ; 8.269        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[2]                      ;
; 8.053 ; 8.269        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[3]                      ;
; 8.053 ; 8.269        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[5]                      ;
; 8.053 ; 8.269        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[6]                      ;
; 8.053 ; 8.237        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ;
; 8.053 ; 8.237        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ;
; 8.053 ; 8.237        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ;
; 8.053 ; 8.237        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ;
; 8.053 ; 8.237        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ;
; 8.053 ; 8.237        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ;
; 8.053 ; 8.237        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ;
; 8.053 ; 8.237        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ;
; 8.053 ; 8.237        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ;
; 8.054 ; 8.238        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ;
; 8.054 ; 8.238        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ;
; 8.054 ; 8.238        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                        ;
; 8.054 ; 8.238        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                        ;
; 8.054 ; 8.238        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                        ;
; 8.207 ; 8.423        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ;
; 8.207 ; 8.423        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ;
; 8.207 ; 8.423        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                        ;
; 8.207 ; 8.423        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                        ;
; 8.207 ; 8.423        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                        ;
; 8.208 ; 8.424        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ;
; 8.208 ; 8.424        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ;
; 8.208 ; 8.424        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ;
; 8.208 ; 8.424        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ;
; 8.208 ; 8.424        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ;
; 8.208 ; 8.424        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ;
; 8.208 ; 8.424        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ;
; 8.208 ; 8.424        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ;
; 8.208 ; 8.424        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ;
; 8.210 ; 8.394        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[0]                      ;
; 8.210 ; 8.394        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[2]                      ;
; 8.210 ; 8.394        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[3]                      ;
; 8.210 ; 8.394        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[5]                      ;
; 8.210 ; 8.394        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[6]                      ;
; 8.210 ; 8.426        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                        ;
; 8.210 ; 8.426        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                        ;
; 8.210 ; 8.426        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                        ;
; 8.211 ; 8.395        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ;
; 8.211 ; 8.395        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ;
; 8.211 ; 8.395        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ;
; 8.211 ; 8.395        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ;
; 8.211 ; 8.395        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ;
; 8.211 ; 8.395        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ;
; 8.211 ; 8.395        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ;
; 8.211 ; 8.395        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.waitUSB                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'EXT_USB_CLK'                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.972 ; 8.202        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.972 ; 8.202        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.974 ; 8.204        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.974 ; 8.204        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.974 ; 8.204        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.975 ; 8.205        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_address_reg0 ;
; 7.975 ; 8.205        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_we_reg       ;
; 7.975 ; 8.205        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.975 ; 8.205        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.976 ; 8.206        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.977 ; 8.207        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 7.977 ; 8.207        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0 ;
; 7.977 ; 8.207        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_we_reg       ;
; 7.977 ; 8.207        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_address_reg0 ;
; 7.977 ; 8.207        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_we_reg       ;
; 7.977 ; 8.207        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 7.979 ; 8.209        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 7.979 ; 8.209        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0  ;
; 7.979 ; 8.209        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_address_reg0 ;
; 7.979 ; 8.209        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_we_reg       ;
; 7.981 ; 8.211        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                          ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                          ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                          ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                           ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                      ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                      ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                      ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                      ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                      ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                      ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                      ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                      ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                      ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                      ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                     ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                      ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                      ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                      ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                          ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                             ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                             ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                    ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ;
; 8.125 ; 8.309        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                 ;
; 8.126 ; 8.310        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                     ;
; 8.126 ; 8.310        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                      ;
; 8.126 ; 8.310        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                 ;
; 8.126 ; 8.310        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                         ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                     ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                     ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                     ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                     ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                     ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                     ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                     ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                     ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                     ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                     ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                     ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                          ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                           ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                          ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                           ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                           ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                           ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                           ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                           ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                           ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                           ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                           ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                           ;
; 8.127 ; 8.311        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                    ;
; 8.128 ; 8.312        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                          ;
; 8.128 ; 8.312        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                          ;
; 8.128 ; 8.312        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                          ;
; 8.128 ; 8.312        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                          ;
; 8.128 ; 8.312        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                          ;
; 8.128 ; 8.312        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                          ;
; 8.128 ; 8.312        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                     ;
; 8.128 ; 8.312        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                     ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'EXT_CLK'                                                                                              ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RST                                                            ;
; 9.708 ; 9.708        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RST|clk                                                        ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[0]                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[10]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[11]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[12]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[13]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[14]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[15]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[16]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[17]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[18]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[19]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[1]                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[20]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[21]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[22]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[23]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[24]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[25]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[26]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[27]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[28]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[29]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[2]                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[30]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[31]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[3]                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[4]                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[5]                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[6]                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[7]                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[8]                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[9]                                                  ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[0]                                                  ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[10]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[11]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[12]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[13]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[14]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[15]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[16]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[17]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[18]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[19]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[1]                                                  ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[20]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[21]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[22]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[23]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[24]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[25]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[26]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[27]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[28]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[29]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[2]                                                  ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[30]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[31]                                                 ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[3]                                                  ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[4]                                                  ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[5]                                                  ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[6]                                                  ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[7]                                                  ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[8]                                                  ;
; 9.803 ; 10.019       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[9]                                                  ;
; 9.917 ; 9.917        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.917 ; 9.917        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.917 ; 9.917        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[0]|clk                                              ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[10]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[11]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[12]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[13]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[14]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[15]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[16]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[17]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[18]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[19]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[1]|clk                                              ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[20]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[21]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[22]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[23]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[24]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[25]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[26]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[27]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[28]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[29]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[2]|clk                                              ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[30]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[31]|clk                                             ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[3]|clk                                              ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[4]|clk                                              ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[5]|clk                                              ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[6]|clk                                              ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[7]|clk                                              ;
; 9.927 ; 9.927        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[8]|clk                                              ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 21.405 ; 21.635       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9                                            ;
; 21.405 ; 21.635       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9~portb_address_reg0                         ;
; 21.411 ; 21.641       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26                                           ;
; 21.411 ; 21.641       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26~portb_address_reg0                        ;
; 21.414 ; 21.644       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14                                           ;
; 21.414 ; 21.644       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14~portb_address_reg0                        ;
; 21.430 ; 21.660       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8                                            ;
; 21.430 ; 21.660       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8~portb_address_reg0                         ;
; 21.454 ; 21.684       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17                                           ;
; 21.454 ; 21.684       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17~portb_address_reg0                        ;
; 21.454 ; 21.684       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22                                           ;
; 21.454 ; 21.684       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22~portb_address_reg0                        ;
; 21.463 ; 21.693       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25                                           ;
; 21.463 ; 21.693       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25~portb_address_reg0                        ;
; 21.471 ; 21.701       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13                                           ;
; 21.471 ; 21.701       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13~portb_address_reg0                        ;
; 21.478 ; 21.708       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21                                           ;
; 21.478 ; 21.708       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21~portb_address_reg0                        ;
; 21.481 ; 21.697       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|address_reg_b[1]                                        ;
; 21.492 ; 21.722       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7                                            ;
; 21.492 ; 21.722       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7~portb_address_reg0                         ;
; 21.496 ; 21.712       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|COMPLT                                                                    ;
; 21.516 ; 21.746       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12                                           ;
; 21.516 ; 21.746       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12~portb_address_reg0                        ;
; 21.531 ; 21.761       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10                                           ;
; 21.531 ; 21.761       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10~portb_address_reg0                        ;
; 21.532 ; 21.762       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6                                            ;
; 21.532 ; 21.762       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6~portb_address_reg0                         ;
; 21.544 ; 21.760       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD0PrgNeed                                                                                      ;
; 21.544 ; 21.760       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD41Begin                                                                                       ;
; 21.544 ; 21.760       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD41VoltageMute                                                                                 ;
; 21.544 ; 21.760       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.stbyCMD7PrgNeed                                                                                      ;
; 21.544 ; 21.760       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockRead                                                                                     ;
; 21.544 ; 21.760       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12PrgNeed                                                                         ;
; 21.544 ; 21.760       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25RespCheck                                                                       ;
; 21.547 ; 21.763       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockWriteWaitStatus                                                                          ;
; 21.547 ; 21.763       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufStatus                                                                   ;
; 21.547 ; 21.763       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufStatus                                                                  ;
; 21.547 ; 21.763       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitStatus                                                                           ;
; 21.548 ; 21.764       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.idleInitMute                                                                                         ;
; 21.556 ; 21.772       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25WaitResp                                                                        ;
; 21.560 ; 21.776       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|COMPLT                                                                 ;
; 21.564 ; 21.794       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11                                           ;
; 21.564 ; 21.794       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11~portb_address_reg0                        ;
; 21.567 ; 21.797       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24                                           ;
; 21.567 ; 21.797       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24~portb_address_reg0                        ;
; 21.569 ; 21.785       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT                                                                   ;
; 21.575 ; 21.759       ; 0.184          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER                                              ;
; 21.577 ; 21.807       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16                                           ;
; 21.577 ; 21.807       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16~portb_address_reg0                        ;
; 21.577 ; 21.793       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|ENA_COUNTER                                                                      ;
; 21.577 ; 21.793       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[0]                                                             ;
; 21.577 ; 21.793       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[1]                                                             ;
; 21.577 ; 21.793       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[0]                                                                     ;
; 21.577 ; 21.793       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[1]                                                                     ;
; 21.583 ; 21.799       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.identCMD3Begin                                                                                       ;
; 21.583 ; 21.799       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD55Begin                                                                                       ;
; 21.583 ; 21.799       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.stbyCMD7Begin                                                                                        ;
; 21.583 ; 21.799       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Begin                                                                           ;
; 21.583 ; 21.799       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockWriteMute                                                                                ;
; 21.583 ; 21.799       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD16Begin                                                                                    ;
; 21.583 ; 21.799       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD55Begin                                                                                    ;
; 21.583 ; 21.799       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD6Begin                                                                                     ;
; 21.583 ; 21.799       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Begin                                                                           ;
; 21.585 ; 21.801       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCheckComplt                                                                          ;
; 21.585 ; 21.801       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|ENA_COUNTER                                                                              ;
; 21.589 ; 21.819       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28                                           ;
; 21.589 ; 21.819       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28~portb_address_reg0                        ;
; 21.589 ; 21.819       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30                                           ;
; 21.589 ; 21.819       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30~portb_address_reg0                        ;
; 21.591 ; 21.807       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD55WaitResp                                                                                    ;
; 21.591 ; 21.807       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.stbyCMD7RespCheck                                                                                    ;
; 21.591 ; 21.807       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24RespCheck                                                                      ;
; 21.591 ; 21.807       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD16RespCheck                                                                                ;
; 21.591 ; 21.807       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD16WaitResp                                                                                 ;
; 21.591 ; 21.807       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD55WaitResp                                                                                 ;
; 21.591 ; 21.807       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD6RespCheck                                                                                 ;
; 21.591 ; 21.807       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD6WaitResp                                                                                  ;
; 21.592 ; 21.808       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|muteCounter:initMute|COMPLT                                                                                ;
; 21.592 ; 21.822       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[0]                          ;
; 21.592 ; 21.822       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[1]                          ;
; 21.592 ; 21.822       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[2]                          ;
; 21.592 ; 21.822       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[3]                          ;
; 21.592 ; 21.822       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 21.592 ; 21.822       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|ram_block1a0~portb_re_reg       ;
; 21.593 ; 21.823       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19                                           ;
; 21.593 ; 21.823       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19~portb_address_reg0                        ;
; 21.594 ; 21.824       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23                                           ;
; 21.594 ; 21.824       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23~portb_address_reg0                        ;
; 21.594 ; 21.824       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29                                           ;
; 21.594 ; 21.824       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29~portb_address_reg0                        ;
; 21.595 ; 21.825       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15                                           ;
; 21.595 ; 21.825       ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15~portb_address_reg0                        ;
; 21.596 ; 21.812       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.readyCMD2Begin                                                                                       ;
; 21.596 ; 21.812       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.readyCMD2WaitResp                                                                                    ;
; 21.597 ; 21.813       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|COMPLT                                                                            ;
; 21.597 ; 21.813       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|COMPLT                                                                ;
; 21.597 ; 21.813       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockWrite                                                                                    ;
; 21.597 ; 21.813       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWrite                                                                                     ;
; 21.597 ; 21.813       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteComplt                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.453 ; 49.683       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~portb_address_reg0                                                                       ;
; 49.453 ; 49.683       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~portb_address_reg0                                                                       ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~portb_address_reg0                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~portb_address_reg0                                                                        ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~portb_address_reg0                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~portb_address_reg0                                                                       ;
; 49.546 ; 49.762       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                 ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                 ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                 ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                 ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                  ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                  ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                  ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                              ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated|counter_reg_bit[0]                   ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                             ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                 ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                 ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                 ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                 ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                 ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[0]                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[1]                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[2]                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[3]                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[4]                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[5]                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[6]                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[7]                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[8]                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[9]                          ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                 ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                           ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                           ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated|counter_reg_bit[0] ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated|counter_reg_bit[1] ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated|counter_reg_bit[2] ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated|counter_reg_bit[3] ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated|counter_reg_bit[4] ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vfi:auto_generated|counter_reg_bit[5] ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'                                                                                  ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                           ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------+
; 499.697 ; 499.913      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[160] ;
; 499.697 ; 499.913      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[161] ;
; 499.697 ; 499.913      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[164] ;
; 499.697 ; 499.913      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[165] ;
; 499.697 ; 499.913      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[166] ;
; 499.697 ; 499.913      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[167] ;
; 499.697 ; 499.913      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[183] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[0]          ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[1]          ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[2]          ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[3]          ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[4]          ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[5]          ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[6]          ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG2[7]          ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[100] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[101] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[102] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[103] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[112] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[113] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[114] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[115] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[116] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[117] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[118] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[119] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[128] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[129] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[130] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[131] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[132] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[133] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[134] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[135] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[144] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[145] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[146] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[147] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[148] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[149] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[150] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[151] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[162] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[163] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[176] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[177] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[178] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[179] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[180] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[181] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[182] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[192] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[193] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[194] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[195] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[196] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[197] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[198] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[199] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[208] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[209] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[210] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[211] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[212] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[213] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[214] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[215] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[224] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[225] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[226] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[227] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[228] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[229] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[230] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[231] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[240] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[241] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[242] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[243] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[244] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[245] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[246] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[247] ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[39]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[64]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[66]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[67]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[68]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[70]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[71]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[80]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[81]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[82]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[83]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[84]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[85]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[86]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[87]  ;
; 499.698 ; 499.914      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[96]  ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+----------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                       ;
+----------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 1999.150 ; 1999.380     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9                                            ;
; 1999.150 ; 1999.380     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9~portb_address_reg0                         ;
; 1999.156 ; 1999.386     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26                                           ;
; 1999.156 ; 1999.386     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26~portb_address_reg0                        ;
; 1999.159 ; 1999.389     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14                                           ;
; 1999.159 ; 1999.389     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14~portb_address_reg0                        ;
; 1999.175 ; 1999.405     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8                                            ;
; 1999.175 ; 1999.405     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8~portb_address_reg0                         ;
; 1999.199 ; 1999.429     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17                                           ;
; 1999.199 ; 1999.429     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17~portb_address_reg0                        ;
; 1999.199 ; 1999.429     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22                                           ;
; 1999.199 ; 1999.429     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22~portb_address_reg0                        ;
; 1999.208 ; 1999.438     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25                                           ;
; 1999.208 ; 1999.438     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25~portb_address_reg0                        ;
; 1999.216 ; 1999.446     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13                                           ;
; 1999.216 ; 1999.446     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13~portb_address_reg0                        ;
; 1999.223 ; 1999.453     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21                                           ;
; 1999.223 ; 1999.453     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21~portb_address_reg0                        ;
; 1999.226 ; 1999.442     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|address_reg_b[1]                                        ;
; 1999.237 ; 1999.467     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7                                            ;
; 1999.237 ; 1999.467     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7~portb_address_reg0                         ;
; 1999.241 ; 1999.457     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|COMPLT                                                                    ;
; 1999.261 ; 1999.491     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12                                           ;
; 1999.261 ; 1999.491     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12~portb_address_reg0                        ;
; 1999.276 ; 1999.506     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10                                           ;
; 1999.276 ; 1999.506     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10~portb_address_reg0                        ;
; 1999.277 ; 1999.507     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6                                            ;
; 1999.277 ; 1999.507     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6~portb_address_reg0                         ;
; 1999.289 ; 1999.505     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD0PrgNeed                                                                                      ;
; 1999.289 ; 1999.505     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD41Begin                                                                                       ;
; 1999.289 ; 1999.505     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD41VoltageMute                                                                                 ;
; 1999.289 ; 1999.505     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.stbyCMD7PrgNeed                                                                                      ;
; 1999.289 ; 1999.505     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockRead                                                                                     ;
; 1999.289 ; 1999.505     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12PrgNeed                                                                         ;
; 1999.289 ; 1999.505     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25RespCheck                                                                       ;
; 1999.292 ; 1999.508     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockWriteWaitStatus                                                                          ;
; 1999.292 ; 1999.508     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufStatus                                                                   ;
; 1999.292 ; 1999.508     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufStatus                                                                  ;
; 1999.292 ; 1999.508     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitStatus                                                                           ;
; 1999.293 ; 1999.509     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.idleInitMute                                                                                         ;
; 1999.301 ; 1999.517     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25WaitResp                                                                        ;
; 1999.305 ; 1999.521     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|muteCounter:muteAfterVoltageRelease|COMPLT                                                                 ;
; 1999.309 ; 1999.539     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11                                           ;
; 1999.309 ; 1999.539     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11~portb_address_reg0                        ;
; 1999.312 ; 1999.542     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24                                           ;
; 1999.312 ; 1999.542     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24~portb_address_reg0                        ;
; 1999.314 ; 1999.530     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT                                                                   ;
; 1999.320 ; 1999.504     ; 0.184          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER                                              ;
; 1999.322 ; 1999.552     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16                                           ;
; 1999.322 ; 1999.552     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16~portb_address_reg0                        ;
; 1999.322 ; 1999.538     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|ENA_COUNTER                                                                      ;
; 1999.322 ; 1999.538     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[0]                                                             ;
; 1999.322 ; 1999.538     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[1]                                                             ;
; 1999.322 ; 1999.538     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[0]                                                                     ;
; 1999.322 ; 1999.538     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[1]                                                                     ;
; 1999.328 ; 1999.544     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.identCMD3Begin                                                                                       ;
; 1999.328 ; 1999.544     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD55Begin                                                                                       ;
; 1999.328 ; 1999.544     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.stbyCMD7Begin                                                                                        ;
; 1999.328 ; 1999.544     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Begin                                                                           ;
; 1999.328 ; 1999.544     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockWriteMute                                                                                ;
; 1999.328 ; 1999.544     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD16Begin                                                                                    ;
; 1999.328 ; 1999.544     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD55Begin                                                                                    ;
; 1999.328 ; 1999.544     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD6Begin                                                                                     ;
; 1999.328 ; 1999.544     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Begin                                                                           ;
; 1999.330 ; 1999.546     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteCheckComplt                                                                          ;
; 1999.330 ; 1999.546     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|ENA_COUNTER                                                                              ;
; 1999.334 ; 1999.564     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28                                           ;
; 1999.334 ; 1999.564     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28~portb_address_reg0                        ;
; 1999.334 ; 1999.564     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30                                           ;
; 1999.334 ; 1999.564     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30~portb_address_reg0                        ;
; 1999.336 ; 1999.552     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.idleCMD55WaitResp                                                                                    ;
; 1999.336 ; 1999.552     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.stbyCMD7RespCheck                                                                                    ;
; 1999.336 ; 1999.552     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24RespCheck                                                                      ;
; 1999.336 ; 1999.552     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD16RespCheck                                                                                ;
; 1999.336 ; 1999.552     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD16WaitResp                                                                                 ;
; 1999.336 ; 1999.552     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD55WaitResp                                                                                 ;
; 1999.336 ; 1999.552     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD6RespCheck                                                                                 ;
; 1999.336 ; 1999.552     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrCMD6WaitResp                                                                                  ;
; 1999.337 ; 1999.553     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|muteCounter:initMute|COMPLT                                                                                ;
; 1999.337 ; 1999.567     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[0]                          ;
; 1999.337 ; 1999.567     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[1]                          ;
; 1999.337 ; 1999.567     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[2]                          ;
; 1999.337 ; 1999.567     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[3]                          ;
; 1999.337 ; 1999.567     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 1999.337 ; 1999.567     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|ram_block1a0~portb_re_reg       ;
; 1999.338 ; 1999.568     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19                                           ;
; 1999.338 ; 1999.568     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19~portb_address_reg0                        ;
; 1999.339 ; 1999.569     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23                                           ;
; 1999.339 ; 1999.569     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23~portb_address_reg0                        ;
; 1999.339 ; 1999.569     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29                                           ;
; 1999.339 ; 1999.569     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29~portb_address_reg0                        ;
; 1999.340 ; 1999.570     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15                                           ;
; 1999.340 ; 1999.570     ; 0.230          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15~portb_address_reg0                        ;
; 1999.341 ; 1999.557     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.readyCMD2Begin                                                                                       ;
; 1999.341 ; 1999.557     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.readyCMD2WaitResp                                                                                    ;
; 1999.342 ; 1999.558     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|COMPLT                                                                            ;
; 1999.342 ; 1999.558     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|COMPLT                                                                ;
; 1999.342 ; 1999.558     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrBlockWrite                                                                                    ;
; 1999.342 ; 1999.558     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWrite                                                                                     ;
; 1999.342 ; 1999.558     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; commandManager:commandManagerUnit|state.transfrMultWriteComplt                                                                               ;
+----------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; D[*]                ; EXT_USB_CLK         ; 2.794 ; 2.818 ; Rise       ; EXT_USB_CLK                                            ;
;  D[0]               ; EXT_USB_CLK         ; 1.575 ; 1.710 ; Rise       ; EXT_USB_CLK                                            ;
;  D[1]               ; EXT_USB_CLK         ; 2.313 ; 2.387 ; Rise       ; EXT_USB_CLK                                            ;
;  D[2]               ; EXT_USB_CLK         ; 1.763 ; 1.930 ; Rise       ; EXT_USB_CLK                                            ;
;  D[3]               ; EXT_USB_CLK         ; 2.794 ; 2.818 ; Rise       ; EXT_USB_CLK                                            ;
;  D[4]               ; EXT_USB_CLK         ; 2.687 ; 2.665 ; Rise       ; EXT_USB_CLK                                            ;
;  D[5]               ; EXT_USB_CLK         ; 2.439 ; 2.395 ; Rise       ; EXT_USB_CLK                                            ;
;  D[6]               ; EXT_USB_CLK         ; 2.696 ; 2.757 ; Rise       ; EXT_USB_CLK                                            ;
;  D[7]               ; EXT_USB_CLK         ; 2.528 ; 2.676 ; Rise       ; EXT_USB_CLK                                            ;
; RXF                 ; EXT_USB_CLK         ; 2.492 ; 2.515 ; Rise       ; EXT_USB_CLK                                            ;
; TXE                 ; EXT_USB_CLK         ; 2.373 ; 2.420 ; Rise       ; EXT_USB_CLK                                            ;
; SD_CMD              ; EXT_CLK             ; 3.451 ; 3.450 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 3.812 ; 3.697 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 3.812 ; 3.697 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 4.544 ; 4.267 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 4.544 ; 4.267 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; BUT                 ; EXT_CLK             ; 6.527 ; 6.459 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 3.321 ; 3.320 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 3.682 ; 3.567 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 3.682 ; 3.567 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 4.393 ; 4.116 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 4.393 ; 4.116 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.421 ; 2.714 ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 7.494 ; 7.692 ; Rise       ; altera_reserved_tck                                    ;
; ADC_INPUT1[*]       ; EXT_USB_CLK         ; 4.524 ; 4.540 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[0]      ; EXT_USB_CLK         ; 4.524 ; 4.536 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[1]      ; EXT_USB_CLK         ; 4.523 ; 4.540 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[2]      ; EXT_USB_CLK         ; 4.508 ; 4.521 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[3]      ; EXT_USB_CLK         ; 4.435 ; 4.497 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[4]      ; EXT_USB_CLK         ; 4.406 ; 4.466 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[5]      ; EXT_USB_CLK         ; 4.167 ; 4.280 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[6]      ; EXT_USB_CLK         ; 4.171 ; 4.281 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[7]      ; EXT_USB_CLK         ; 4.112 ; 4.242 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_INPUT2[*]       ; EXT_USB_CLK         ; 4.482 ; 4.571 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[0]      ; EXT_USB_CLK         ; 4.404 ; 4.479 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[1]      ; EXT_USB_CLK         ; 4.167 ; 4.277 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[2]      ; EXT_USB_CLK         ; 4.112 ; 4.240 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[3]      ; EXT_USB_CLK         ; 4.482 ; 4.571 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[4]      ; EXT_USB_CLK         ; 4.083 ; 4.229 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[5]      ; EXT_USB_CLK         ; 4.449 ; 4.526 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[6]      ; EXT_USB_CLK         ; 4.479 ; 4.537 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[7]      ; EXT_USB_CLK         ; 4.152 ; 4.173 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; RXF                 ; EXT_USB_CLK         ; 7.778 ; 7.284 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; TXE                 ; EXT_USB_CLK         ; 5.951 ; 6.237 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; D[*]                ; EXT_USB_CLK         ; 5.299 ; 5.286 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; 4.200 ; 4.272 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; 3.927 ; 4.096 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; 4.312 ; 4.299 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; 4.774 ; 4.694 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; 4.866 ; 4.761 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; 4.541 ; 4.703 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; 5.121 ; 5.284 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; 5.299 ; 5.286 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; D[*]                ; EXT_USB_CLK         ; -1.165 ; -1.287 ; Rise       ; EXT_USB_CLK                                            ;
;  D[0]               ; EXT_USB_CLK         ; -1.165 ; -1.287 ; Rise       ; EXT_USB_CLK                                            ;
;  D[1]               ; EXT_USB_CLK         ; -1.204 ; -1.320 ; Rise       ; EXT_USB_CLK                                            ;
;  D[2]               ; EXT_USB_CLK         ; -1.361 ; -1.521 ; Rise       ; EXT_USB_CLK                                            ;
;  D[3]               ; EXT_USB_CLK         ; -1.424 ; -1.493 ; Rise       ; EXT_USB_CLK                                            ;
;  D[4]               ; EXT_USB_CLK         ; -1.520 ; -1.559 ; Rise       ; EXT_USB_CLK                                            ;
;  D[5]               ; EXT_USB_CLK         ; -1.678 ; -1.679 ; Rise       ; EXT_USB_CLK                                            ;
;  D[6]               ; EXT_USB_CLK         ; -2.241 ; -2.294 ; Rise       ; EXT_USB_CLK                                            ;
;  D[7]               ; EXT_USB_CLK         ; -1.971 ; -2.089 ; Rise       ; EXT_USB_CLK                                            ;
; RXF                 ; EXT_USB_CLK         ; -1.989 ; -2.028 ; Rise       ; EXT_USB_CLK                                            ;
; TXE                 ; EXT_USB_CLK         ; -1.881 ; -1.902 ; Rise       ; EXT_USB_CLK                                            ;
; SD_CMD              ; EXT_CLK             ; 0.229  ; 0.176  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 0.557  ; 0.543  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 0.557  ; 0.543  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; -3.513 ; -3.248 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; -3.513 ; -3.248 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; BUT                 ; EXT_CLK             ; -4.293 ; -4.348 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 0.375  ; 0.322  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 0.703  ; 0.689  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 0.703  ; 0.689  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; -3.334 ; -3.069 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; -3.334 ; -3.069 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.759  ; 0.451  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; -1.230 ; -1.471 ; Rise       ; altera_reserved_tck                                    ;
; ADC_INPUT1[*]       ; EXT_USB_CLK         ; -3.405 ; -3.523 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[0]      ; EXT_USB_CLK         ; -3.801 ; -3.806 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[1]      ; EXT_USB_CLK         ; -3.800 ; -3.809 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[2]      ; EXT_USB_CLK         ; -3.785 ; -3.791 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[3]      ; EXT_USB_CLK         ; -3.715 ; -3.767 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[4]      ; EXT_USB_CLK         ; -3.687 ; -3.738 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[5]      ; EXT_USB_CLK         ; -3.458 ; -3.559 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[6]      ; EXT_USB_CLK         ; -3.461 ; -3.561 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[7]      ; EXT_USB_CLK         ; -3.405 ; -3.523 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_INPUT2[*]       ; EXT_USB_CLK         ; -3.377 ; -3.457 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[0]      ; EXT_USB_CLK         ; -3.685 ; -3.750 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[1]      ; EXT_USB_CLK         ; -3.458 ; -3.556 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[2]      ; EXT_USB_CLK         ; -3.404 ; -3.521 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[3]      ; EXT_USB_CLK         ; -3.760 ; -3.839 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[4]      ; EXT_USB_CLK         ; -3.377 ; -3.510 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[5]      ; EXT_USB_CLK         ; -3.728 ; -3.796 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[6]      ; EXT_USB_CLK         ; -3.756 ; -3.806 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[7]      ; EXT_USB_CLK         ; -3.447 ; -3.457 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; RXF                 ; EXT_USB_CLK         ; -4.640 ; -4.544 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; TXE                 ; EXT_USB_CLK         ; -4.163 ; -4.122 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; D[*]                ; EXT_USB_CLK         ; -3.214 ; -3.378 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; -3.463 ; -3.524 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; -3.214 ; -3.378 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; -3.570 ; -3.551 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; -4.011 ; -3.927 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; -4.100 ; -3.992 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; -3.807 ; -3.964 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; -4.363 ; -4.521 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; -4.534 ; -4.523 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; D[*]                ; EXT_CLK             ; 10.776 ; 10.707 ; Rise       ; EXT_CLK                                                ;
;  D[0]               ; EXT_CLK             ; 7.966  ; 7.927  ; Rise       ; EXT_CLK                                                ;
;  D[1]               ; EXT_CLK             ; 10.776 ; 10.707 ; Rise       ; EXT_CLK                                                ;
;  D[2]               ; EXT_CLK             ; 8.492  ; 8.438  ; Rise       ; EXT_CLK                                                ;
;  D[3]               ; EXT_CLK             ; 8.212  ; 8.104  ; Rise       ; EXT_CLK                                                ;
;  D[4]               ; EXT_CLK             ; 9.668  ; 9.409  ; Rise       ; EXT_CLK                                                ;
;  D[5]               ; EXT_CLK             ; 8.543  ; 8.348  ; Rise       ; EXT_CLK                                                ;
;  D[6]               ; EXT_CLK             ; 8.807  ; 8.705  ; Rise       ; EXT_CLK                                                ;
;  D[7]               ; EXT_CLK             ; 9.679  ; 9.487  ; Rise       ; EXT_CLK                                                ;
; OE                  ; EXT_CLK             ; 9.229  ; 9.098  ; Rise       ; EXT_CLK                                                ;
; RD                  ; EXT_CLK             ; 8.029  ; 8.507  ; Rise       ; EXT_CLK                                                ;
; WR                  ; EXT_CLK             ; 9.212  ; 8.763  ; Rise       ; EXT_CLK                                                ;
; SD_CLK              ; EXT_CLK             ; 7.995  ; 7.799  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD              ; EXT_CLK             ; 9.310  ; 8.978  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ;        ; 3.938  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 14.331 ; 13.431 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 12.813 ; 11.838 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 12.838 ; 11.863 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 14.331 ; 13.431 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 12.856 ; 11.842 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ; 8.141  ; 7.945  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 9.456  ; 9.124  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; LED                 ; EXT_CLK             ; 6.039  ; 5.583  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CLK              ; EXT_CLK             ;        ; 4.117  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 14.510 ; 13.610 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 12.992 ; 12.017 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 13.017 ; 12.042 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 14.510 ; 13.610 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 13.035 ; 12.021 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.142 ; 13.966 ; Fall       ; altera_reserved_tck                                    ;
; ADC_CLK1            ; EXT_USB_CLK         ; 5.238  ; 4.936  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CLK2            ; EXT_USB_CLK         ; 4.304  ; 4.147  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; D[*]                ; EXT_USB_CLK         ; 10.639 ; 10.570 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; 7.783  ; 7.790  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; 10.639 ; 10.570 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; 8.309  ; 8.301  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; 8.029  ; 7.967  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; 9.531  ; 9.272  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; 8.360  ; 8.211  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; 8.624  ; 8.568  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; 9.542  ; 9.350  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; OE                  ; EXT_USB_CLK         ; 11.552 ; 11.592 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; RD                  ; EXT_USB_CLK         ; 10.179 ; 11.001 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; WR                  ; EXT_USB_CLK         ; 10.849 ; 9.916  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; D[*]                ; EXT_CLK             ; 7.681  ; 7.678  ; Rise       ; EXT_CLK                                                ;
;  D[0]               ; EXT_CLK             ; 7.681  ; 7.678  ; Rise       ; EXT_CLK                                                ;
;  D[1]               ; EXT_CLK             ; 9.632  ; 9.301  ; Rise       ; EXT_CLK                                                ;
;  D[2]               ; EXT_CLK             ; 8.186  ; 8.168  ; Rise       ; EXT_CLK                                                ;
;  D[3]               ; EXT_CLK             ; 7.917  ; 7.848  ; Rise       ; EXT_CLK                                                ;
;  D[4]               ; EXT_CLK             ; 8.510  ; 7.991  ; Rise       ; EXT_CLK                                                ;
;  D[5]               ; EXT_CLK             ; 8.236  ; 8.083  ; Rise       ; EXT_CLK                                                ;
;  D[6]               ; EXT_CLK             ; 8.490  ; 8.426  ; Rise       ; EXT_CLK                                                ;
;  D[7]               ; EXT_CLK             ; 8.526  ; 8.072  ; Rise       ; EXT_CLK                                                ;
; OE                  ; EXT_CLK             ; 9.035  ; 8.914  ; Rise       ; EXT_CLK                                                ;
; RD                  ; EXT_CLK             ; 7.824  ; 8.285  ; Rise       ; EXT_CLK                                                ;
; WR                  ; EXT_CLK             ; 8.292  ; 7.791  ; Rise       ; EXT_CLK                                                ;
; SD_CLK              ; EXT_CLK             ; 3.813  ; 6.815  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD              ; EXT_CLK             ; 8.686  ; 8.366  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ;        ; 3.541  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 9.271  ; 8.967  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 9.271  ; 8.985  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 9.300  ; 9.132  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 10.785 ; 10.574 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 9.285  ; 8.967  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ; 3.943  ; 6.945  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 8.816  ; 8.496  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; LED                 ; EXT_CLK             ; 5.552  ; 5.113  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CLK              ; EXT_CLK             ;        ; 3.692  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 9.422  ; 9.118  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 9.422  ; 9.136  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 9.451  ; 9.283  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 10.936 ; 10.725 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 9.436  ; 9.118  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.907 ; 11.729 ; Fall       ; altera_reserved_tck                                    ;
; ADC_CLK1            ; EXT_USB_CLK         ; 4.781  ; 4.490  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CLK2            ; EXT_USB_CLK         ; 3.887  ; 3.735  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; D[*]                ; EXT_USB_CLK         ; 3.915  ; 3.724  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; 3.915  ; 3.724  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; 5.616  ; 5.456  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; 4.154  ; 3.887  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; 4.153  ; 3.893  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; 4.494  ; 4.148  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; 4.469  ; 4.128  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; 4.459  ; 4.145  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; 4.507  ; 4.225  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; OE                  ; EXT_USB_CLK         ; 9.788  ; 9.998  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; RD                  ; EXT_USB_CLK         ; 8.344  ; 9.153  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; WR                  ; EXT_USB_CLK         ; 7.385  ; 6.989  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------+
; D[*]       ; EXT_CLK     ; 7.377  ; 7.377  ; Rise       ; EXT_CLK                                                ;
;  D[0]      ; EXT_CLK     ; 7.380  ; 7.380  ; Rise       ; EXT_CLK                                                ;
;  D[1]      ; EXT_CLK     ; 7.384  ; 7.384  ; Rise       ; EXT_CLK                                                ;
;  D[2]      ; EXT_CLK     ; 7.377  ; 7.377  ; Rise       ; EXT_CLK                                                ;
;  D[3]      ; EXT_CLK     ; 7.377  ; 7.377  ; Rise       ; EXT_CLK                                                ;
;  D[4]      ; EXT_CLK     ; 7.682  ; 7.682  ; Rise       ; EXT_CLK                                                ;
;  D[5]      ; EXT_CLK     ; 7.719  ; 7.719  ; Rise       ; EXT_CLK                                                ;
;  D[6]      ; EXT_CLK     ; 8.003  ; 8.003  ; Rise       ; EXT_CLK                                                ;
;  D[7]      ; EXT_CLK     ; 7.993  ; 7.993  ; Rise       ; EXT_CLK                                                ;
; SD_CLK     ; EXT_CLK     ; 6.949  ; 6.949  ; Rise       ; EXT_CLK                                                ;
; SD_CMD     ; EXT_CLK     ; 9.191  ; 9.191  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]  ; EXT_CLK     ; 12.232 ; 12.232 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0] ; EXT_CLK     ; 12.866 ; 12.866 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1] ; EXT_CLK     ; 12.866 ; 12.866 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2] ; EXT_CLK     ; 12.232 ; 12.232 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3] ; EXT_CLK     ; 12.865 ; 12.865 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD     ; EXT_CLK     ; 9.337  ; 9.337  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]  ; EXT_CLK     ; 12.411 ; 12.411 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0] ; EXT_CLK     ; 13.045 ; 13.045 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1] ; EXT_CLK     ; 13.045 ; 13.045 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2] ; EXT_CLK     ; 12.411 ; 12.411 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3] ; EXT_CLK     ; 13.044 ; 13.044 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; D[*]       ; EXT_USB_CLK ; 9.700  ; 9.700  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]      ; EXT_USB_CLK ; 9.703  ; 9.703  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]      ; EXT_USB_CLK ; 9.707  ; 9.707  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]      ; EXT_USB_CLK ; 9.700  ; 9.700  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]      ; EXT_USB_CLK ; 9.700  ; 9.700  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]      ; EXT_USB_CLK ; 10.005 ; 10.005 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]      ; EXT_USB_CLK ; 10.042 ; 10.042 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]      ; EXT_USB_CLK ; 10.326 ; 10.326 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]      ; EXT_USB_CLK ; 10.316 ; 10.316 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+------------+-------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------+
; D[*]       ; EXT_CLK     ; 6.972 ; 6.965 ; Rise       ; EXT_CLK                                                ;
;  D[0]      ; EXT_CLK     ; 6.975 ; 6.968 ; Rise       ; EXT_CLK                                                ;
;  D[1]      ; EXT_CLK     ; 6.978 ; 6.971 ; Rise       ; EXT_CLK                                                ;
;  D[2]      ; EXT_CLK     ; 6.972 ; 6.965 ; Rise       ; EXT_CLK                                                ;
;  D[3]      ; EXT_CLK     ; 6.972 ; 6.965 ; Rise       ; EXT_CLK                                                ;
;  D[4]      ; EXT_CLK     ; 7.265 ; 7.258 ; Rise       ; EXT_CLK                                                ;
;  D[5]      ; EXT_CLK     ; 7.301 ; 7.294 ; Rise       ; EXT_CLK                                                ;
;  D[6]      ; EXT_CLK     ; 7.573 ; 7.566 ; Rise       ; EXT_CLK                                                ;
;  D[7]      ; EXT_CLK     ; 7.563 ; 7.556 ; Rise       ; EXT_CLK                                                ;
; SD_CLK     ; EXT_CLK     ; 6.563 ; 6.556 ; Rise       ; EXT_CLK                                                ;
; SD_CMD     ; EXT_CLK     ; 8.163 ; 8.156 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]  ; EXT_CLK     ; 7.816 ; 7.809 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0] ; EXT_CLK     ; 8.425 ; 8.418 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1] ; EXT_CLK     ; 8.425 ; 8.418 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2] ; EXT_CLK     ; 7.816 ; 7.809 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3] ; EXT_CLK     ; 8.425 ; 8.418 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD     ; EXT_CLK     ; 8.293 ; 8.286 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]  ; EXT_CLK     ; 7.967 ; 7.960 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0] ; EXT_CLK     ; 8.576 ; 8.569 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1] ; EXT_CLK     ; 8.576 ; 8.569 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2] ; EXT_CLK     ; 7.967 ; 7.960 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3] ; EXT_CLK     ; 8.576 ; 8.569 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; D[*]       ; EXT_USB_CLK ; 7.725 ; 7.718 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]      ; EXT_USB_CLK ; 7.728 ; 7.721 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]      ; EXT_USB_CLK ; 7.731 ; 7.724 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]      ; EXT_USB_CLK ; 7.725 ; 7.718 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]      ; EXT_USB_CLK ; 7.725 ; 7.718 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]      ; EXT_USB_CLK ; 8.018 ; 8.011 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]      ; EXT_USB_CLK ; 8.054 ; 8.047 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]      ; EXT_USB_CLK ; 8.326 ; 8.319 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]      ; EXT_USB_CLK ; 8.316 ; 8.309 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+
; D[*]       ; EXT_CLK     ; 6.963     ; 7.096     ; Rise       ; EXT_CLK                                                ;
;  D[0]      ; EXT_CLK     ; 6.963     ; 7.096     ; Rise       ; EXT_CLK                                                ;
;  D[1]      ; EXT_CLK     ; 6.976     ; 7.109     ; Rise       ; EXT_CLK                                                ;
;  D[2]      ; EXT_CLK     ; 6.966     ; 7.099     ; Rise       ; EXT_CLK                                                ;
;  D[3]      ; EXT_CLK     ; 6.966     ; 7.099     ; Rise       ; EXT_CLK                                                ;
;  D[4]      ; EXT_CLK     ; 7.204     ; 7.337     ; Rise       ; EXT_CLK                                                ;
;  D[5]      ; EXT_CLK     ; 7.232     ; 7.365     ; Rise       ; EXT_CLK                                                ;
;  D[6]      ; EXT_CLK     ; 7.451     ; 7.584     ; Rise       ; EXT_CLK                                                ;
;  D[7]      ; EXT_CLK     ; 7.441     ; 7.574     ; Rise       ; EXT_CLK                                                ;
; SD_CLK     ; EXT_CLK     ; 6.557     ; 6.690     ; Rise       ; EXT_CLK                                                ;
; SD_CMD     ; EXT_CLK     ; 8.770     ; 8.903     ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]  ; EXT_CLK     ; 11.451    ; 11.584    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0] ; EXT_CLK     ; 12.013    ; 12.146    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1] ; EXT_CLK     ; 12.013    ; 12.146    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2] ; EXT_CLK     ; 11.451    ; 11.584    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3] ; EXT_CLK     ; 11.977    ; 12.110    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD     ; EXT_CLK     ; 8.916     ; 9.049     ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]  ; EXT_CLK     ; 11.630    ; 11.763    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0] ; EXT_CLK     ; 12.192    ; 12.325    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1] ; EXT_CLK     ; 12.192    ; 12.325    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2] ; EXT_CLK     ; 11.630    ; 11.763    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3] ; EXT_CLK     ; 12.156    ; 12.289    ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; D[*]       ; EXT_USB_CLK ; 9.457     ; 9.590     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]      ; EXT_USB_CLK ; 9.457     ; 9.590     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]      ; EXT_USB_CLK ; 9.470     ; 9.603     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]      ; EXT_USB_CLK ; 9.460     ; 9.593     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]      ; EXT_USB_CLK ; 9.460     ; 9.593     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]      ; EXT_USB_CLK ; 9.698     ; 9.831     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]      ; EXT_USB_CLK ; 9.726     ; 9.859     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]      ; EXT_USB_CLK ; 9.945     ; 10.078    ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]      ; EXT_USB_CLK ; 9.935     ; 10.068    ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+
; D[*]       ; EXT_CLK     ; 6.697     ; 6.697     ; Rise       ; EXT_CLK                                                ;
;  D[0]      ; EXT_CLK     ; 6.697     ; 6.697     ; Rise       ; EXT_CLK                                                ;
;  D[1]      ; EXT_CLK     ; 6.709     ; 6.709     ; Rise       ; EXT_CLK                                                ;
;  D[2]      ; EXT_CLK     ; 6.700     ; 6.700     ; Rise       ; EXT_CLK                                                ;
;  D[3]      ; EXT_CLK     ; 6.700     ; 6.700     ; Rise       ; EXT_CLK                                                ;
;  D[4]      ; EXT_CLK     ; 6.929     ; 6.929     ; Rise       ; EXT_CLK                                                ;
;  D[5]      ; EXT_CLK     ; 6.956     ; 6.956     ; Rise       ; EXT_CLK                                                ;
;  D[6]      ; EXT_CLK     ; 7.166     ; 7.166     ; Rise       ; EXT_CLK                                                ;
;  D[7]      ; EXT_CLK     ; 7.156     ; 7.156     ; Rise       ; EXT_CLK                                                ;
; SD_CLK     ; EXT_CLK     ; 6.308     ; 6.308     ; Rise       ; EXT_CLK                                                ;
; SD_CMD     ; EXT_CLK     ; 7.959     ; 7.959     ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]  ; EXT_CLK     ; 7.822     ; 7.822     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0] ; EXT_CLK     ; 8.361     ; 8.361     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1] ; EXT_CLK     ; 8.361     ; 8.361     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2] ; EXT_CLK     ; 7.822     ; 7.822     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3] ; EXT_CLK     ; 8.327     ; 8.327     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD     ; EXT_CLK     ; 8.089     ; 8.089     ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]  ; EXT_CLK     ; 7.973     ; 7.973     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0] ; EXT_CLK     ; 8.512     ; 8.512     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1] ; EXT_CLK     ; 8.512     ; 8.512     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2] ; EXT_CLK     ; 7.973     ; 7.973     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3] ; EXT_CLK     ; 8.478     ; 8.478     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; D[*]       ; EXT_USB_CLK ; 7.781     ; 7.781     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]      ; EXT_USB_CLK ; 7.781     ; 7.781     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]      ; EXT_USB_CLK ; 7.793     ; 7.793     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]      ; EXT_USB_CLK ; 7.784     ; 7.784     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]      ; EXT_USB_CLK ; 7.784     ; 7.784     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]      ; EXT_USB_CLK ; 8.013     ; 8.013     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]      ; EXT_USB_CLK ; 8.040     ; 8.040     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]      ; EXT_USB_CLK ; 8.250     ; 8.250     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]      ; EXT_USB_CLK ; 8.240     ; 8.240     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -2.245  ; -56.877       ;
; EXT_USB_CLK                                            ; -1.279  ; -39.281       ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; -0.746  ; -16.773       ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 15.856  ; 0.000         ;
; EXT_CLK                                                ; 16.612  ; 0.000         ;
; altera_reserved_tck                                    ; 46.080  ; 0.000         ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 497.459 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; EXT_USB_CLK                                            ; -1.094 ; -2.389        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; -0.658 ; -2.153        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; -0.587 ; -1.752        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.181  ; 0.000         ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.184  ; 0.000         ;
; altera_reserved_tck                                    ; 0.186  ; 0.000         ;
; EXT_CLK                                                ; 0.187  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                           ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -2.376 ; -90.834       ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 0.730  ; 0.000         ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 18.448 ; 0.000         ;
; altera_reserved_tck                                    ; 49.348 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                            ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; -0.046 ; -0.138        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 0.021  ; 0.000         ;
; altera_reserved_tck                                    ; 0.563  ; 0.000         ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.564  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+--------------------------------------------------------+----------+---------------+
; Clock                                                  ; Slack    ; End Point TNS ;
+--------------------------------------------------------+----------+---------------+
; EXT_USB_CLK                                            ; 7.706    ; 0.000         ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.008    ; 0.000         ;
; EXT_CLK                                                ; 9.439    ; 0.000         ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 21.735   ; 0.000         ;
; altera_reserved_tck                                    ; 49.474   ; 0.000         ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.738  ; 0.000         ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 1999.536 ; 0.000         ;
+--------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                            ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -2.245 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.333     ; 1.841      ;
; -2.234 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.333     ; 1.830      ;
; -2.177 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.949     ; 1.156      ;
; -2.177 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.949     ; 1.156      ;
; -2.177 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.949     ; 1.156      ;
; -2.164 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.333     ; 1.760      ;
; -2.103 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.333     ; 1.699      ;
; -2.097 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.333     ; 1.693      ;
; -2.068 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.802      ;
; -2.067 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.333     ; 1.663      ;
; -2.065 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.799      ;
; -2.064 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.798      ;
; -2.058 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.196     ; 0.791      ;
; -2.050 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.196     ; 0.783      ;
; -2.048 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.196     ; 0.781      ;
; -2.032 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.969     ; 0.991      ;
; -2.032 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.969     ; 0.991      ;
; -2.032 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.969     ; 0.991      ;
; -2.032 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.969     ; 0.991      ;
; -2.032 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.969     ; 0.991      ;
; -1.997 ; RST                                                                                                        ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.342     ; 1.584      ;
; -1.993 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.727      ;
; -1.921 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.655      ;
; -1.868 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.005     ; 0.792      ;
; -1.865 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.005     ; 0.789      ;
; -1.784 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.518      ;
; -1.783 ; RST                                                                                                        ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.517      ;
; -1.712 ; RST                                                                                                        ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.228     ; 1.434      ;
; 5.237  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.011      ; 3.094      ;
; 5.237  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.011      ; 3.094      ;
; 5.237  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.011      ; 3.094      ;
; 5.385  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.012     ; 2.923      ;
; 5.385  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.012     ; 2.923      ;
; 5.385  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.012     ; 2.923      ;
; 5.385  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.012     ; 2.923      ;
; 5.385  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                            ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.012     ; 2.923      ;
; 5.535  ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.275     ; 2.510      ;
; 5.764  ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.298     ; 2.258      ;
; 5.836  ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.298     ; 2.186      ;
; 5.853  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.205      ; 2.672      ;
; 5.853  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.205      ; 2.672      ;
; 5.853  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.205      ; 2.672      ;
; 5.909  ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.298     ; 2.113      ;
; 5.946  ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.275     ; 2.099      ;
; 6.007  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.188      ; 2.501      ;
; 6.007  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.188      ; 2.501      ;
; 6.007  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.188      ; 2.501      ;
; 6.007  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.188      ; 2.501      ;
; 6.007  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                             ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.188      ; 2.501      ;
; 6.014  ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.275     ; 2.031      ;
; 6.045  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.967      ;
; 6.052  ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.930      ; 3.220      ;
; 6.112  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.900      ;
; 6.122  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[6]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -1.037     ; 1.161      ;
; 6.129  ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.930      ; 3.143      ;
; 6.132  ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.275     ; 1.913      ;
; 6.134  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[1]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -1.038     ; 1.148      ;
; 6.137  ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.275     ; 1.908      ;
; 6.139  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[2]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -1.037     ; 1.144      ;
; 6.145  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[4]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -1.038     ; 1.137      ;
; 6.145  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.867      ;
; 6.146  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[3]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -1.036     ; 1.138      ;
; 6.155  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[5]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -1.036     ; 1.129      ;
; 6.155  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[7]                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -1.038     ; 1.127      ;
; 6.156  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.856      ;
; 6.208  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.804      ;
; 6.209  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.803      ;
; 6.227  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.785      ;
; 6.227  ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.275     ; 1.818      ;
; 6.252  ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                          ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.930      ; 3.020      ;
; 6.274  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.307     ; 1.739      ;
; 6.288  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.724      ;
; 6.294  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.718      ;
; 6.325  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.687      ;
; 6.327  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.685      ;
; 6.336  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.676      ;
; 6.341  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.307     ; 1.672      ;
; 6.359  ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.275     ; 1.686      ;
; 6.374  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.307     ; 1.639      ;
; 6.380  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.632      ;
; 6.385  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.307     ; 1.628      ;
; 6.390  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.622      ;
; 6.391  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.621      ;
; 6.432  ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.275     ; 1.613      ;
; 6.437  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.307     ; 1.576      ;
; 6.438  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.307     ; 1.575      ;
; 6.470  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.542      ;
; 6.486  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.057      ; 1.913      ;
; 6.507  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.505      ;
; 6.512  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.057      ; 1.887      ;
; 6.517  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.307     ; 1.496      ;
; 6.535  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.057      ; 1.864      ;
; 6.546  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.057      ; 1.853      ;
; 6.554  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.307     ; 1.459      ;
; 6.557  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.066      ; 1.851      ;
; 6.560  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.057      ; 1.839      ;
; 6.562  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.308     ; 1.450      ;
; 6.566  ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                         ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.930      ; 2.706      ;
; 6.594  ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.298     ; 1.428      ;
; 6.609  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; -0.307     ; 1.404      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'EXT_USB_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -1.279 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.103      ; 1.351      ;
; -1.277 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.103      ; 1.349      ;
; -1.262 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.104      ; 1.335      ;
; -1.262 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.104      ; 1.335      ;
; -1.243 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.104      ; 1.316      ;
; -1.236 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.104      ; 1.309      ;
; -1.236 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.104      ; 1.309      ;
; -1.236 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.104      ; 1.309      ;
; -1.235 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.104      ; 1.308      ;
; -1.235 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.104      ; 1.308      ;
; -1.234 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.104      ; 1.307      ;
; -1.234 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.104      ; 1.307      ;
; -1.230 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.104      ; 1.303      ;
; -1.229 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.104      ; 1.302      ;
; -1.226 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.104      ; 1.299      ;
; -1.226 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.104      ; 1.299      ;
; -1.219 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.102      ; 1.290      ;
; -1.218 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.102      ; 1.289      ;
; -1.122 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.102      ; 1.193      ;
; -1.119 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.101      ; 1.189      ;
; -1.119 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.102      ; 1.190      ;
; -1.119 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.101      ; 1.189      ;
; -1.116 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.101      ; 1.186      ;
; -1.112 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.101      ; 1.182      ;
; -1.109 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.103      ; 1.181      ;
; -1.108 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.103      ; 1.180      ;
; -1.099 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.101      ; 1.169      ;
; -1.098 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.101      ; 1.168      ;
; -1.061 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.103      ; 1.133      ;
; -1.027 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.103      ; 1.099      ;
; -1.024 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                   ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.103      ; 1.096      ;
; -0.937 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                    ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.103      ; 1.009      ;
; -0.935 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                       ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.103      ; 1.007      ;
; -0.859 ; RST                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                      ; EXT_CLK                                                ; EXT_USB_CLK ; 0.002        ; 0.103      ; 0.931      ;
; 7.095  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.099      ; 1.244      ;
; 7.176  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.102      ; 1.166      ;
; 7.194  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.103      ; 1.149      ;
; 7.195  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.100      ; 1.145      ;
; 7.195  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.100      ; 1.145      ;
; 7.196  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.103      ; 1.147      ;
; 7.196  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.102      ; 1.146      ;
; 7.208  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.100      ; 1.132      ;
; 7.213  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.103      ; 1.130      ;
; 7.354  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.088      ; 0.974      ;
; 7.387  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.089      ; 0.942      ;
; 7.387  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.839      ; 1.692      ;
; 7.444  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.078      ; 0.874      ;
; 7.454  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.839      ; 1.625      ;
; 7.462  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.077      ; 0.855      ;
; 7.476  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.078      ; 0.842      ;
; 7.487  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.839      ; 1.592      ;
; 7.490  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.078      ; 0.828      ;
; 7.498  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.839      ; 1.581      ;
; 7.504  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.088      ; 0.824      ;
; 7.550  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.839      ; 1.529      ;
; 7.551  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.839      ; 1.528      ;
; 7.630  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.839      ; 1.449      ;
; 7.667  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.839      ; 1.412      ;
; 7.722  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.839      ; 1.357      ;
; 7.778  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.824      ; 1.286      ;
; 7.845  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.824      ; 1.219      ;
; 7.878  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.824      ; 1.186      ;
; 7.889  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.824      ; 1.175      ;
; 7.941  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.824      ; 1.123      ;
; 7.942  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.824      ; 1.122      ;
; 8.021  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.824      ; 1.043      ;
; 8.058  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.824      ; 1.006      ;
; 8.113  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.824      ; 0.951      ;
; 8.149  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.839      ; 0.930      ;
; 8.151  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.839      ; 0.928      ;
; 8.211  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.824      ; 0.853      ;
; 8.236  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.838      ; 0.842      ;
; 8.238  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.838      ; 0.840      ;
; 8.259  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.838      ; 0.819      ;
; 8.279  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.838      ; 0.799      ;
; 8.281  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.834      ; 0.793      ;
; 8.312  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.836      ; 0.764      ;
; 8.340  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.838      ; 0.738      ;
; 8.350  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.837      ; 0.727      ;
; 8.350  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.837      ; 0.727      ;
; 8.363  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.837      ; 0.714      ;
; 8.401  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.824      ; 0.663      ;
; 8.408  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.835      ; 0.667      ;
; 8.409  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.837      ; 0.668      ;
; 8.425  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.837      ; 0.652      ;
; 8.429  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 0.837      ; 0.648      ;
; 8.892  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 2.965      ; 2.313      ;
; 8.894  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 8.333        ; 2.965      ; 2.311      ;
; 13.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.027     ; 2.989      ;
; 13.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.027     ; 2.983      ;
; 13.645 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.027     ; 2.981      ;
; 13.645 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.027     ; 2.981      ;
; 13.647 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.027     ; 2.979      ;
; 13.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.027     ; 2.973      ;
; 13.655 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.027     ; 2.971      ;
; 13.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8] ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.035     ; 2.961      ;
; 13.675 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.038     ; 2.940      ;
; 13.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.038     ; 2.934      ;
; 13.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.038     ; 2.932      ;
; 13.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 16.666       ; -0.038     ; 2.932      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                                 ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.746 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.writeBufStream                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.654      ;
; -0.743 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.shutingDownAfterStopRec                                                                           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.651      ;
; -0.742 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.waitRECbegin                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.650      ;
; -0.690 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.writeBufStream                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.598      ;
; -0.687 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.shutingDownAfterStopRec                                                                           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.595      ;
; -0.686 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.waitRECbegin                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.594      ;
; -0.602 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.writeBufStream                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.510      ;
; -0.599 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.shutingDownAfterStopRec                                                                           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.507      ;
; -0.598 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.waitRECbegin                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.506      ;
; -0.397 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.writeBufStream                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.305      ;
; -0.394 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.shutingDownAfterStopRec                                                                           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.302      ;
; -0.393 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.waitRECbegin                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.301      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[16]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[17]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[18]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[19]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[20]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[21]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[22]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[23]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[24]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[25]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[26]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[27]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[28]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[29]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[30]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.367 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[31]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.176     ; 1.338      ;
; -0.345 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.writeBufStream                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.253      ;
; -0.342 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.shutingDownAfterStopRec                                                                           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.250      ;
; -0.341 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.waitRECbegin                                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.059      ; 1.249      ;
; -0.254 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[22]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.190     ; 1.211      ;
; -0.254 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[23]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.190     ; 1.211      ;
; -0.254 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[24]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.190     ; 1.211      ;
; -0.254 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[25]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.190     ; 1.211      ;
; -0.254 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[26]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.190     ; 1.211      ;
; -0.254 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[27]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.190     ; 1.211      ;
; -0.254 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[28]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.190     ; 1.211      ;
; -0.254 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[29]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.190     ; 1.211      ;
; -0.254 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[30]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.190     ; 1.211      ;
; -0.254 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[31]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.190     ; 1.211      ;
; -0.245 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[8]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.183     ; 1.209      ;
; -0.245 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[9]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.183     ; 1.209      ;
; -0.245 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[10]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.183     ; 1.209      ;
; -0.245 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[11]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.183     ; 1.209      ;
; -0.245 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[12]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.183     ; 1.209      ;
; -0.245 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[13]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.183     ; 1.209      ;
; -0.245 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[14]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.183     ; 1.209      ;
; -0.245 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[15]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.183     ; 1.209      ;
; -0.205 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[0]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.993     ; 1.359      ;
; -0.205 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[1]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.993     ; 1.359      ;
; -0.205 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[2]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.993     ; 1.359      ;
; -0.205 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[7]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.993     ; 1.359      ;
; -0.205 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[8]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.993     ; 1.359      ;
; -0.205 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[10]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.993     ; 1.359      ;
; -0.205 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[11]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.993     ; 1.359      ;
; -0.205 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[13]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.993     ; 1.359      ;
; -0.205 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[14]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.993     ; 1.359      ;
; -0.190 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[0]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.992     ; 1.345      ;
; -0.190 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[1]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.992     ; 1.345      ;
; -0.190 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[2]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.992     ; 1.345      ;
; -0.190 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[3]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.992     ; 1.345      ;
; -0.190 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[4]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.992     ; 1.345      ;
; -0.190 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[5]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.992     ; 1.345      ;
; -0.190 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[6]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.992     ; 1.345      ;
; -0.190 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit2|i[7]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.992     ; 1.345      ;
; -0.091 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[3]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.002     ; 1.236      ;
; -0.091 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[4]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.002     ; 1.236      ;
; -0.091 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[5]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.002     ; 1.236      ;
; -0.091 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[6]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.002     ; 1.236      ;
; -0.091 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[9]   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.002     ; 1.236      ;
; -0.091 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[12]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.002     ; 1.236      ;
; -0.091 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[15]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.002     ; 1.236      ;
; -0.028 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[16]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.999     ; 1.176      ;
; -0.028 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[17]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.999     ; 1.176      ;
; -0.028 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[18]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.999     ; 1.176      ;
; -0.028 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[19]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.999     ; 1.176      ;
; -0.028 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[20]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.999     ; 1.176      ;
; -0.028 ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|i[21]  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.999     ; 1.176      ;
; 0.036  ; RST                                                                 ; peripheralController:peripheralControllerUnit|muteCounter:muteCounterButStartStopControllerUnit1|COMPLT ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.185     ; 0.926      ;
; 0.104  ; RST                                                                 ; peripheralController:peripheralControllerUnit|stateBUT.muteAfterButAction                               ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.181     ; 0.862      ;
; 0.107  ; RST                                                                 ; peripheralController:peripheralControllerUnit|stateBUT.waitButPush                                      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.182     ; 0.858      ;
; 0.110  ; RST                                                                 ; peripheralController:peripheralControllerUnit|stateBUT.initMute                                         ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.182     ; 0.855      ;
; 0.128  ; RST                                                                 ; peripheralController:peripheralControllerUnit|counterFastMode[10]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.148     ; 0.873      ;
; 0.138  ; RST                                                                 ; peripheralController:peripheralControllerUnit|counterFastMode[11]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.141     ; 0.870      ;
; 0.138  ; RST                                                                 ; peripheralController:peripheralControllerUnit|counterFastMode[12]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.141     ; 0.870      ;
; 0.138  ; RST                                                                 ; peripheralController:peripheralControllerUnit|counterFastMode[13]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.141     ; 0.870      ;
; 0.138  ; RST                                                                 ; peripheralController:peripheralControllerUnit|counterFastMode[14]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.141     ; 0.870      ;
; 0.138  ; RST                                                                 ; peripheralController:peripheralControllerUnit|counterFastMode[15]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.141     ; 0.870      ;
; 0.138  ; RST                                                                 ; peripheralController:peripheralControllerUnit|counterFastMode[16]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.141     ; 0.870      ;
; 0.138  ; RST                                                                 ; peripheralController:peripheralControllerUnit|counterFastMode[17]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.141     ; 0.870      ;
; 0.138  ; RST                                                                 ; peripheralController:peripheralControllerUnit|counterFastMode[18]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.141     ; 0.870      ;
; 0.138  ; RST                                                                 ; peripheralController:peripheralControllerUnit|counterFastMode[19]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.141     ; 0.870      ;
; 0.138  ; RST                                                                 ; peripheralController:peripheralControllerUnit|counterFastMode[20]                                       ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.222        ; -1.141     ; 0.870      ;
; 0.158  ; RST                                                                 ; state.writeVolumeID13                                                                                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.087     ; 1.902      ;
; 0.200  ; RST                                                                 ; state.writeVolumeID11                                                                                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.187     ; 1.760      ;
; 0.211  ; RST                                                                 ; state.writeFAT2Tail                                                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.077     ; 1.859      ;
; 0.221  ; RST                                                                 ; state.writeBlockFileHeader                                                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.052     ; 1.874      ;
; 0.226  ; RST                                                                 ; state.writeFileUpdatedHeader                                                                            ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.087     ; 1.834      ;
; 0.259  ; RST                                                                 ; peripheralController:peripheralControllerUnit|stateBUT.waitButPull                                      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -1.181     ; 0.707      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                                               ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.856 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.writeBufStream                                                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.654      ;
; 15.859 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.shutingDownAfterStopRec                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.651      ;
; 15.860 ; peripheralController:peripheralControllerUnit|state.pullDownOE      ; state.waitRECbegin                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.650      ;
; 15.912 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.writeBufStream                                                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.598      ;
; 15.915 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.shutingDownAfterStopRec                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.595      ;
; 15.916 ; peripheralController:peripheralControllerUnit|state.pullDownRD      ; state.waitRECbegin                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.594      ;
; 16.000 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.writeBufStream                                                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.510      ;
; 16.003 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.shutingDownAfterStopRec                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.507      ;
; 16.004 ; peripheralController:peripheralControllerUnit|state.checkMess       ; state.waitRECbegin                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.506      ;
; 16.205 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.writeBufStream                                                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.305      ;
; 16.208 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.shutingDownAfterStopRec                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.302      ;
; 16.209 ; peripheralController:peripheralControllerUnit|state.waitRECStatus   ; state.waitRECbegin                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.301      ;
; 16.257 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.writeBufStream                                                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.253      ;
; 16.260 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.shutingDownAfterStopRec                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.250      ;
; 16.261 ; peripheralController:peripheralControllerUnit|state.changeRECStatus ; state.waitRECbegin                                                                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 16.666       ; 0.997      ; 1.249      ;
; 17.876 ; RST                                                                 ; state.writeVolumeID13                                                                                                 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 1.902      ;
; 17.918 ; RST                                                                 ; state.writeVolumeID11                                                                                                 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 1.760      ;
; 17.929 ; RST                                                                 ; state.writeFAT2Tail                                                                                                   ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 1.859      ;
; 17.939 ; RST                                                                 ; state.writeBlockFileHeader                                                                                            ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 1.874      ;
; 17.944 ; RST                                                                 ; state.writeFileUpdatedHeader                                                                                          ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 1.834      ;
; 17.983 ; RST                                                                 ; state.muteAfterWrittingFAT2header                                                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 1.830      ;
; 18.004 ; RST                                                                 ; state.writeVolumeID31                                                                                                 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.257     ; 1.666      ;
; 18.017 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.560      ; 2.492      ;
; 18.026 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.563      ; 2.486      ;
; 18.035 ; RST                                                                 ; state.muteAfterWriteFAT1Tail                                                                                          ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.347     ; 1.545      ;
; 18.059 ; RST                                                                 ; state.muteAfterWrittingFAT1BufStream                                                                                  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.347     ; 1.521      ;
; 18.071 ; RST                                                                 ; state.muteAfterWrittingFAT1header                                                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 1.742      ;
; 18.083 ; RST                                                                 ; state.muteAfterWrittingVolumeID31                                                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.347     ; 1.497      ;
; 18.090 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.295      ; 2.154      ;
; 18.091 ; RST                                                                 ; state.writeVolumeID21                                                                                                 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 1.687      ;
; 18.093 ; RST                                                                 ; state.muteAfterWrittingVolumeID23                                                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.347     ; 1.487      ;
; 18.095 ; RST                                                                 ; state.muteAfterWrittingFAT2footer                                                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 1.718      ;
; 18.096 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.292      ; 2.145      ;
; 18.099 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.636      ; 2.486      ;
; 18.110 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.646      ; 2.485      ;
; 18.125 ; RST                                                                 ; state.muteAfterWrittingVolumeID13                                                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.347     ; 1.455      ;
; 18.141 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.665      ; 2.473      ;
; 18.151 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.668      ; 2.466      ;
; 18.205 ; RST                                                                 ; state.writeBlockFAT2footer                                                                                            ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 1.608      ;
; 18.223 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.569      ; 2.295      ;
; 18.233 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.570      ; 2.286      ;
; 18.248 ; RST                                                                 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[0]                                  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.384      ;
; 18.270 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.627      ; 2.306      ;
; 18.283 ; RST                                                                 ; state.muteAfterWrittingVolumeID21                                                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 1.395      ;
; 18.294 ; RST                                                                 ; state.muteAfterWrittingBlockFileHeader                                                                                ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 1.519      ;
; 18.301 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.553      ; 2.201      ;
; 18.304 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.675      ; 2.320      ;
; 18.305 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteAfterCMD|COMPLT                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 1.634      ;
; 18.305 ; RST                                                                 ; state.writeBlockFAT1header                                                                                            ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 1.508      ;
; 18.313 ; RST                                                                 ; state.writeBlockFAT2header                                                                                            ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 1.500      ;
; 18.317 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7~portb_address_reg0  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.633      ; 2.265      ;
; 18.329 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.589      ; 2.209      ;
; 18.339 ; RST                                                                 ; state.muteAfterWriteFAT2Tail                                                                                          ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.347     ; 1.241      ;
; 18.344 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.545      ; 2.150      ;
; 18.344 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.545      ; 2.150      ;
; 18.344 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.557      ; 2.162      ;
; 18.345 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4~portb_address_reg0  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.471      ; 2.075      ;
; 18.350 ; RST                                                                 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|COMPLT                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 1.527      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[16]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[17]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[18]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[19]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[20]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[21]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[22]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[23]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[24]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[25]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[26]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[27]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[28]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[29]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[30]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|i[31]                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.705      ; 2.266      ;
; 18.366 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.526      ; 2.109      ;
; 18.371 ; RST                                                                 ; state.writeVolumeID23                                                                                                 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 1.407      ;
; 18.382 ; RST                                                                 ; state.shutingDownAfterStopRec                                                                                         ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.006      ; 1.551      ;
; 18.382 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8~portb_address_reg0  ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.518      ; 2.085      ;
; 18.393 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.551      ; 2.107      ;
; 18.395 ; RST                                                                 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|COMPLT                                             ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.099      ; 1.631      ;
; 18.397 ; RST                                                                 ; state.muteAfterWrittingVolumeID12                                                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 1.281      ;
; 18.403 ; RST                                                                 ; state.writeBufStreamFAT1                                                                                              ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 1.406      ;
; 18.406 ; RST                                                                 ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29~portb_address_reg0 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.524      ; 2.067      ;
; 18.420 ; RST                                                                 ; state.writeVolumeID22                                                                                                 ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 1.358      ;
; 18.434 ; RST                                                                 ; state.writeBlockFAT1footer                                                                                            ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 1.379      ;
; 18.434 ; RST                                                                 ; state.muteAfterWrittingFAT1footer                                                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 1.379      ;
; 18.437 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[0]                                                      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.194      ;
; 18.437 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[1]                                                      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.194      ;
; 18.437 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[2]                                                      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.194      ;
; 18.437 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[3]                                                      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.194      ;
; 18.437 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[4]                                                      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.194      ;
; 18.437 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[5]                                                      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.194      ;
; 18.437 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[6]                                                      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.194      ;
; 18.437 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[7]                                                      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.194      ;
; 18.437 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[8]                                                      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.194      ;
; 18.437 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[9]                                                      ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.194      ;
; 18.437 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[10]                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.194      ;
; 18.437 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[11]                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.194      ;
; 18.437 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[12]                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.194      ;
; 18.437 ; RST                                                                 ; commandManager:commandManagerUnit|muteCounter:muteRespCheck|i[13]                                                     ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.704      ; 2.194      ;
+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'EXT_CLK'                                                                          ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 16.612 ; RSTcounter[13] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.170     ; 3.205      ;
; 16.643 ; RSTcounter[10] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.170     ; 3.174      ;
; 16.658 ; RSTcounter[7]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.170     ; 3.159      ;
; 16.671 ; RSTcounter[14] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.170     ; 3.146      ;
; 16.743 ; RSTcounter[8]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.170     ; 3.074      ;
; 16.804 ; RSTcounter[9]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.170     ; 3.013      ;
; 16.812 ; RSTcounter[11] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.170     ; 3.005      ;
; 16.840 ; RSTcounter[12] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.170     ; 2.977      ;
; 16.920 ; RSTcounter[15] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.170     ; 2.897      ;
; 17.106 ; RSTcounter[18] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.171     ; 2.710      ;
; 17.137 ; RSTcounter[22] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.171     ; 2.679      ;
; 17.196 ; RSTcounter[16] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.171     ; 2.620      ;
; 17.223 ; RSTcounter[3]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.170     ; 2.594      ;
; 17.261 ; RSTcounter[21] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.171     ; 2.555      ;
; 17.266 ; RSTcounter[17] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.171     ; 2.550      ;
; 17.308 ; RSTcounter[4]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.170     ; 2.509      ;
; 17.335 ; RSTcounter[27] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.171     ; 2.481      ;
; 17.335 ; RSTcounter[20] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.171     ; 2.481      ;
; 17.368 ; RSTcounter[2]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.170     ; 2.449      ;
; 17.384 ; RSTcounter[6]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.170     ; 2.433      ;
; 17.405 ; RSTcounter[19] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.171     ; 2.411      ;
; 17.426 ; RSTcounter[25] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.171     ; 2.390      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.464 ; RSTcounter[13] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.487      ;
; 17.473 ; RSTcounter[28] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.171     ; 2.343      ;
; 17.491 ; RSTcounter[5]  ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.170     ; 2.326      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.495 ; RSTcounter[10] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.456      ;
; 17.505 ; RSTcounter[23] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.171     ; 2.311      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.510 ; RSTcounter[7]  ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.441      ;
; 17.511 ; RSTcounter[13] ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.440      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.523 ; RSTcounter[14] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.428      ;
; 17.528 ; RSTcounter[26] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.171     ; 2.288      ;
; 17.542 ; RSTcounter[10] ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.409      ;
; 17.557 ; RSTcounter[7]  ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.394      ;
; 17.570 ; RSTcounter[14] ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.381      ;
; 17.576 ; RSTcounter[30] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.171     ; 2.240      ;
; 17.586 ; RSTcounter[24] ; RST            ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.171     ; 2.230      ;
; 17.595 ; RSTcounter[8]  ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.356      ;
; 17.595 ; RSTcounter[8]  ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.356      ;
; 17.595 ; RSTcounter[8]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.356      ;
; 17.595 ; RSTcounter[8]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.356      ;
; 17.595 ; RSTcounter[8]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.356      ;
; 17.595 ; RSTcounter[8]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.356      ;
; 17.595 ; RSTcounter[8]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.356      ;
; 17.595 ; RSTcounter[8]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 20.000       ; -0.036     ; 2.356      ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 4.173      ;
; 46.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 4.096      ;
; 46.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 3.945      ;
; 46.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.935      ;
; 47.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.231      ;
; 47.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.222      ;
; 47.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 3.177      ;
; 47.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 3.165      ;
; 47.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.110      ;
; 47.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 3.101      ;
; 47.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.068      ;
; 47.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.017      ;
; 47.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.003      ;
; 47.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.981      ;
; 47.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.722      ;
; 47.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.270      ;
; 48.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.851      ;
; 48.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.727      ;
; 48.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.674      ;
; 48.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.671      ;
; 48.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.594      ;
; 48.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.532      ;
; 48.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.350      ;
; 49.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 0.570      ;
; 96.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.096      ;
; 96.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.094      ;
; 96.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.086      ;
; 96.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.075      ;
; 96.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.035      ;
; 96.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.033      ;
; 96.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.018      ;
; 96.941 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.025      ;
; 96.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.016      ;
; 96.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.008      ;
; 96.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.014      ;
; 96.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.002      ;
; 96.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.001      ;
; 96.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.001      ;
; 96.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.000      ;
; 96.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.997      ;
; 96.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.993      ;
; 96.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.991      ;
; 96.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.986      ;
; 96.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.983      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.980      ;
; 96.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.977      ;
; 97.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.941      ;
; 97.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.940      ;
; 97.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.940      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.939      ;
; 97.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.924      ;
; 97.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.932      ;
; 97.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.923      ;
; 97.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.923      ;
; 97.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.922      ;
; 97.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.930      ;
; 97.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.925      ;
; 97.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.915      ;
; 97.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.922      ;
; 97.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.913      ;
; 97.047 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.919      ;
; 97.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.908      ;
; 97.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.916      ;
; 97.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.905      ;
; 97.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.902      ;
; 97.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.899      ;
; 97.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.830      ;
; 97.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.828      ;
; 97.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.820      ;
; 97.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.809      ;
; 97.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.775      ;
; 97.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.775      ;
; 97.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.775      ;
; 97.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.775      ;
; 97.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.775      ;
; 97.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.775      ;
; 97.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.775      ;
; 97.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.775      ;
; 97.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.775      ;
; 97.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.775      ;
; 97.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.742      ;
; 97.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.742      ;
; 97.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.736      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.735      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.735      ;
; 97.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.734      ;
; 97.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.727      ;
; 97.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.725      ;
; 97.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.720      ;
; 97.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.717      ;
; 97.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.714      ;
; 97.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.711      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.698      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.698      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.698      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.698      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.698      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.698      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.698      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.698      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+---------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 497.459 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[0]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.436      ;
; 497.459 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[1]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.436      ;
; 497.459 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[2]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.436      ;
; 497.459 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[3]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.436      ;
; 497.459 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[4]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.436      ;
; 497.459 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[5]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.436      ;
; 497.459 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[6]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.436      ;
; 497.644 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[176] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.252      ;
; 497.644 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[192] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.252      ;
; 497.644 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[178] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.252      ;
; 497.644 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[194] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.252      ;
; 497.644 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[179] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.252      ;
; 497.644 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[195] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.252      ;
; 497.644 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[180] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.252      ;
; 497.644 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[196] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.252      ;
; 497.644 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[197] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.252      ;
; 497.644 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[182] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.252      ;
; 497.644 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[198] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.252      ;
; 497.644 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[183] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.252      ;
; 497.644 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[199] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.252      ;
; 497.646 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[160] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.250      ;
; 497.646 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[146] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.250      ;
; 497.646 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[162] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.250      ;
; 497.646 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[163] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.250      ;
; 497.646 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[164] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.250      ;
; 497.646 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[165] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.250      ;
; 497.646 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[181] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.250      ;
; 497.646 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[166] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.250      ;
; 497.646 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[167] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.250      ;
; 497.649 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|AVG1[7]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.065     ; 2.253      ;
; 497.649 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|AVG1[5]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.065     ; 2.253      ;
; 497.649 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|AVG1[3]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.065     ; 2.253      ;
; 497.649 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|AVG1[0]          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.065     ; 2.253      ;
; 497.688 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[0]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.207      ;
; 497.688 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[1]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.207      ;
; 497.688 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[2]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.207      ;
; 497.688 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[3]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.207      ;
; 497.688 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[4]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.207      ;
; 497.688 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[5]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.207      ;
; 497.688 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[6]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.207      ;
; 497.711 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[7]   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.074     ; 2.182      ;
; 497.714 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[176] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.182      ;
; 497.714 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[192] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.182      ;
; 497.714 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[178] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.182      ;
; 497.714 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[194] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.182      ;
; 497.714 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[179] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.182      ;
; 497.714 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[195] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.182      ;
; 497.714 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[180] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.182      ;
; 497.714 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[196] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.182      ;
; 497.714 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[197] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.182      ;
; 497.714 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[182] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.182      ;
; 497.714 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[198] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.182      ;
; 497.714 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[183] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.182      ;
; 497.714 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[199] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.182      ;
; 497.716 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[160] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.180      ;
; 497.716 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[146] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.180      ;
; 497.716 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[162] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.180      ;
; 497.716 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[163] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.180      ;
; 497.716 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[164] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.180      ;
; 497.716 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[165] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.180      ;
; 497.716 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[181] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.180      ;
; 497.716 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[166] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.180      ;
; 497.716 ; movingAverage:movingAverageUnit|counter[2] ; movingAverage:movingAverageUnit|initialReg1[167] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.180      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[64]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[96]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[112] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[65]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[113] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[114] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[115] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[116] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[69]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[101] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[117] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[70]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[118] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[134] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[71]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.717 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[119] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.072     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[32]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[160] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[176] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[192] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[33]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[34]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[146] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[162] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[178] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[194] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[163] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[179] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[195] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[68]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[164] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[180] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[196] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[0] ; movingAverage:movingAverageUnit|initialReg1[37]  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[165] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[181] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
; 497.718 ; movingAverage:movingAverageUnit|counter[1] ; movingAverage:movingAverageUnit|initialReg1[197] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 499.980      ; -0.071     ; 2.178      ;
+---------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'EXT_USB_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -1.094 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                                                                                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 3.129      ; 2.189      ;
; -1.091 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 3.129      ; 2.192      ;
; -0.554 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                                                                                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 1.344      ; 0.944      ;
; -0.552 ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 1.344      ; 0.946      ;
; -0.492 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                                                                                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 1.344      ; 1.006      ;
; -0.490 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 1.344      ; 1.008      ;
; -0.102 ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 1.343      ; 1.395      ;
; -0.102 ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                                                                                                                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 1.343      ; 1.395      ;
; -0.052 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 1.343      ; 1.445      ;
; -0.052 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                                                                                                                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 1.343      ; 1.445      ;
; 0.102  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.218      ; 0.424      ;
; 0.128  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.221      ; 0.453      ;
; 0.131  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.221      ; 0.456      ;
; 0.135  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.221      ; 0.460      ;
; 0.136  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.226      ; 0.466      ;
; 0.142  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.218      ; 0.464      ;
; 0.143  ; peripheralController:peripheralControllerUnit|state.checkMess                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 1.343      ; 1.640      ;
; 0.143  ; peripheralController:peripheralControllerUnit|state.checkMess                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                                                                                                                                                                            ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK ; 0.000        ; 1.343      ; 1.640      ;
; 0.143  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.224      ; 0.471      ;
; 0.144  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.224      ; 0.472      ;
; 0.144  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.226      ; 0.474      ;
; 0.144  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.218      ; 0.466      ;
; 0.145  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.224      ; 0.473      ;
; 0.146  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.224      ; 0.474      ;
; 0.147  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.224      ; 0.475      ;
; 0.147  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.218      ; 0.469      ;
; 0.148  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.226      ; 0.478      ;
; 0.149  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.222      ; 0.475      ;
; 0.149  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.221      ; 0.474      ;
; 0.150  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.226      ; 0.480      ;
; 0.150  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.218      ; 0.472      ;
; 0.150  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.218      ; 0.472      ;
; 0.151  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.222      ; 0.477      ;
; 0.152  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.227      ; 0.483      ;
; 0.153  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.226      ; 0.483      ;
; 0.157  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.224      ; 0.485      ;
; 0.157  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.218      ; 0.479      ;
; 0.159  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.226      ; 0.489      ;
; 0.159  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.223      ; 0.486      ;
; 0.161  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.218      ; 0.483      ;
; 0.163  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.227      ; 0.494      ;
; 0.163  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.225      ; 0.492      ;
; 0.166  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.226      ; 0.496      ;
; 0.166  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.223      ; 0.493      ;
; 0.169  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.227      ; 0.500      ;
; 0.169  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.220      ; 0.493      ;
; 0.170  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.227      ; 0.501      ;
; 0.171  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.218      ; 0.493      ;
; 0.172  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.220      ; 0.496      ;
; 0.173  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.223      ; 0.500      ;
; 0.176  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.227      ; 0.507      ;
; 0.179  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.220      ; 0.503      ;
; 0.181  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.220      ; 0.505      ;
; 0.184  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.220      ; 0.508      ;
; 0.186  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_address_reg0                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.225      ; 0.515      ;
; 0.186  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.191  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.312      ;
; 0.191  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.038      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.038      ; 0.314      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.038      ; 0.314      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.038      ; 0.314      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.038      ; 0.314      ;
; 0.192  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.313      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; EXT_USB_CLK                                            ; EXT_USB_CLK ; 0.000        ; 0.037      ; 0.314      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.658 ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                ; state.writeBufStream                                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.113      ;
; -0.654 ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                ; state.waitRECbegin                                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.117      ;
; -0.653 ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                ; state.shutingDownAfterStopRec                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.118      ;
; -0.608 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                  ; state.writeBufStream                                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.163      ;
; -0.604 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                  ; state.waitRECbegin                                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.167      ;
; -0.603 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                  ; state.shutingDownAfterStopRec                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.168      ;
; -0.413 ; peripheralController:peripheralControllerUnit|state.checkMess                                      ; state.writeBufStream                                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.358      ;
; -0.409 ; peripheralController:peripheralControllerUnit|state.checkMess                                      ; state.waitRECbegin                                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.362      ;
; -0.408 ; peripheralController:peripheralControllerUnit|state.checkMess                                      ; state.shutingDownAfterStopRec                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.363      ;
; -0.328 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                     ; state.writeBufStream                                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.443      ;
; -0.324 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                     ; state.waitRECbegin                                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.447      ;
; -0.323 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                     ; state.shutingDownAfterStopRec                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.448      ;
; -0.282 ; peripheralController:peripheralControllerUnit|state.pullDownOE                                     ; state.writeBufStream                                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.489      ;
; -0.278 ; peripheralController:peripheralControllerUnit|state.pullDownOE                                     ; state.waitRECbegin                                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.493      ;
; -0.277 ; peripheralController:peripheralControllerUnit|state.pullDownOE                                     ; state.shutingDownAfterStopRec                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.527      ; 1.494      ;
; -0.020 ; RST                                                                                                ; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|rstCRC        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.002       ; 1.306      ; 1.468      ;
; -0.009 ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[1]                   ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[1]                   ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.242      ; 0.307      ;
; -0.009 ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[1]                           ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[1]                           ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.242      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[23]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[23]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[2]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[2]           ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|dataCRCLine                    ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|dataCRCLine                    ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[1]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[1]           ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[8]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[8]           ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[7]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[7]           ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[3]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[3]           ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[4]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[4]           ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[5]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[5]           ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[6]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[6]           ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[20]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[20]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[18]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[18]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[17]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[17]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[19]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[19]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|dataCRCLine                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|dataCRCLine                 ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[1]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[1]        ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[2]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[2]        ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[3]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[3]        ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[4]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[4]        ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[0]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[0]        ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[7]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[7]        ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[8]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[8]        ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[130]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[130]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[129]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[129]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[131]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[131]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[128]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[128]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[132]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[132]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[135]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[135]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[134]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[134]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[133]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[133]      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[5]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[5]        ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[6]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[6]        ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|NORESP                      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|NORESP                      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|ERROR                          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|ERROR                          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|CRC_ERROR                      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|CRC_ERROR                      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[21]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[21]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[39]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[39]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[16]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[16]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[41]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[41]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[40]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[40]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[47]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[47]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[46]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[46]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[0]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[0]           ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[43]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[43]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[42]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[42]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[44]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[44]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[45]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[45]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|NORESP                         ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|NORESP                         ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[0]               ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[0]               ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[1]               ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[1]               ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[2]               ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[2]               ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[3]               ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[3]               ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[4]               ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[4]               ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[0]                   ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[0]                   ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.242      ; 0.314      ;
; -0.002 ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.waitBuffWaitingChange                                ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.waitBuffWaitingChange                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.waitNextDBuffReady                                   ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.waitNextDBuffReady                                   ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; fileSystemServer:fileSystemServerUnit|muteCountersTimer[0]                                         ; fileSystemServer:fileSystemServerUnit|muteCountersTimer[0]                                         ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; fileSystemServer:fileSystemServerUnit|muteCountersTimer[1]                                         ; fileSystemServer:fileSystemServerUnit|muteCountersTimer[1]                                         ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[4]                             ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[4]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|ERROR                            ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|ERROR                            ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[0]                           ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[0]                           ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.242      ; 0.314      ;
; -0.002 ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|enaCRC                          ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|enaCRC                          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[36]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[36]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[34]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[34]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[38]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[38]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[32]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[32]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[35]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[35]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[37]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[37]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[33]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[33]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[22]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[22]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[26]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[26]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.002 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[24]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[24]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.235      ; 0.307      ;
; -0.001 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[31]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[31]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.234      ; 0.307      ;
; -0.001 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[28]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[28]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.234      ; 0.307      ;
; -0.001 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[27]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[27]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.234      ; 0.307      ;
; -0.001 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[25]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[25]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.234      ; 0.307      ;
; -0.001 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[30]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[30]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.234      ; 0.307      ;
; -0.001 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[29]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[29]          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.234      ; 0.307      ;
; 0.006  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[0] ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.234      ; 0.314      ;
; 0.023  ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|COMPLT                          ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|COMPLT                          ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.210      ; 0.307      ;
; 0.026  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|COMPLT                      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|COMPLT                      ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.207      ; 0.307      ;
; 0.027  ; state.waitRECbegin                                                                                 ; state.waitRECbegin                                                                                 ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.206      ; 0.307      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                           ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.587 ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                ; state.writeBufStream                                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.113      ;
; -0.583 ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                ; state.waitRECbegin                                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.117      ;
; -0.582 ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                ; state.shutingDownAfterStopRec                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.118      ;
; -0.537 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                  ; state.writeBufStream                                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.163      ;
; -0.533 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                  ; state.waitRECbegin                                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.167      ;
; -0.532 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                  ; state.shutingDownAfterStopRec                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.168      ;
; -0.342 ; peripheralController:peripheralControllerUnit|state.checkMess                                      ; state.writeBufStream                                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.358      ;
; -0.338 ; peripheralController:peripheralControllerUnit|state.checkMess                                      ; state.waitRECbegin                                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.362      ;
; -0.337 ; peripheralController:peripheralControllerUnit|state.checkMess                                      ; state.shutingDownAfterStopRec                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.363      ;
; -0.257 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                     ; state.writeBufStream                                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.443      ;
; -0.253 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                     ; state.waitRECbegin                                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.447      ;
; -0.252 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                     ; state.shutingDownAfterStopRec                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.448      ;
; -0.211 ; peripheralController:peripheralControllerUnit|state.pullDownOE                                     ; state.writeBufStream                                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.489      ;
; -0.207 ; peripheralController:peripheralControllerUnit|state.pullDownOE                                     ; state.waitRECbegin                                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.493      ;
; -0.206 ; peripheralController:peripheralControllerUnit|state.pullDownOE                                     ; state.shutingDownAfterStopRec                                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.456      ; 1.494      ;
; 0.044  ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[1]                   ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[1]                   ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.109      ; 0.307      ;
; 0.044  ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[1]                           ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[1]                           ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.109      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[23]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[23]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[2]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[2]           ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|dataCRCLine                    ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|dataCRCLine                    ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[1]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[1]           ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[8]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[8]           ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[7]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[7]           ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[3]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[3]           ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[4]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[4]           ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[5]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[5]           ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[6]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[6]           ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[20]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[20]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[18]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[18]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[17]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[17]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[19]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[19]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|dataCRCLine                 ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|dataCRCLine                 ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[1]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[1]        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[2]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[2]        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[3]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[3]        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[4]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[4]        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[0]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[0]        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[7]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[7]        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[8]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[8]        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[130]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[130]      ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[129]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[129]      ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[131]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[131]      ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[128]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[128]      ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[132]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[132]      ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[135]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[135]      ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[134]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[134]      ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[133]      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[133]      ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[5]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[5]        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[6]        ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|OUTPUTPARALLELCMD[6]        ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|NORESP                      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|NORESP                      ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|ERROR                          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|ERROR                          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|CRC_ERROR                      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|CRC_ERROR                      ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[21]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[21]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[39]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[39]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[16]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[16]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[41]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[41]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[40]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[40]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[47]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[47]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[46]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[46]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[0]           ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[0]           ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[43]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[43]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[42]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[42]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[44]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[44]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[45]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[45]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|NORESP                         ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|NORESP                         ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[0]               ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[0]               ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[1]               ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[1]               ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[2]               ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[2]               ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[3]               ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[3]               ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[4]               ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|statusReaderReg[4]               ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[0]                   ; sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|muteCountersTimer[0]                   ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.109      ; 0.314      ;
; 0.051  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.waitBuffWaitingChange                                ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.waitBuffWaitingChange                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.waitNextDBuffReady                                   ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|state.waitNextDBuffReady                                   ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; fileSystemServer:fileSystemServerUnit|muteCountersTimer[0]                                         ; fileSystemServer:fileSystemServerUnit|muteCountersTimer[0]                                         ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; fileSystemServer:fileSystemServerUnit|muteCountersTimer[1]                                         ; fileSystemServer:fileSystemServerUnit|muteCountersTimer[1]                                         ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[4]                             ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|i[4]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|ERROR                            ; commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|ERROR                            ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[0]                           ; sectorToWriteFATupdater:sectorToWriteFATupdaterUnit|muteCountersTimer[0]                           ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.109      ; 0.314      ;
; 0.051  ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|enaCRC                          ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|enaCRC                          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[36]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[36]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[34]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[34]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[38]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[38]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[32]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[32]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[35]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[35]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[37]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[37]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[33]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[33]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[22]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[22]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[26]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[26]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.051  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[24]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[24]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.102      ; 0.307      ;
; 0.052  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[31]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[31]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.101      ; 0.307      ;
; 0.052  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[28]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[28]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.101      ; 0.307      ;
; 0.052  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[27]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[27]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.101      ; 0.307      ;
; 0.052  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[25]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[25]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.101      ; 0.307      ;
; 0.052  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[30]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[30]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.101      ; 0.307      ;
; 0.052  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[29]          ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|OUTPUTPARALLELCMD[29]          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.101      ; 0.307      ;
; 0.059  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[0] ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.101      ; 0.314      ;
; 0.072  ; RST                                                                                                ; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|rstCRC        ; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.212      ; 1.468      ;
; 0.076  ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|COMPLT                          ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|COMPLT                          ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.077      ; 0.307      ;
; 0.079  ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|COMPLT                      ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|COMPLT                      ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.074      ; 0.307      ;
; 0.080  ; state.waitRECbegin                                                                                 ; state.waitRECbegin                                                                                 ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.073      ; 0.307      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.181 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.185 ; peripheralController:peripheralControllerUnit|state.waitUSB                                      ; peripheralController:peripheralControllerUnit|state.waitUSB                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.208 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0] ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.314      ;
; 0.262 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.395      ;
; 0.269 ; peripheralController:peripheralControllerUnit|state.prepareMess                                  ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.391      ;
; 0.300 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.433      ;
; 0.301 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.434      ;
; 0.303 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.436      ;
; 0.303 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.436      ;
; 0.304 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.437      ;
; 0.310 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.443      ;
; 0.319 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7] ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.425      ;
; 0.322 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                   ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.444      ;
; 0.325 ; peripheralController:peripheralControllerUnit|state.waitUSB                                      ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.447      ;
; 0.326 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.448      ;
; 0.358 ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.680      ;
; 0.359 ; peripheralController:peripheralControllerUnit|state.checkMess                                    ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.481      ;
; 0.362 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.495      ;
; 0.366 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.499      ;
; 0.398 ; peripheralController:peripheralControllerUnit|state.waitTXE                                      ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.153     ; 0.329      ;
; 0.414 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.535      ;
; 0.417 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                             ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.539      ;
; 0.420 ; peripheralController:peripheralControllerUnit|state.waitTXE                                      ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.549      ;
; 0.452 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.585      ;
; 0.456 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.589      ;
; 0.458 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.591      ;
; 0.459 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.592      ;
; 0.459 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.592      ;
; 0.461 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.594      ;
; 0.462 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.595      ;
; 0.463 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.596      ;
; 0.464 ; peripheralController:peripheralControllerUnit|state.pullDownOE                                   ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.597      ;
; 0.466 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.599      ;
; 0.480 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.601      ;
; 0.511 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.644      ;
; 0.515 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.648      ;
; 0.515 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.648      ;
; 0.518 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.651      ;
; 0.522 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.655      ;
; 0.525 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.658      ;
; 0.525 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.658      ;
; 0.527 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.660      ;
; 0.528 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.661      ;
; 0.529 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.662      ;
; 0.532 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.665      ;
; 0.537 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.658      ;
; 0.548 ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                               ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.669      ;
; 0.574 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.707      ;
; 0.578 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.711      ;
; 0.581 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.714      ;
; 0.581 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.714      ;
; 0.588 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.721      ;
; 0.589 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.710      ;
; 0.591 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.724      ;
; 0.591 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.724      ;
; 0.593 ; peripheralController:peripheralControllerUnit|state.prepareMess                                  ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.913      ;
; 0.595 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.728      ;
; 0.598 ; peripheralController:peripheralControllerUnit|state.prepareMess                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.918      ;
; 0.598 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.731      ;
; 0.633 ; peripheralController:peripheralControllerUnit|state.checkMess1                                   ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.955      ;
; 0.644 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.777      ;
; 0.647 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.780      ;
; 0.654 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.787      ;
; 0.661 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.794      ;
; 0.662 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.783      ;
; 0.671 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.792      ;
; 0.694 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 1.014      ;
; 0.699 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 1.019      ;
; 0.710 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.831      ;
; 0.710 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.843      ;
; 0.715 ; RST                                                                                              ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.057      ; 0.985      ;
; 0.727 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.853      ;
; 0.729 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.850      ;
; 0.732 ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.853      ;
; 0.755 ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                  ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.149     ; 0.690      ;
; 0.755 ; peripheralController:peripheralControllerUnit|state.prepareMess                                  ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.877      ;
; 0.780 ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                               ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.901      ;
; 0.793 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.914      ;
; 0.796 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.917      ;
; 0.822 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.144      ;
; 0.823 ; peripheralController:peripheralControllerUnit|state.waitUSB                                      ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.145      ;
; 0.828 ; peripheralController:peripheralControllerUnit|state.waitUSB                                      ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.150      ;
; 0.832 ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.154      ;
; 0.834 ; peripheralController:peripheralControllerUnit|state.checkMess                                    ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.156      ;
; 0.851 ; peripheralController:peripheralControllerUnit|state.checkMess                                    ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.173      ;
; 0.856 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.978      ;
; 0.863 ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                               ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.984      ;
; 0.886 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                             ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.008      ;
; 0.886 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                             ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.008      ;
; 0.889 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                             ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.011      ;
; 0.895 ; peripheralController:peripheralControllerUnit|state.sendMess                                     ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.017      ;
; 0.896 ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                             ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.018      ;
; 0.897 ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                  ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.026      ;
; 0.902 ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.031      ;
; 0.905 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                   ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.227      ;
; 0.915 ; peripheralController:peripheralControllerUnit|state.changeRECStatus                              ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.237      ;
; 0.920 ; peripheralController:peripheralControllerUnit|state.changeRECStatus                              ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.242      ;
; 0.922 ; peripheralController:peripheralControllerUnit|state.pullDownRD                                   ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 1.244      ;
; 0.935 ; peripheralController:peripheralControllerUnit|state.prepareMess                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.061      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.184 ; movingAverage:movingAverageUnit|counter[1]           ; movingAverage:movingAverageUnit|counter[1]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; movingAverage:movingAverageUnit|counter[2]           ; movingAverage:movingAverageUnit|counter[2]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; movingAverage:movingAverageUnit|muteCountersTimer[0] ; movingAverage:movingAverageUnit|muteCountersTimer[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; movingAverage:movingAverageUnit|muteCountersTimer[1] ; movingAverage:movingAverageUnit|muteCountersTimer[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.191 ; movingAverage:movingAverageUnit|counter[0]           ; movingAverage:movingAverageUnit|counter[0]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.193 ; movingAverage:movingAverageUnit|sum1[4]              ; movingAverage:movingAverageUnit|AVG1[0]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; movingAverage:movingAverageUnit|sum2[6]              ; movingAverage:movingAverageUnit|AVG2[2]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; movingAverage:movingAverageUnit|muteCountersTimer[1] ; movingAverage:movingAverageUnit|muteCountersTimer[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; movingAverage:movingAverageUnit|sum2[11]             ; movingAverage:movingAverageUnit|AVG2[7]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; movingAverage:movingAverageUnit|sum2[9]              ; movingAverage:movingAverageUnit|AVG2[5]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; movingAverage:movingAverageUnit|muteCountersTimer[1] ; movingAverage:movingAverageUnit|ENA_COUNTER          ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; movingAverage:movingAverageUnit|initialReg2[128]     ; movingAverage:movingAverageUnit|initialReg2[144]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; movingAverage:movingAverageUnit|initialReg2[197]     ; movingAverage:movingAverageUnit|initialReg2[213]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; movingAverage:movingAverageUnit|initialReg1[131]     ; movingAverage:movingAverageUnit|initialReg1[147]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; movingAverage:movingAverageUnit|initialReg1[132]     ; movingAverage:movingAverageUnit|initialReg1[148]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; movingAverage:movingAverageUnit|initialReg1[101]     ; movingAverage:movingAverageUnit|initialReg1[117]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; movingAverage:movingAverageUnit|initialReg2[35]      ; movingAverage:movingAverageUnit|initialReg2[51]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
; 0.199 ; movingAverage:movingAverageUnit|initialReg1[193]     ; movingAverage:movingAverageUnit|initialReg1[209]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; movingAverage:movingAverageUnit|initialReg1[35]      ; movingAverage:movingAverageUnit|initialReg1[51]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; movingAverage:movingAverageUnit|initialReg1[135]     ; movingAverage:movingAverageUnit|initialReg1[151]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.203 ; movingAverage:movingAverageUnit|initialReg2[167]     ; movingAverage:movingAverageUnit|initialReg2[183]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; movingAverage:movingAverageUnit|initialReg1[176]     ; movingAverage:movingAverageUnit|initialReg1[192]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; movingAverage:movingAverageUnit|initialReg1[165]     ; movingAverage:movingAverageUnit|initialReg1[181]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; movingAverage:movingAverageUnit|initialReg1[161]     ; movingAverage:movingAverageUnit|initialReg1[177]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; movingAverage:movingAverageUnit|initialReg1[145]     ; movingAverage:movingAverageUnit|initialReg1[161]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; movingAverage:movingAverageUnit|initialReg1[146]     ; movingAverage:movingAverageUnit|initialReg1[162]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; movingAverage:movingAverageUnit|initialReg1[133]     ; movingAverage:movingAverageUnit|initialReg1[149]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.230 ; movingAverage:movingAverageUnit|counter[0]           ; movingAverage:movingAverageUnit|counter[1]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.353      ;
; 0.230 ; movingAverage:movingAverageUnit|counter[0]           ; movingAverage:movingAverageUnit|counter[2]           ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.353      ;
; 0.258 ; movingAverage:movingAverageUnit|initialReg1[37]      ; movingAverage:movingAverageUnit|initialReg1[53]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; movingAverage:movingAverageUnit|initialReg1[148]     ; movingAverage:movingAverageUnit|initialReg1[164]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.260 ; movingAverage:movingAverageUnit|sum2[4]              ; movingAverage:movingAverageUnit|AVG2[0]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.382      ;
; 0.261 ; movingAverage:movingAverageUnit|initialReg2[132]     ; movingAverage:movingAverageUnit|initialReg2[148]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.383      ;
; 0.262 ; movingAverage:movingAverageUnit|initialReg1[99]      ; movingAverage:movingAverageUnit|initialReg1[115]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; movingAverage:movingAverageUnit|initialReg2[160]     ; movingAverage:movingAverageUnit|initialReg2[176]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; movingAverage:movingAverageUnit|initialReg2[34]      ; movingAverage:movingAverageUnit|initialReg2[50]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.384      ;
; 0.263 ; movingAverage:movingAverageUnit|initialReg1[160]     ; movingAverage:movingAverageUnit|initialReg1[176]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; movingAverage:movingAverageUnit|initialReg1[100]     ; movingAverage:movingAverageUnit|initialReg1[116]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; movingAverage:movingAverageUnit|initialReg1[103]     ; movingAverage:movingAverageUnit|initialReg1[119]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; movingAverage:movingAverageUnit|initialReg1[166]     ; movingAverage:movingAverageUnit|initialReg1[182]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; movingAverage:movingAverageUnit|initialReg2[81]      ; movingAverage:movingAverageUnit|initialReg2[97]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.386      ;
; 0.264 ; movingAverage:movingAverageUnit|initialReg2[53]      ; movingAverage:movingAverageUnit|initialReg2[69]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; movingAverage:movingAverageUnit|initialReg2[213]     ; movingAverage:movingAverageUnit|initialReg2[229]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; movingAverage:movingAverageUnit|sum2[8]              ; movingAverage:movingAverageUnit|AVG2[4]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; movingAverage:movingAverageUnit|initialReg1[164]     ; movingAverage:movingAverageUnit|initialReg1[180]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; movingAverage:movingAverageUnit|sum1[7]              ; movingAverage:movingAverageUnit|AVG1[3]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; movingAverage:movingAverageUnit|initialReg2[20]      ; movingAverage:movingAverageUnit|initialReg2[36]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.390      ;
; 0.268 ; movingAverage:movingAverageUnit|initialReg2[151]     ; movingAverage:movingAverageUnit|initialReg2[167]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.390      ;
; 0.269 ; movingAverage:movingAverageUnit|initialReg1[65]      ; movingAverage:movingAverageUnit|initialReg1[81]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; movingAverage:movingAverageUnit|initialReg1[130]     ; movingAverage:movingAverageUnit|initialReg1[146]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; movingAverage:movingAverageUnit|sum1[11]             ; movingAverage:movingAverageUnit|AVG1[7]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; movingAverage:movingAverageUnit|sum1[9]              ; movingAverage:movingAverageUnit|AVG1[5]              ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; movingAverage:movingAverageUnit|initialReg2[32]      ; movingAverage:movingAverageUnit|initialReg2[48]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.391      ;
; 0.269 ; movingAverage:movingAverageUnit|initialReg2[113]     ; movingAverage:movingAverageUnit|initialReg2[129]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; movingAverage:movingAverageUnit|initialReg2[38]      ; movingAverage:movingAverageUnit|initialReg2[54]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.391      ;
; 0.269 ; movingAverage:movingAverageUnit|initialReg2[135]     ; movingAverage:movingAverageUnit|initialReg2[151]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.391      ;
; 0.270 ; movingAverage:movingAverageUnit|initialReg1[32]      ; movingAverage:movingAverageUnit|initialReg1[48]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; movingAverage:movingAverageUnit|initialReg1[128]     ; movingAverage:movingAverageUnit|initialReg1[144]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; movingAverage:movingAverageUnit|initialReg1[163]     ; movingAverage:movingAverageUnit|initialReg1[179]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; movingAverage:movingAverageUnit|initialReg1[180]     ; movingAverage:movingAverageUnit|initialReg1[196]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; movingAverage:movingAverageUnit|initialReg2[146]     ; movingAverage:movingAverageUnit|initialReg2[162]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.392      ;
; 0.270 ; movingAverage:movingAverageUnit|initialReg2[37]      ; movingAverage:movingAverageUnit|initialReg2[53]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.392      ;
; 0.270 ; movingAverage:movingAverageUnit|initialReg2[101]     ; movingAverage:movingAverageUnit|initialReg2[117]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; movingAverage:movingAverageUnit|initialReg1[17]      ; movingAverage:movingAverageUnit|initialReg1[33]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; movingAverage:movingAverageUnit|initialReg1[33]      ; movingAverage:movingAverageUnit|initialReg1[49]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; movingAverage:movingAverageUnit|initialReg1[2]       ; movingAverage:movingAverageUnit|initialReg1[18]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; movingAverage:movingAverageUnit|initialReg1[3]       ; movingAverage:movingAverageUnit|initialReg1[19]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; movingAverage:movingAverageUnit|initialReg1[4]       ; movingAverage:movingAverageUnit|initialReg1[20]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; movingAverage:movingAverageUnit|initialReg2[179]     ; movingAverage:movingAverageUnit|initialReg2[195]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; movingAverage:movingAverageUnit|initialReg1[228]     ; movingAverage:movingAverageUnit|initialReg1[244]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; movingAverage:movingAverageUnit|initialReg1[87]      ; movingAverage:movingAverageUnit|initialReg1[103]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; movingAverage:movingAverageUnit|initialReg2[208]     ; movingAverage:movingAverageUnit|initialReg2[224]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; movingAverage:movingAverageUnit|initialReg2[226]     ; movingAverage:movingAverageUnit|initialReg2[242]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; movingAverage:movingAverageUnit|initialReg2[131]     ; movingAverage:movingAverageUnit|initialReg2[147]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.394      ;
; 0.272 ; movingAverage:movingAverageUnit|initialReg2[133]     ; movingAverage:movingAverageUnit|initialReg2[149]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.394      ;
; 0.272 ; movingAverage:movingAverageUnit|initialReg2[165]     ; movingAverage:movingAverageUnit|initialReg2[181]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; movingAverage:movingAverageUnit|initialReg1[179]     ; movingAverage:movingAverageUnit|initialReg1[195]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; movingAverage:movingAverageUnit|initialReg1[36]      ; movingAverage:movingAverageUnit|initialReg1[52]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; movingAverage:movingAverageUnit|initialReg1[38]      ; movingAverage:movingAverageUnit|initialReg1[54]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; movingAverage:movingAverageUnit|initialReg1[118]     ; movingAverage:movingAverageUnit|initialReg1[134]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; movingAverage:movingAverageUnit|initialReg1[214]     ; movingAverage:movingAverageUnit|initialReg1[230]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; movingAverage:movingAverageUnit|initialReg2[97]      ; movingAverage:movingAverageUnit|initialReg2[113]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; movingAverage:movingAverageUnit|initialReg2[3]       ; movingAverage:movingAverageUnit|initialReg2[19]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; movingAverage:movingAverageUnit|initialReg2[115]     ; movingAverage:movingAverageUnit|initialReg2[131]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; movingAverage:movingAverageUnit|initialReg2[228]     ; movingAverage:movingAverageUnit|initialReg2[244]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; movingAverage:movingAverageUnit|initialReg2[86]      ; movingAverage:movingAverageUnit|initialReg2[102]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; movingAverage:movingAverageUnit|initialReg2[230]     ; movingAverage:movingAverageUnit|initialReg2[246]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; movingAverage:movingAverageUnit|initialReg2[129]     ; movingAverage:movingAverageUnit|initialReg2[145]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.396      ;
; 0.274 ; movingAverage:movingAverageUnit|initialReg2[2]       ; movingAverage:movingAverageUnit|initialReg2[18]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; movingAverage:movingAverageUnit|initialReg2[4]       ; movingAverage:movingAverageUnit|initialReg2[20]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.275 ; movingAverage:movingAverageUnit|initialReg1[211]     ; movingAverage:movingAverageUnit|initialReg1[227]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.275 ; movingAverage:movingAverageUnit|initialReg1[213]     ; movingAverage:movingAverageUnit|initialReg1[229]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.275 ; movingAverage:movingAverageUnit|initialReg1[71]      ; movingAverage:movingAverageUnit|initialReg1[87]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; movingAverage:movingAverageUnit|initialReg1[134]     ; movingAverage:movingAverageUnit|initialReg1[150]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.398      ;
; 0.276 ; movingAverage:movingAverageUnit|initialReg2[147]     ; movingAverage:movingAverageUnit|initialReg2[163]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.398      ;
; 0.277 ; movingAverage:movingAverageUnit|initialReg1[208]     ; movingAverage:movingAverageUnit|initialReg1[224]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; movingAverage:movingAverageUnit|initialReg1[69]      ; movingAverage:movingAverageUnit|initialReg1[85]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; movingAverage:movingAverageUnit|initialReg1[183]     ; movingAverage:movingAverageUnit|initialReg1[199]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; movingAverage:movingAverageUnit|initialReg2[33]      ; movingAverage:movingAverageUnit|initialReg2[49]      ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.399      ;
; 0.277 ; movingAverage:movingAverageUnit|initialReg2[209]     ; movingAverage:movingAverageUnit|initialReg2[225]     ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'EXT_CLK'                                                                          ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; RSTcounter[0]  ; RSTcounter[0]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.307      ;
; 0.304 ; RSTcounter[6]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; RSTcounter[2]  ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; RSTcounter[3]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; RSTcounter[5]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; RSTcounter[8]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; RSTcounter[13] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; RSTcounter[14] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; RSTcounter[15] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; RSTcounter[16] ; RSTcounter[16] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; RSTcounter[18] ; RSTcounter[18] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; RSTcounter[22] ; RSTcounter[22] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; RSTcounter[29] ; RSTcounter[29] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; RSTcounter[31] ; RSTcounter[31] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; RSTcounter[4]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; RSTcounter[7]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; RSTcounter[10] ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; RSTcounter[11] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; RSTcounter[12] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; RSTcounter[17] ; RSTcounter[17] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; RSTcounter[20] ; RSTcounter[20] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; RSTcounter[21] ; RSTcounter[21] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; RSTcounter[24] ; RSTcounter[24] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; RSTcounter[27] ; RSTcounter[27] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; RSTcounter[28] ; RSTcounter[28] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; RSTcounter[30] ; RSTcounter[30] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; RSTcounter[19] ; RSTcounter[19] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; RSTcounter[9]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; RSTcounter[23] ; RSTcounter[23] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; RSTcounter[25] ; RSTcounter[25] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; RSTcounter[26] ; RSTcounter[26] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; RSTcounter[1]  ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.430      ;
; 0.383 ; RSTcounter[0]  ; RSTcounter[1]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.503      ;
; 0.453 ; RSTcounter[6]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; RSTcounter[2]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; RSTcounter[14] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; RSTcounter[16] ; RSTcounter[17] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; RSTcounter[18] ; RSTcounter[19] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; RSTcounter[8]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; RSTcounter[22] ; RSTcounter[23] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; RSTcounter[4]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; RSTcounter[12] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; RSTcounter[28] ; RSTcounter[29] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; RSTcounter[30] ; RSTcounter[31] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; RSTcounter[10] ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; RSTcounter[20] ; RSTcounter[21] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; RSTcounter[24] ; RSTcounter[25] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; RSTcounter[26] ; RSTcounter[27] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.576      ;
; 0.462 ; RSTcounter[15] ; RSTcounter[16] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; RSTcounter[5]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; RSTcounter[1]  ; RSTcounter[2]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; RSTcounter[13] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; RSTcounter[3]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; RSTcounter[29] ; RSTcounter[30] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; RSTcounter[7]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; RSTcounter[17] ; RSTcounter[18] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; RSTcounter[21] ; RSTcounter[22] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; RSTcounter[11] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; RSTcounter[19] ; RSTcounter[20] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; RSTcounter[27] ; RSTcounter[28] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; RSTcounter[9]  ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; RSTcounter[23] ; RSTcounter[24] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; RSTcounter[25] ; RSTcounter[26] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; RSTcounter[15] ; RSTcounter[17] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; RSTcounter[5]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; RSTcounter[1]  ; RSTcounter[3]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; RSTcounter[13] ; RSTcounter[15] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; RSTcounter[3]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; RSTcounter[29] ; RSTcounter[31] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; RSTcounter[17] ; RSTcounter[19] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; RSTcounter[7]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; RSTcounter[21] ; RSTcounter[23] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; RSTcounter[11] ; RSTcounter[13] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; RSTcounter[27] ; RSTcounter[29] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; RSTcounter[19] ; RSTcounter[21] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; RSTcounter[9]  ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; RSTcounter[23] ; RSTcounter[25] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; RSTcounter[25] ; RSTcounter[27] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.588      ;
; 0.516 ; RSTcounter[14] ; RSTcounter[16] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; RSTcounter[6]  ; RSTcounter[8]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; RSTcounter[2]  ; RSTcounter[4]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; RSTcounter[16] ; RSTcounter[18] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; RSTcounter[18] ; RSTcounter[20] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; RSTcounter[8]  ; RSTcounter[10] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; RSTcounter[22] ; RSTcounter[24] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; RSTcounter[4]  ; RSTcounter[6]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; RSTcounter[12] ; RSTcounter[14] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; RSTcounter[28] ; RSTcounter[30] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; RSTcounter[20] ; RSTcounter[22] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; RSTcounter[10] ; RSTcounter[12] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; RSTcounter[24] ; RSTcounter[26] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; RSTcounter[26] ; RSTcounter[28] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; RSTcounter[14] ; RSTcounter[17] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; RSTcounter[6]  ; RSTcounter[9]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; RSTcounter[2]  ; RSTcounter[5]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; RSTcounter[16] ; RSTcounter[19] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; RSTcounter[18] ; RSTcounter[21] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; RSTcounter[8]  ; RSTcounter[11] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; RSTcounter[22] ; RSTcounter[25] ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; RSTcounter[4]  ; RSTcounter[7]  ; EXT_CLK      ; EXT_CLK     ; 0.000        ; 0.036      ; 0.641      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                            ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -2.376 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 1.110      ;
; -2.376 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 1.110      ;
; -2.376 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 1.110      ;
; -2.376 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 1.110      ;
; -2.362 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.196     ; 1.095      ;
; -2.362 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.196     ; 1.095      ;
; -2.319 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.196     ; 1.052      ;
; -2.319 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.196     ; 1.052      ;
; -2.315 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.938     ; 1.305      ;
; -2.315 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.938     ; 1.305      ;
; -2.315 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.938     ; 1.305      ;
; -2.315 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.938     ; 1.305      ;
; -2.315 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.938     ; 1.305      ;
; -2.315 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.938     ; 1.305      ;
; -2.315 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.938     ; 1.305      ;
; -2.315 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.938     ; 1.305      ;
; -2.315 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.938     ; 1.305      ;
; -2.128 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.005     ; 1.052      ;
; -2.128 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.005     ; 1.052      ;
; -2.061 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.795      ;
; -2.061 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitUSB                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.795      ;
; -2.061 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.795      ;
; -2.061 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.795      ;
; -2.061 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.795      ;
; -2.061 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.795      ;
; -2.061 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.795      ;
; -2.061 ; RST                                                  ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -1.195     ; 0.795      ;
; -1.981 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.333     ; 1.577      ;
; -1.909 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.333     ; 1.505      ;
; -1.909 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.333     ; 1.505      ;
; -1.909 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.333     ; 1.505      ;
; -1.909 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.333     ; 1.505      ;
; -1.909 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.333     ; 1.505      ;
; -1.831 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.342     ; 1.418      ;
; -1.726 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.229     ; 1.393      ;
; -1.726 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.229     ; 1.393      ;
; -1.726 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.229     ; 1.393      ;
; -1.726 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.229     ; 1.393      ;
; -1.726 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.229     ; 1.393      ;
; -1.726 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.229     ; 1.393      ;
; -1.726 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.229     ; 1.393      ;
; -1.726 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.229     ; 1.393      ;
; -1.662 ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -0.228     ; 1.384      ;
; -1.562 ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; -0.070     ; 1.421      ;
; 5.780  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.760      ;
; 5.780  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.760      ;
; 5.780  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.760      ;
; 5.780  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.760      ;
; 5.780  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.760      ;
; 5.780  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.760      ;
; 5.780  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.760      ;
; 5.780  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.760      ;
; 5.780  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.760      ;
; 5.857  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.683      ;
; 5.857  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.683      ;
; 5.857  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.683      ;
; 5.857  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.683      ;
; 5.857  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.683      ;
; 5.857  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.683      ;
; 5.857  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.683      ;
; 5.857  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.683      ;
; 5.857  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 8.333        ; 0.220      ; 2.683      ;
; 14.460 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 0.825      ; 3.018      ;
; 14.537 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 0.825      ; 2.941      ;
; 14.866 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 1.088      ; 2.875      ;
; 14.943 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 1.088      ; 2.798      ;
; 15.561 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 0.825      ; 1.917      ;
; 15.561 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 0.825      ; 1.917      ;
; 15.561 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 0.825      ; 1.917      ;
; 15.561 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 0.825      ; 1.917      ;
; 15.561 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 0.825      ; 1.917      ;
; 15.630 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 0.816      ; 1.839      ;
; 15.638 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 0.825      ; 1.840      ;
; 15.638 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 0.825      ; 1.840      ;
; 15.638 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 0.825      ; 1.840      ;
; 15.638 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 0.825      ; 1.840      ;
; 15.638 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 0.825      ; 1.840      ;
; 15.707 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16.666       ; 0.816      ; 1.762      ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 0.730 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.651      ; 2.036      ;
; 0.755 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.022      ; 1.414      ;
; 0.757 ; RST       ; state.initMute                                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.187     ; 1.203      ;
; 0.757 ; RST       ; state.muteAfterWrittingVolumeID11                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.187     ; 1.203      ;
; 0.757 ; RST       ; state.muteAfterWrittingVolumeID12                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.187     ; 1.203      ;
; 0.757 ; RST       ; state.muteAfterInit                                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.187     ; 1.203      ;
; 0.757 ; RST       ; state.muteAfterWrittingVolumeID21                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.187     ; 1.203      ;
; 0.757 ; RST       ; state.initCard                                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.187     ; 1.203      ;
; 0.757 ; RST       ; state.writeVolumeID11                                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.187     ; 1.203      ;
; 0.763 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.689      ; 2.041      ;
; 0.764 ; RST       ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.058     ; 1.325      ;
; 0.773 ; RST       ; commandManager:commandManagerUnit|state.waitAction                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.187     ; 1.187      ;
; 0.778 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17WaitResp                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.044     ; 1.325      ;
; 0.783 ; RST       ; state.muteAfterWrittingVolumeID31                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.285     ; 1.079      ;
; 0.783 ; RST       ; state.muteAfterWrittingVolumeID13                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.285     ; 1.079      ;
; 0.783 ; RST       ; state.muteAfterWrittingFAT1BufStream                                                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.285     ; 1.079      ;
; 0.783 ; RST       ; state.muteAfterWrittingVolumeID22                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.285     ; 1.079      ;
; 0.783 ; RST       ; state.muteAfterWriteFAT2Tail                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.285     ; 1.079      ;
; 0.783 ; RST       ; state.muteAfterWriteFAT1Tail                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.285     ; 1.079      ;
; 0.783 ; RST       ; state.muteAfterWrittingVolumeID23                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.285     ; 1.079      ;
; 0.784 ; RST       ; state.writeVolumeID31                                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.195     ; 1.168      ;
; 0.793 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.651      ; 2.027      ;
; 0.804 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2RespCheck                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.052     ; 1.291      ;
; 0.804 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55RespCheck                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.052     ; 1.291      ;
; 0.804 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17RespCheck                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.052     ; 1.291      ;
; 0.804 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12RespCheck                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.052     ; 1.291      ;
; 0.817 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.727      ; 2.025      ;
; 0.826 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.689      ; 2.032      ;
; 0.833 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufStatus                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.078      ; 1.392      ;
; 0.833 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufStatus                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.078      ; 1.392      ;
; 0.833 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteWaitStatus                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.078      ; 1.392      ;
; 0.833 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitStatus                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.078      ; 1.392      ;
; 0.833 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCheckComplt                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.078      ; 1.392      ;
; 0.836 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.730      ; 2.009      ;
; 0.844 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25WaitResp                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.023      ; 1.326      ;
; 0.846 ; RST       ; commandManager:commandManagerUnit|state.identCMD3RespCheck                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.098      ; 1.399      ;
; 0.846 ; RST       ; commandManager:commandManagerUnit|state.idleCMD41RespCheck                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.098      ; 1.399      ;
; 0.846 ; RST       ; commandManager:commandManagerUnit|state.idleCMD55RespCheck                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.098      ; 1.399      ;
; 0.846 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8RespCheck                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.098      ; 1.399      ;
; 0.861 ; RST       ; state.writeFAT2Tail                                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.077     ; 1.209      ;
; 0.861 ; RST       ; state.writeFAT1Tail                                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.077     ; 1.209      ;
; 0.870 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufFull                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.095      ; 1.372      ;
; 0.870 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufFull                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.095      ; 1.372      ;
; 0.877 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteSecondBuf                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.078      ; 1.348      ;
; 0.877 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteFirstBuf                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.078      ; 1.348      ;
; 0.877 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWrite                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.078      ; 1.348      ;
; 0.877 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWrite                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.078      ; 1.348      ;
; 0.877 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteComplt                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.078      ; 1.348      ;
; 0.878 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24Begin                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.102     ; 1.167      ;
; 0.878 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8Mute                                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.102     ; 1.167      ;
; 0.878 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8Begin                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.102     ; 1.167      ;
; 0.878 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.588      ; 1.825      ;
; 0.879 ; RST       ; commandManager:commandManagerUnit|state.idleCMD41WaitResp                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.189     ; 1.079      ;
; 0.880 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.727      ; 2.016      ;
; 0.880 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.586      ; 1.821      ;
; 0.880 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.580      ; 1.815      ;
; 0.882 ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7RespCheck                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.046      ; 1.311      ;
; 0.882 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24RespCheck                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.046      ; 1.311      ;
; 0.882 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD6RespCheck                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.046      ; 1.311      ;
; 0.882 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16RespCheck                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.046      ; 1.311      ;
; 0.883 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.607      ; 1.839      ;
; 0.884 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeedFirstBuf                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.105      ; 1.368      ;
; 0.884 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeed                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.105      ; 1.368      ;
; 0.884 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWritePrgNeed                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.105      ; 1.368      ;
; 0.884 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeedSecondBuf                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.105      ; 1.368      ;
; 0.891 ; RST       ; state.writeBufStreamFAT1                                                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.056     ; 1.200      ;
; 0.891 ; RST       ; state.writeBufStreamFAT2                                                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.056     ; 1.200      ;
; 0.891 ; RST       ; state.muteAfterWrittingFAT2BufStream                                                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.056     ; 1.200      ;
; 0.894 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteMute                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.073     ; 1.180      ;
; 0.894 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25Begin                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.073     ; 1.180      ;
; 0.895 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Mute                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.088     ; 1.164      ;
; 0.895 ; RST       ; commandManager:commandManagerUnit|state.idleCMD0Mute                                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.088     ; 1.164      ;
; 0.895 ; RST       ; commandManager:commandManagerUnit|state.idleCMD0Begin                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.088     ; 1.164      ;
; 0.895 ; RST       ; commandManager:commandManagerUnit|state.unavaliable                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.088     ; 1.164      ;
; 0.899 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.730      ; 2.000      ;
; 0.906 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2Begin                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.082      ; 1.323      ;
; 0.906 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2WaitResp                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.082      ; 1.323      ;
; 0.910 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.613      ; 1.818      ;
; 0.912 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25Mute                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.071     ; 1.164      ;
; 0.912 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[3]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.404      ; 1.607      ;
; 0.912 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[2]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.404      ; 1.607      ;
; 0.912 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[1]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.404      ; 1.607      ;
; 0.912 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[0]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.404      ; 1.607      ;
; 0.917 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|COMPLT                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.082      ; 1.312      ;
; 0.919 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Begin                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.046      ; 1.274      ;
; 0.919 ; RST       ; commandManager:commandManagerUnit|state.identCMD3Begin                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.046      ; 1.274      ;
; 0.919 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55Begin                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.046      ; 1.274      ;
; 0.919 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD6Begin                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.046      ; 1.274      ;
; 0.919 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16Begin                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.046      ; 1.274      ;
; 0.919 ; RST       ; commandManager:commandManagerUnit|state.idleCMD55Begin                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.046      ; 1.274      ;
; 0.919 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteMute                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.046      ; 1.274      ;
; 0.919 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Begin                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.046      ; 1.274      ;
; 0.919 ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7Begin                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.046      ; 1.274      ;
; 0.923 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.631      ; 1.823      ;
; 0.934 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.618      ; 1.799      ;
; 0.941 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.588      ; 1.816      ;
; 0.943 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.586      ; 1.812      ;
; 0.943 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8~portb_address_reg0  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; 0.580      ; 1.806      ;
; 0.945 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Mute                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.033     ; 1.169      ;
; 0.945 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55Mute                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 2.220        ; -0.033     ; 1.169      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 18.448 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.589      ; 2.036      ;
; 18.473 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 1.414      ;
; 18.475 ; RST       ; state.initMute                                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 1.203      ;
; 18.475 ; RST       ; state.muteAfterWrittingVolumeID11                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 1.203      ;
; 18.475 ; RST       ; state.muteAfterWrittingVolumeID12                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 1.203      ;
; 18.475 ; RST       ; state.muteAfterInit                                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 1.203      ;
; 18.475 ; RST       ; state.muteAfterWrittingVolumeID21                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 1.203      ;
; 18.475 ; RST       ; state.initCard                                                                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 1.203      ;
; 18.475 ; RST       ; state.writeVolumeID11                                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 1.203      ;
; 18.481 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.627      ; 2.041      ;
; 18.482 ; RST       ; commandManager:commandManagerUnit|dataReader:dataReaderUnit|COMPLT                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 1.325      ;
; 18.491 ; RST       ; commandManager:commandManagerUnit|state.waitAction                                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 1.187      ;
; 18.496 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17WaitResp                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 1.325      ;
; 18.501 ; RST       ; state.muteAfterWrittingVolumeID31                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.347     ; 1.079      ;
; 18.501 ; RST       ; state.muteAfterWrittingVolumeID13                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.347     ; 1.079      ;
; 18.501 ; RST       ; state.muteAfterWrittingFAT1BufStream                                                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.347     ; 1.079      ;
; 18.501 ; RST       ; state.muteAfterWrittingVolumeID22                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.347     ; 1.079      ;
; 18.501 ; RST       ; state.muteAfterWriteFAT2Tail                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.347     ; 1.079      ;
; 18.501 ; RST       ; state.muteAfterWriteFAT1Tail                                                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.347     ; 1.079      ;
; 18.501 ; RST       ; state.muteAfterWrittingVolumeID23                                                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.347     ; 1.079      ;
; 18.502 ; RST       ; state.writeVolumeID31                                                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.257     ; 1.168      ;
; 18.511 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.589      ; 2.027      ;
; 18.522 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2RespCheck                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 1.291      ;
; 18.522 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55RespCheck                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 1.291      ;
; 18.522 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17RespCheck                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 1.291      ;
; 18.522 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12RespCheck                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 1.291      ;
; 18.535 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.665      ; 2.025      ;
; 18.544 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.627      ; 2.032      ;
; 18.551 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufStatus                                           ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.016      ; 1.392      ;
; 18.551 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufStatus                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.016      ; 1.392      ;
; 18.551 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteWaitStatus                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.016      ; 1.392      ;
; 18.551 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitStatus                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.016      ; 1.392      ;
; 18.551 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCheckComplt                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.016      ; 1.392      ;
; 18.554 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.668      ; 2.009      ;
; 18.562 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25WaitResp                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 1.326      ;
; 18.564 ; RST       ; commandManager:commandManagerUnit|state.identCMD3RespCheck                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.036      ; 1.399      ;
; 18.564 ; RST       ; commandManager:commandManagerUnit|state.idleCMD41RespCheck                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.036      ; 1.399      ;
; 18.564 ; RST       ; commandManager:commandManagerUnit|state.idleCMD55RespCheck                                                            ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.036      ; 1.399      ;
; 18.564 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8RespCheck                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.036      ; 1.399      ;
; 18.579 ; RST       ; state.writeFAT2Tail                                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 1.209      ;
; 18.579 ; RST       ; state.writeFAT1Tail                                                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 1.209      ;
; 18.588 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitFirstBufFull                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.033      ; 1.372      ;
; 18.588 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteWaitSecondBufFull                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.033      ; 1.372      ;
; 18.595 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteSecondBuf                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.016      ; 1.348      ;
; 18.595 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteFirstBuf                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.016      ; 1.348      ;
; 18.595 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWrite                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.016      ; 1.348      ;
; 18.595 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWrite                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.016      ; 1.348      ;
; 18.595 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteComplt                                                        ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.016      ; 1.348      ;
; 18.596 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24Begin                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 1.167      ;
; 18.596 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8Mute                                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 1.167      ;
; 18.596 ; RST       ; commandManager:commandManagerUnit|state.idleCMD8Begin                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 1.167      ;
; 18.596 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.526      ; 1.825      ;
; 18.597 ; RST       ; commandManager:commandManagerUnit|state.idleCMD41WaitResp                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 1.079      ;
; 18.598 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.665      ; 2.016      ;
; 18.598 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.524      ; 1.821      ;
; 18.598 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.518      ; 1.815      ;
; 18.600 ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7RespCheck                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 1.311      ;
; 18.600 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteCMD24RespCheck                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 1.311      ;
; 18.600 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD6RespCheck                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 1.311      ;
; 18.600 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16RespCheck                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 1.311      ;
; 18.601 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.545      ; 1.839      ;
; 18.602 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeedFirstBuf                                               ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.043      ; 1.368      ;
; 18.602 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeed                                                       ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.043      ; 1.368      ;
; 18.602 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWritePrgNeed                                                      ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.043      ; 1.368      ;
; 18.602 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWritePrgNeedSecondBuf                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.043      ; 1.368      ;
; 18.609 ; RST       ; state.writeBufStreamFAT1                                                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 1.200      ;
; 18.609 ; RST       ; state.writeBufStreamFAT2                                                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 1.200      ;
; 18.609 ; RST       ; state.muteAfterWrittingFAT2BufStream                                                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 1.200      ;
; 18.612 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteMute                                                          ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 1.180      ;
; 18.612 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25Begin                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 1.180      ;
; 18.613 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Mute                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 1.164      ;
; 18.613 ; RST       ; commandManager:commandManagerUnit|state.idleCMD0Mute                                                                  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 1.164      ;
; 18.613 ; RST       ; commandManager:commandManagerUnit|state.idleCMD0Begin                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 1.164      ;
; 18.613 ; RST       ; commandManager:commandManagerUnit|state.unavaliable                                                                   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 1.164      ;
; 18.617 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.668      ; 2.000      ;
; 18.624 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2Begin                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.020      ; 1.323      ;
; 18.624 ; RST       ; commandManager:commandManagerUnit|state.readyCMD2WaitResp                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.020      ; 1.323      ;
; 18.628 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.551      ; 1.818      ;
; 18.630 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD25Mute                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 1.164      ;
; 18.630 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[3]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.342      ; 1.607      ;
; 18.630 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[2]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.342      ; 1.607      ;
; 18.630 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[1]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.342      ; 1.607      ;
; 18.630 ; RST       ; sectorToWriteFATpage:sectorToWriteFATpageUnit|altsyncram:altsyncram_component|altsyncram_97n1:auto_generated|q_b[0]   ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.342      ; 1.607      ;
; 18.635 ; RST       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|COMPLT                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.020      ; 1.312      ;
; 18.637 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Begin                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 1.274      ;
; 18.637 ; RST       ; commandManager:commandManagerUnit|state.identCMD3Begin                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 1.274      ;
; 18.637 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55Begin                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 1.274      ;
; 18.637 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD6Begin                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 1.274      ;
; 18.637 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD16Begin                                                             ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 1.274      ;
; 18.637 ; RST       ; commandManager:commandManagerUnit|state.idleCMD55Begin                                                                ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 1.274      ;
; 18.637 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockWriteMute                                                         ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 1.274      ;
; 18.637 ; RST       ; commandManager:commandManagerUnit|state.transfrMultWriteCMD12Begin                                                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 1.274      ;
; 18.637 ; RST       ; commandManager:commandManagerUnit|state.stbyCMD7Begin                                                                 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 1.274      ;
; 18.641 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12                    ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.569      ; 1.823      ;
; 18.652 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.556      ; 1.799      ;
; 18.659 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.526      ; 1.816      ;
; 18.661 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29~portb_address_reg0 ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.524      ; 1.812      ;
; 18.661 ; RST       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8~portb_address_reg0  ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.518      ; 1.806      ;
; 18.663 ; RST       ; commandManager:commandManagerUnit|state.transfrBlockReadCMD17Mute                                                     ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 1.169      ;
; 18.663 ; RST       ; commandManager:commandManagerUnit|state.transfrCMD55Mute                                                              ; EXT_CLK      ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 1.169      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 0.898      ;
; 97.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.149      ;
; 97.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.149      ;
; 97.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.149      ;
; 97.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.149      ;
; 97.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.149      ;
; 97.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.149      ;
; 97.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.046      ;
; 97.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.046      ;
; 97.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.046      ;
; 97.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.046      ;
; 97.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.046      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.048      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.048      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.048      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.048      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.048      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.048      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.911      ;
; 98.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.830      ;
; 98.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.830      ;
; 98.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.830      ;
; 98.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.830      ;
; 98.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.830      ;
; 98.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.830      ;
; 98.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.830      ;
; 98.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.830      ;
; 98.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.830      ;
; 98.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.830      ;
; 98.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.830      ;
; 98.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.833      ;
; 98.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.833      ;
; 98.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.833      ;
; 98.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.833      ;
; 98.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.833      ;
; 98.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.833      ;
; 98.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.833      ;
; 98.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.833      ;
; 98.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.829      ;
; 98.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.829      ;
; 98.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.829      ;
; 98.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.829      ;
; 98.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.829      ;
; 98.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.829      ;
; 98.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.829      ;
; 98.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.829      ;
; 98.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.829      ;
; 98.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.822      ;
; 98.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.822      ;
; 98.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.822      ;
; 98.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.822      ;
; 98.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.822      ;
; 98.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.822      ;
; 98.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.821      ;
; 98.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.821      ;
; 98.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.821      ;
; 98.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.821      ;
; 98.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.821      ;
; 98.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.821      ;
; 98.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.815      ;
; 98.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.815      ;
; 98.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.815      ;
; 98.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.815      ;
; 98.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.815      ;
; 98.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.815      ;
; 98.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.812      ;
; 98.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.812      ;
; 98.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.812      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.800      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.800      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.800      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.800      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.800      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.800      ;
; 98.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.800      ;
; 98.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.792      ;
; 98.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.792      ;
; 98.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.792      ;
; 98.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.792      ;
; 98.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.792      ;
; 98.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.792      ;
; 98.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.792      ;
; 98.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.792      ;
; 98.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.731      ;
; 98.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.731      ;
; 98.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.683      ;
; 98.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.683      ;
; 98.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.683      ;
; 98.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.683      ;
; 98.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.683      ;
; 98.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.683      ;
; 98.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.683      ;
; 98.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.683      ;
; 98.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.683      ;
; 98.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.683      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.046 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|ERROR                                                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.097      ; 1.231      ;
; -0.046 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|CRC_ERROR                                                  ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.097      ; 1.231      ;
; -0.046 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|NORESP                                                     ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.097      ; 1.231      ;
; 0.136  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|NORESP                                                  ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.096      ; 1.412      ;
; 0.146  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[0]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.098      ; 1.424      ;
; 0.146  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[1]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.098      ; 1.424      ;
; 0.146  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[2]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.098      ; 1.424      ;
; 0.146  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[3]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.098      ; 1.424      ;
; 0.146  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[4]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.098      ; 1.424      ;
; 0.146  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[5]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.098      ; 1.424      ;
; 0.146  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[6]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.098      ; 1.424      ;
; 0.146  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[7]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.098      ; 1.424      ;
; 0.172  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|complt                         ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.099      ; 1.451      ;
; 0.172  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[1]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.099      ; 1.451      ;
; 0.172  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[0]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.099      ; 1.451      ;
; 0.172  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[2]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.099      ; 1.451      ;
; 0.172  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[3]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.099      ; 1.451      ;
; 0.172  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[4]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.099      ; 1.451      ;
; 0.172  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[5]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.099      ; 1.451      ;
; 0.172  ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[6]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.099      ; 1.451      ;
; 0.193  ; RST                                                                                             ; state.complete                                                                                                                 ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.093      ; 1.466      ;
; 0.195  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.842      ; 1.223      ;
; 0.195  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.018      ; 1.399      ;
; 0.198  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.843      ; 1.241      ;
; 0.198  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.019      ; 1.417      ;
; 0.208  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.924      ; 1.318      ;
; 0.211  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.925      ; 1.336      ;
; 0.221  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.782      ; 1.189      ;
; 0.224  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.783      ; 1.207      ;
; 0.229  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.875      ; 1.290      ;
; 0.232  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.876      ; 1.308      ;
; 0.232  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.936      ; 1.354      ;
; 0.235  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.937      ; 1.372      ;
; 0.244  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[0]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.101      ; 1.525      ;
; 0.244  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[1]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.101      ; 1.525      ;
; 0.244  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[2]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.101      ; 1.525      ;
; 0.244  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[3]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.101      ; 1.525      ;
; 0.244  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[4]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.101      ; 1.525      ;
; 0.244  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[5]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.101      ; 1.525      ;
; 0.244  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[6]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.101      ; 1.525      ;
; 0.244  ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[7]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.101      ; 1.525      ;
; 0.250  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.939      ; 1.375      ;
; 0.253  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.940      ; 1.393      ;
; 0.254  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.660      ; 1.100      ;
; 0.257  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.661      ; 1.118      ;
; 0.261  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.943      ; 1.390      ;
; 0.264  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.944      ; 1.408      ;
; 0.266  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.094      ; 1.546      ;
; 0.268  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.664      ; 1.118      ;
; 0.269  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.095      ; 1.564      ;
; 0.271  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.665      ; 1.136      ;
; 0.318  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[3]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.673      ; 1.177      ;
; 0.318  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[2]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.673      ; 1.177      ;
; 0.318  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[1]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.673      ; 1.177      ;
; 0.318  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[0]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.673      ; 1.177      ;
; 0.321  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.847      ; 1.354      ;
; 0.321  ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.674      ; 1.195      ;
; 0.324  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.848      ; 1.372      ;
; 0.331  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[13]~_emulated                  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 0.538      ; 0.923      ;
; 0.331  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[14]~_emulated                  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 0.538      ; 0.923      ;
; 0.332  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.771      ; 1.289      ;
; 0.334  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.756      ; 1.276      ;
; 0.334  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.060      ; 1.580      ;
; 0.335  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.772      ; 1.307      ;
; 0.337  ; RST                                                                                             ; state.waitRECbegin                                                                                                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.371      ; 0.888      ;
; 0.337  ; RST                                                                                             ; state.writeBufStream                                                                                                           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.371      ; 0.888      ;
; 0.337  ; RST                                                                                             ; state.shutingDownAfterStopRec                                                                                                  ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.371      ; 0.888      ;
; 0.337  ; RST                                                                                             ; state.waitForCalcingCurAddr                                                                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.371      ; 0.888      ;
; 0.337  ; RST                                                                                             ; state.constructFATend                                                                                                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.371      ; 0.888      ;
; 0.337  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.757      ; 1.294      ;
; 0.337  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.061      ; 1.598      ;
; 0.347  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.933      ; 1.466      ;
; 0.350  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.934      ; 1.484      ;
; 0.351  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.950      ; 1.487      ;
; 0.353  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.016      ; 1.555      ;
; 0.354  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.951      ; 1.505      ;
; 0.356  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.017      ; 1.573      ;
; 0.357  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[1]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 0.537      ; 0.948      ;
; 0.357  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[2]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 0.537      ; 0.948      ;
; 0.357  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[3]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 0.537      ; 0.948      ;
; 0.357  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[4]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 0.537      ; 0.948      ;
; 0.357  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[5]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 0.537      ; 0.948      ;
; 0.357  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[6]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 0.537      ; 0.948      ;
; 0.357  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[7]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 0.537      ; 0.948      ;
; 0.357  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[8]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 0.537      ; 0.948      ;
; 0.357  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[9]~_emulated                   ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 0.537      ; 0.948      ;
; 0.362  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.030      ; 1.578      ;
; 0.365  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 1.031      ; 1.596      ;
; 0.383  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|RADDR_DBUFF[0]                             ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.060       ; 0.536      ; 0.973      ;
; 0.384  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.953      ; 1.523      ;
; 0.387  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.954      ; 1.541      ;
; 0.388  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.927      ; 1.501      ;
; 0.391  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.928      ; 1.519      ;
; 0.406  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.935      ; 1.527      ;
; 0.409  ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.936      ; 1.545      ;
; 0.410  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[0]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.574      ; 1.068      ;
; 0.410  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[1]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.574      ; 1.068      ;
; 0.410  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[2]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.574      ; 1.068      ;
; 0.410  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[3]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.574      ; 1.068      ;
; 0.410  ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[4]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.574      ; 1.068      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.021 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|ERROR                                                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.026      ; 1.231      ;
; 0.021 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|CRC_ERROR                                                  ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.026      ; 1.231      ;
; 0.021 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|NORESP                                                     ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.026      ; 1.231      ;
; 0.203 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|NORESP                                                  ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.025      ; 1.412      ;
; 0.213 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[0]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.027      ; 1.424      ;
; 0.213 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[1]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.027      ; 1.424      ;
; 0.213 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[2]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.027      ; 1.424      ;
; 0.213 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[3]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.027      ; 1.424      ;
; 0.213 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[4]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.027      ; 1.424      ;
; 0.213 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[5]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.027      ; 1.424      ;
; 0.213 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[6]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.027      ; 1.424      ;
; 0.213 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|j[7]                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.027      ; 1.424      ;
; 0.239 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|complt                         ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.028      ; 1.451      ;
; 0.239 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[1]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.028      ; 1.451      ;
; 0.239 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[0]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.028      ; 1.451      ;
; 0.239 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[2]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.028      ; 1.451      ;
; 0.239 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[3]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.028      ; 1.451      ;
; 0.239 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[4]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.028      ; 1.451      ;
; 0.239 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[5]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.028      ; 1.451      ;
; 0.239 ; RST                                                                                             ; commandManager:commandManagerUnit|parallelCmdToSerialConverter:PTS|parallel_CRC7:crc7cmdProtect|lfsr_q[6]                      ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.028      ; 1.451      ;
; 0.260 ; RST                                                                                             ; state.complete                                                                                                                 ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.022      ; 1.466      ;
; 0.262 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.771      ; 1.223      ;
; 0.262 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.947      ; 1.399      ;
; 0.265 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 1.241      ;
; 0.265 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.948      ; 1.417      ;
; 0.275 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.853      ; 1.318      ;
; 0.278 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.854      ; 1.336      ;
; 0.288 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.189      ;
; 0.291 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.712      ; 1.207      ;
; 0.296 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.804      ; 1.290      ;
; 0.299 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.805      ; 1.308      ;
; 0.299 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.354      ;
; 0.302 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.866      ; 1.372      ;
; 0.311 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[0]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.030      ; 1.525      ;
; 0.311 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[1]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.030      ; 1.525      ;
; 0.311 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[2]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.030      ; 1.525      ;
; 0.311 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[3]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.030      ; 1.525      ;
; 0.311 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[4]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.030      ; 1.525      ;
; 0.311 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[5]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.030      ; 1.525      ;
; 0.311 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[6]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.030      ; 1.525      ;
; 0.311 ; RST                                                                                             ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|j[7]                                                       ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.030      ; 1.525      ;
; 0.317 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.868      ; 1.375      ;
; 0.320 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.869      ; 1.393      ;
; 0.321 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.589      ; 1.100      ;
; 0.324 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.590      ; 1.118      ;
; 0.328 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.872      ; 1.390      ;
; 0.331 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.873      ; 1.408      ;
; 0.333 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.023      ; 1.546      ;
; 0.335 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.593      ; 1.118      ;
; 0.336 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.024      ; 1.564      ;
; 0.338 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.594      ; 1.136      ;
; 0.385 ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[3]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.602      ; 1.177      ;
; 0.385 ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[2]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.602      ; 1.177      ;
; 0.385 ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[1]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.602      ; 1.177      ;
; 0.385 ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|q_b[0]                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.602      ; 1.177      ;
; 0.388 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.776      ; 1.354      ;
; 0.388 ; RST                                                                                             ; sectorToWrite:sectorToWriteUnit|altsyncram:altsyncram_component|altsyncram_f8n1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.603      ; 1.195      ;
; 0.391 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.777      ; 1.372      ;
; 0.399 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.700      ; 1.289      ;
; 0.401 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.685      ; 1.276      ;
; 0.401 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.989      ; 1.580      ;
; 0.402 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 1.307      ;
; 0.404 ; RST                                                                                             ; state.waitRECbegin                                                                                                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 0.888      ;
; 0.404 ; RST                                                                                             ; state.writeBufStream                                                                                                           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 0.888      ;
; 0.404 ; RST                                                                                             ; state.shutingDownAfterStopRec                                                                                                  ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 0.888      ;
; 0.404 ; RST                                                                                             ; state.waitForCalcingCurAddr                                                                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 0.888      ;
; 0.404 ; RST                                                                                             ; state.constructFATend                                                                                                          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 0.888      ;
; 0.404 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 1.294      ;
; 0.404 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.990      ; 1.598      ;
; 0.410 ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[0]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.068      ;
; 0.410 ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[1]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.068      ;
; 0.410 ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[2]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.068      ;
; 0.410 ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[3]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.068      ;
; 0.410 ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[4]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.068      ;
; 0.410 ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[5]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.068      ;
; 0.410 ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[6]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.068      ;
; 0.410 ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[7]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.068      ;
; 0.410 ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[8]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.068      ;
; 0.410 ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[9]                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 1.068      ;
; 0.414 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.862      ; 1.466      ;
; 0.417 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.863      ; 1.484      ;
; 0.418 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.879      ; 1.487      ;
; 0.420 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.945      ; 1.555      ;
; 0.421 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.880      ; 1.505      ;
; 0.423 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.946      ; 1.573      ;
; 0.429 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.959      ; 1.578      ;
; 0.432 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.960      ; 1.596      ;
; 0.451 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.882      ; 1.523      ;
; 0.454 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.883      ; 1.541      ;
; 0.455 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.856      ; 1.501      ;
; 0.458 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.857      ; 1.519      ;
; 0.473 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1                              ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.527      ;
; 0.476 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1~portb_address_reg0           ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.545      ;
; 0.495 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.860      ; 1.545      ;
; 0.497 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12                             ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.878      ; 1.565      ;
; 0.498 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.861      ; 1.563      ;
; 0.500 ; RST                                                                                             ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12~portb_address_reg0          ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.879      ; 1.583      ;
; 0.513 ; RST                                                                                             ; commandManager:commandManagerUnit|state.transfrCMD55WaitResp                                                                   ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 1.016      ;
; 0.513 ; RST                                                                                             ; commandManager:commandManagerUnit|state.transfrCMD6WaitResp                                                                    ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 1.016      ;
; 0.513 ; RST                                                                                             ; commandManager:commandManagerUnit|state.transfrCMD16WaitResp                                                                   ; EXT_CLK                                              ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 1.016      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.683      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.683      ;
; 0.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.684      ;
; 0.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.684      ;
; 0.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.684      ;
; 0.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.684      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.688      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.945      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.945      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.945      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.945      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.945      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.945      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.945      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.945      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.945      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.945      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.945      ;
; 0.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.946      ;
; 0.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.946      ;
; 0.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.946      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.960      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.962      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.962      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.962      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.962      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.962      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.962      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.962      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.962      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.962      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.962      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.962      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.962      ;
; 0.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.953      ;
; 0.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.953      ;
; 0.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.953      ;
; 0.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.953      ;
; 0.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.953      ;
; 0.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.953      ;
; 0.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.953      ;
; 0.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.953      ;
; 0.838 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.953      ;
; 0.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.957      ;
; 0.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.957      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.971      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.971      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.971      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.971      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.971      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.971      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.971      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.971      ;
; 0.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.008      ;
; 0.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.008      ;
; 0.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.008      ;
; 0.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.008      ;
; 0.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.008      ;
; 0.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.008      ;
; 0.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.008      ;
; 0.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.008      ;
; 0.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.008      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.080      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.080      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.080      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.080      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.080      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.080      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.080      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.080      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.080      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.080      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.080      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.080      ;
; 0.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.080      ;
; 0.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.099      ;
; 0.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.099      ;
; 0.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.099      ;
; 0.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.099      ;
; 0.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.099      ;
; 0.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.099      ;
; 0.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.099      ;
; 0.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.099      ;
; 0.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.099      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                            ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.564  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.928      ; 1.576      ;
; 0.626  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.928      ; 1.638      ;
; 0.639  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.937      ; 1.660      ;
; 0.639  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.937      ; 1.660      ;
; 0.639  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.937      ; 1.660      ;
; 0.639  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.937      ; 1.660      ;
; 0.639  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.937      ; 1.660      ;
; 0.701  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.937      ; 1.722      ;
; 0.701  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.937      ; 1.722      ;
; 0.701  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.937      ; 1.722      ;
; 0.701  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.937      ; 1.722      ;
; 0.701  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.937      ; 1.722      ;
; 0.834  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 1.248      ;
; 0.958  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.054      ; 1.211      ;
; 0.958  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.054      ; 1.211      ;
; 0.958  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.054      ; 1.211      ;
; 0.958  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.054      ; 1.211      ;
; 0.958  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.054      ; 1.211      ;
; 0.958  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.054      ; 1.211      ;
; 0.958  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.054      ; 1.211      ;
; 0.958  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                          ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.054      ; 1.211      ;
; 0.959  ; RST                                                  ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.057      ; 1.229      ;
; 1.102  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.063     ; 1.233      ;
; 1.168  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.054     ; 1.308      ;
; 1.168  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.054     ; 1.308      ;
; 1.168  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.054     ; 1.308      ;
; 1.168  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.054     ; 1.308      ;
; 1.168  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.054     ; 1.308      ;
; 1.227  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.211      ; 2.522      ;
; 1.246  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.054     ; 1.386      ;
; 1.289  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.211      ; 2.584      ;
; 1.467  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.952     ; 0.709      ;
; 1.467  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitUSB                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.952     ; 0.709      ;
; 1.467  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.952     ; 0.709      ;
; 1.467  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.952     ; 0.709      ;
; 1.467  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.952     ; 0.709      ;
; 1.467  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.952     ; 0.709      ;
; 1.467  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.952     ; 0.709      ;
; 1.467  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.952     ; 0.709      ;
; 1.480  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.755     ; 0.919      ;
; 1.480  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.755     ; 0.919      ;
; 1.627  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -0.683     ; 1.137      ;
; 1.627  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -0.683     ; 1.137      ;
; 1.627  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -0.683     ; 1.137      ;
; 1.627  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -0.683     ; 1.137      ;
; 1.627  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -0.683     ; 1.137      ;
; 1.627  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -0.683     ; 1.137      ;
; 1.627  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -0.683     ; 1.137      ;
; 1.627  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -0.683     ; 1.137      ;
; 1.627  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; -0.683     ; 1.137      ;
; 1.651  ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.937      ; 2.672      ;
; 1.678  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.953     ; 0.919      ;
; 1.678  ; RST                                                  ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.953     ; 0.919      ;
; 1.704  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.953     ; 0.945      ;
; 1.704  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.953     ; 0.945      ;
; 1.713  ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.937      ; 2.734      ;
; 1.713  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.953     ; 0.954      ;
; 1.713  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.953     ; 0.954      ;
; 1.713  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.953     ; 0.954      ;
; 1.713  ; RST                                                  ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.953     ; 0.954      ;
; 10.331 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.410      ;
; 10.331 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.410      ;
; 10.331 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.410      ;
; 10.331 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.410      ;
; 10.331 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.410      ;
; 10.331 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.410      ;
; 10.331 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.410      ;
; 10.331 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.410      ;
; 10.331 ; USBTransceiver:USBTransceiverUnit|state.transBlock11 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.410      ;
; 10.393 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.472      ;
; 10.393 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.472      ;
; 10.393 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.472      ;
; 10.393 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.472      ;
; 10.393 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.472      ;
; 10.393 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.472      ;
; 10.393 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.472      ;
; 10.393 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.472      ;
; 10.393 ; USBTransceiver:USBTransceiverUnit|state.transBlock21 ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -8.333       ; 0.308      ; 2.472      ;
+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'EXT_USB_CLK'                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.706 ; 7.936        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_address_reg0 ;
; 7.706 ; 7.936        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_we_reg       ;
; 7.706 ; 7.936        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.706 ; 7.936        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.707 ; 7.937        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.707 ; 7.937        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.707 ; 7.937        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_address_reg0 ;
; 7.707 ; 7.937        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_we_reg       ;
; 7.707 ; 7.937        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_address_reg0 ;
; 7.707 ; 7.937        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_we_reg       ;
; 7.708 ; 7.938        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.708 ; 7.938        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.708 ; 7.938        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_address_reg0 ;
; 7.708 ; 7.938        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_we_reg       ;
; 7.708 ; 7.938        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 7.708 ; 7.938        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 7.709 ; 7.939        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.709 ; 7.939        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 7.709 ; 7.939        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~porta_datain_reg0  ;
; 7.710 ; 7.940        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.710 ; 7.940        ; 0.230          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 7.768 ; 7.952        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                          ;
; 7.768 ; 7.952        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                    ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                          ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                          ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                                                          ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                                                          ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                                                          ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                                                          ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                           ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                           ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                       ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                       ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                       ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                       ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                       ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                       ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                                                       ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                       ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                                                       ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                                                       ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]                                                                                                                                                                       ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                                                       ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                                                       ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                                                       ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                      ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                      ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                      ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                      ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                      ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                      ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                      ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                     ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                      ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                 ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                 ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                 ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                 ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                 ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                 ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                 ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                 ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                 ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                          ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                          ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                          ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                          ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                          ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                          ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                          ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                          ;
; 7.769 ; 7.953        ; 0.184          ; Low Pulse Width ; EXT_USB_CLK ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                          ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 8.008 ; 8.192        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[0]                   ;
; 8.028 ; 8.212        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[1]~_emulated         ;
; 8.030 ; 8.260        ; 0.230          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 8.032 ; 8.262        ; 0.230          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                          ;
; 8.032 ; 8.262        ; 0.230          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                          ;
; 8.032 ; 8.262        ; 0.230          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                          ;
; 8.032 ; 8.262        ; 0.230          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                          ;
; 8.032 ; 8.262        ; 0.230          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                          ;
; 8.032 ; 8.262        ; 0.230          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                          ;
; 8.032 ; 8.262        ; 0.230          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                          ;
; 8.032 ; 8.262        ; 0.230          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                          ;
; 8.033 ; 8.217        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[2]~_emulated         ;
; 8.033 ; 8.217        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[3]~_emulated         ;
; 8.033 ; 8.217        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[4]~_emulated         ;
; 8.033 ; 8.217        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[5]~_emulated         ;
; 8.033 ; 8.217        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[6]~_emulated         ;
; 8.033 ; 8.217        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|RADDR_USBBUFF[7]                   ;
; 8.062 ; 8.278        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[0]                         ;
; 8.062 ; 8.278        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[1]                         ;
; 8.062 ; 8.278        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[2]                         ;
; 8.062 ; 8.278        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[3]                         ;
; 8.062 ; 8.278        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[4]                         ;
; 8.062 ; 8.278        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[5]                         ;
; 8.062 ; 8.278        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[6]                         ;
; 8.062 ; 8.278        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[7]                         ;
; 8.062 ; 8.278        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|counter[8]                         ;
; 8.067 ; 8.283        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[1]                                                        ;
; 8.067 ; 8.283        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[3]                                                        ;
; 8.067 ; 8.283        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[4]                                                        ;
; 8.075 ; 8.291        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ;
; 8.075 ; 8.291        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ;
; 8.075 ; 8.291        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[5]                                                        ;
; 8.075 ; 8.291        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[6]                                                        ;
; 8.075 ; 8.291        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[7]                                                        ;
; 8.108 ; 8.292        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ;
; 8.108 ; 8.292        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ;
; 8.114 ; 8.298        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|WR_USBTRANS                        ;
; 8.130 ; 8.346        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[0]                      ;
; 8.130 ; 8.346        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[2]                      ;
; 8.130 ; 8.346        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[3]                      ;
; 8.130 ; 8.346        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[5]                      ;
; 8.130 ; 8.346        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[6]                      ;
; 8.131 ; 8.347        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[1]                      ;
; 8.131 ; 8.347        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[4]                      ;
; 8.131 ; 8.347        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[7]                      ;
; 8.131 ; 8.315        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ;
; 8.131 ; 8.315        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ;
; 8.131 ; 8.315        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ;
; 8.131 ; 8.315        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ;
; 8.131 ; 8.315        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ;
; 8.131 ; 8.315        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ;
; 8.131 ; 8.315        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ;
; 8.131 ; 8.315        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ;
; 8.131 ; 8.315        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ;
; 8.131 ; 8.315        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ;
; 8.131 ; 8.315        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ;
; 8.131 ; 8.315        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ;
; 8.131 ; 8.315        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ;
; 8.131 ; 8.315        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.waitUSB                                                        ;
; 8.132 ; 8.316        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[0]                      ;
; 8.132 ; 8.316        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[3]                      ;
; 8.132 ; 8.316        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[5]                      ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.checkTXE11                                                                 ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.checkTXE21                                                                 ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.transBlock11                                                               ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.transBlock21                                                               ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.waitBuff1                                                                  ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|state.waitBuff2                                                                  ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.changeRECStatus                                                ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.checkMess                                                      ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.checkMess1                                                     ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ;
; 8.132 ; 8.316        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.prepareMess                                                    ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownOE                                                     ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownOE1                                                    ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownRD                                                     ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ;
; 8.132 ; 8.316        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.sendMess                                                       ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.waitRECStatus                                                  ;
; 8.132 ; 8.348        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.waitUSB                                                        ;
; 8.133 ; 8.317        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[1]                      ;
; 8.133 ; 8.317        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[2]                      ;
; 8.133 ; 8.317        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[4]                      ;
; 8.133 ; 8.317        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[6]                      ;
; 8.133 ; 8.317        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|D_USBTRANS[7]                      ;
; 8.149 ; 8.365        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiver:USBTransceiverUnit|USBTransceiverPumper:USBTransceiverPumperUnit|WR_USBTRANS                        ;
; 8.154 ; 8.370        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.pullDownRD1                                                    ;
; 8.154 ; 8.370        ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; peripheralController:peripheralControllerUnit|state.waitTXE                                                        ;
; 8.168 ; 8.398        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[0]                          ;
; 8.168 ; 8.398        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[1]                          ;
; 8.168 ; 8.398        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[2]                          ;
; 8.168 ; 8.398        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[3]                          ;
; 8.168 ; 8.398        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[4]                          ;
; 8.168 ; 8.398        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[5]                          ;
; 8.168 ; 8.398        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[6]                          ;
; 8.168 ; 8.398        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|q_b[7]                          ;
; 8.171 ; 8.401        ; 0.230          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; USBBuff:USBBuffUnit|altsyncram:altsyncram_component|altsyncram_86k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 8.188 ; 8.188        ; 0.000          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; USBTransceiverUnit|USBTransceiverPumperUnit|RADDR_USBBUFF[0]|clk                                                   ;
; 8.190 ; 8.374        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[0]                                                        ;
; 8.190 ; 8.374        ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; peripheralController:peripheralControllerUnit|dataToRead[2]                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'EXT_CLK'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[0]                                                  ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[10]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[11]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[12]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[13]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[14]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[15]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[16]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[17]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[18]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[19]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[1]                                                  ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[20]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[21]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[22]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[23]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[24]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[25]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[26]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[27]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[28]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[29]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[2]                                                  ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[30]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[31]                                                 ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[3]                                                  ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[4]                                                  ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[5]                                                  ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[6]                                                  ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[7]                                                  ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[8]                                                  ;
; 9.439  ; 9.623        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[9]                                                  ;
; 9.472  ; 9.656        ; 0.184          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RST                                                            ;
; 9.597  ; 9.597        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.597  ; 9.597        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.597  ; 9.597        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[0]|clk                                              ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[10]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[11]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[12]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[13]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[14]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[15]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[16]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[17]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[18]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[19]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[1]|clk                                              ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[20]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[21]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[22]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[23]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[24]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[25]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[26]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[27]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[28]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[29]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[2]|clk                                              ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[30]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[31]|clk                                             ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[3]|clk                                              ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[4]|clk                                              ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[5]|clk                                              ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[6]|clk                                              ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[7]|clk                                              ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[8]|clk                                              ;
; 9.619  ; 9.619        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RSTcounter[9]|clk                                              ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; EXT_CLK~input|o                                                ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.642  ; 9.642        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; EXT_CLK~inputclkctrl|inclk[0]                                  ;
; 9.642  ; 9.642        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; EXT_CLK~inputclkctrl|outclk                                    ;
; 9.651  ; 9.651        ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; RST|clk                                                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; EXT_CLK ; Rise       ; EXT_CLK~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; EXT_CLK ; Rise       ; EXT_CLK~input|i                                                ;
; 10.127 ; 10.343       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RST                                                            ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[0]                                                  ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[10]                                                 ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[11]                                                 ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[12]                                                 ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[13]                                                 ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[14]                                                 ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[15]                                                 ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[1]                                                  ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[2]                                                  ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[3]                                                  ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[4]                                                  ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[5]                                                  ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[6]                                                  ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[7]                                                  ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[8]                                                  ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[9]                                                  ;
; 10.159 ; 10.375       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[16]                                                 ;
; 10.159 ; 10.375       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[17]                                                 ;
; 10.159 ; 10.375       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[18]                                                 ;
; 10.159 ; 10.375       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[19]                                                 ;
; 10.159 ; 10.375       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[20]                                                 ;
; 10.159 ; 10.375       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[21]                                                 ;
; 10.159 ; 10.375       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[22]                                                 ;
; 10.159 ; 10.375       ; 0.216          ; High Pulse Width ; EXT_CLK ; Rise       ; RSTcounter[23]                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SDTiming|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 21.735 ; 21.965       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23                    ;
; 21.735 ; 21.965       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 21.744 ; 21.974       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15                    ;
; 21.744 ; 21.974       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 21.747 ; 21.977       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11                    ;
; 21.747 ; 21.977       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 21.747 ; 21.977       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9                     ;
; 21.747 ; 21.977       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 21.748 ; 21.978       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10                    ;
; 21.748 ; 21.978       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 21.748 ; 21.978       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19                    ;
; 21.748 ; 21.978       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 21.748 ; 21.978       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20                    ;
; 21.748 ; 21.978       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 21.752 ; 21.982       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18                    ;
; 21.752 ; 21.982       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 21.752 ; 21.982       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28                    ;
; 21.752 ; 21.982       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28~portb_address_reg0 ;
; 21.754 ; 21.984       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16                    ;
; 21.754 ; 21.984       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 21.759 ; 21.989       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13                    ;
; 21.759 ; 21.989       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 21.760 ; 21.990       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12                    ;
; 21.760 ; 21.990       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 21.761 ; 21.991       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14                    ;
; 21.761 ; 21.991       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 21.761 ; 21.991       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2                     ;
; 21.761 ; 21.991       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 21.761 ; 21.991       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30                    ;
; 21.761 ; 21.991       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30~portb_address_reg0 ;
; 21.764 ; 21.994       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26                    ;
; 21.764 ; 21.994       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26~portb_address_reg0 ;
; 21.766 ; 21.996       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24                    ;
; 21.766 ; 21.996       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 21.767 ; 21.997       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29                    ;
; 21.767 ; 21.997       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29~portb_address_reg0 ;
; 21.767 ; 21.997       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8                     ;
; 21.767 ; 21.997       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 21.768 ; 21.998       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1                     ;
; 21.768 ; 21.998       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17                    ;
; 21.768 ; 21.998       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 21.768 ; 21.998       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 21.771 ; 22.001       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5                     ;
; 21.771 ; 22.001       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 21.772 ; 22.002       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0                     ;
; 21.772 ; 22.002       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 21.772 ; 22.002       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31                    ;
; 21.772 ; 22.002       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31~portb_address_reg0 ;
; 21.772 ; 22.002       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6                     ;
; 21.772 ; 22.002       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 21.772 ; 22.002       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7                     ;
; 21.772 ; 22.002       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 21.773 ; 22.003       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3                     ;
; 21.773 ; 22.003       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 21.774 ; 22.004       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21                    ;
; 21.774 ; 22.004       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 21.775 ; 22.005       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22                    ;
; 21.775 ; 22.005       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 21.780 ; 22.010       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25                    ;
; 21.780 ; 22.010       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25~portb_address_reg0 ;
; 21.782 ; 22.012       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4                     ;
; 21.782 ; 22.012       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 21.783 ; 22.013       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27                    ;
; 21.783 ; 22.013       ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27~portb_address_reg0 ;
; 21.790 ; 22.006       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|COMPLT_PUMPER                     ;
; 21.792 ; 22.008       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[5]                                           ;
; 21.792 ; 22.008       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[6]                                           ;
; 21.792 ; 22.008       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[7]                                           ;
; 21.792 ; 22.008       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[8]                                           ;
; 21.792 ; 22.008       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[9]                                           ;
; 21.792 ; 22.008       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[1]             ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|BUFWAITING[0]                                                                       ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|BUFWAITING[1]                                                                       ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[0]                                           ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[10]                                          ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[1]                                           ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[2]                                           ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[3]                                           ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[4]                                           ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|OUTPUTBUS[2]~reg0                ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|OUTPUTBUS[3]~reg0                ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|dataCRCLine[2]                   ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|dataCRCLine[3]                   ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[0]             ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[2]             ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[3]             ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[4]             ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[5]             ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[6]             ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[0]                ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[1]                ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[2]                ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[3]                ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[4]                ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[5]                ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[6]                ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[0]                       ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[1]                       ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[2]                       ;
; 21.793 ; 22.009       ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[3]                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.474 ; 49.704       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.475 ; 49.705       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.475 ; 49.705       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.476 ; 49.706       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.476 ; 49.706       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a27~portb_address_reg0                                                         ;
; 49.478 ; 49.708       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a45~portb_address_reg0                                                         ;
; 49.478 ; 49.708       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ram_block1a9~portb_address_reg0                                                          ;
; 49.491 ; 49.707       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                               ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated|counter_reg_bit[0]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated|counter_reg_bit[1]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated|counter_reg_bit[2]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated|counter_reg_bit[3]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated|counter_reg_bit[4]  ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ;
; 49.533 ; 49.717       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                  ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                  ;
; 49.534 ; 49.718       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pllADCUnit|altpll_component|auto_generated|pll1|clk[0]'                                                                                  ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                           ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------+
; 499.738 ; 499.954      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; movingAverage:movingAverageUnit|counter[0]       ;
; 499.738 ; 499.954      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; movingAverage:movingAverageUnit|counter[1]       ;
; 499.738 ; 499.954      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; movingAverage:movingAverageUnit|counter[2]       ;
; 499.777 ; 499.961      ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG1[0]          ;
; 499.777 ; 499.961      ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG1[3]          ;
; 499.777 ; 499.961      ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG1[5]          ;
; 499.777 ; 499.961      ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|AVG1[7]          ;
; 499.777 ; 499.961      ; 0.184          ; Low Pulse Width  ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|ENA_COUNTER      ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[128] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[129] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[130] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[131] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[132] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[133] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[135] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[144] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[147] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[148] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[149] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[150] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg1[151] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[0]   ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[100] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[101] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[102] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[103] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[112] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[113] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[114] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[115] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[116] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[117] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[118] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[119] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[129] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[130] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[131] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[132] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[133] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[160] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[161] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[164] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[165] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[166] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[167] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[16]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[176] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[177] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[178] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[179] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[17]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[180] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[181] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[182] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[183] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[18]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[192] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[194] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[195] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[196] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[199] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[19]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[1]   ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[20]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[21]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[226] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[228] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[22]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[230] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[23]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[240] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[241] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[242] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[243] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[244] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[245] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[246] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[247] ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[2]   ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[34]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[36]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[37]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[38]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[39]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[3]   ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[4]   ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[5]   ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[64]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[65]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[66]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[67]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[68]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[69]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[6]   ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[70]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[71]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[80]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[81]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[82]  ;
; 499.777 ; 499.993      ; 0.216          ; High Pulse Width ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; movingAverage:movingAverageUnit|initialReg2[83]  ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SDTiming|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+----------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                ;
+----------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 1999.536 ; 1999.766     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23                    ;
; 1999.536 ; 1999.766     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 1999.545 ; 1999.775     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15                    ;
; 1999.545 ; 1999.775     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 1999.548 ; 1999.778     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11                    ;
; 1999.548 ; 1999.778     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 1999.548 ; 1999.778     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9                     ;
; 1999.548 ; 1999.778     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 1999.549 ; 1999.779     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10                    ;
; 1999.549 ; 1999.779     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 1999.549 ; 1999.779     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19                    ;
; 1999.549 ; 1999.779     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 1999.549 ; 1999.779     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20                    ;
; 1999.549 ; 1999.779     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 1999.553 ; 1999.783     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18                    ;
; 1999.553 ; 1999.783     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 1999.553 ; 1999.783     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28                    ;
; 1999.553 ; 1999.783     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a28~portb_address_reg0 ;
; 1999.555 ; 1999.785     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16                    ;
; 1999.555 ; 1999.785     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 1999.560 ; 1999.790     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13                    ;
; 1999.560 ; 1999.790     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 1999.561 ; 1999.791     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12                    ;
; 1999.561 ; 1999.791     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 1999.562 ; 1999.792     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14                    ;
; 1999.562 ; 1999.792     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 1999.562 ; 1999.792     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2                     ;
; 1999.562 ; 1999.792     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 1999.562 ; 1999.792     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30                    ;
; 1999.562 ; 1999.792     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a30~portb_address_reg0 ;
; 1999.565 ; 1999.795     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26                    ;
; 1999.565 ; 1999.795     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a26~portb_address_reg0 ;
; 1999.567 ; 1999.797     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24                    ;
; 1999.567 ; 1999.797     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 1999.568 ; 1999.798     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29                    ;
; 1999.568 ; 1999.798     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a29~portb_address_reg0 ;
; 1999.568 ; 1999.798     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8                     ;
; 1999.568 ; 1999.798     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 1999.569 ; 1999.799     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1                     ;
; 1999.569 ; 1999.799     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17                    ;
; 1999.569 ; 1999.799     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 1999.569 ; 1999.799     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 1999.572 ; 1999.802     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5                     ;
; 1999.572 ; 1999.802     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 1999.573 ; 1999.803     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0                     ;
; 1999.573 ; 1999.803     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 1999.573 ; 1999.803     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31                    ;
; 1999.573 ; 1999.803     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a31~portb_address_reg0 ;
; 1999.573 ; 1999.803     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6                     ;
; 1999.573 ; 1999.803     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 1999.573 ; 1999.803     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7                     ;
; 1999.573 ; 1999.803     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 1999.574 ; 1999.804     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3                     ;
; 1999.574 ; 1999.804     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 1999.575 ; 1999.805     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21                    ;
; 1999.575 ; 1999.805     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 1999.576 ; 1999.806     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22                    ;
; 1999.576 ; 1999.806     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 1999.581 ; 1999.811     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25                    ;
; 1999.581 ; 1999.811     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a25~portb_address_reg0 ;
; 1999.583 ; 1999.813     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4                     ;
; 1999.583 ; 1999.813     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 1999.584 ; 1999.814     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27                    ;
; 1999.584 ; 1999.814     ; 0.230          ; Low Pulse Width  ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; digiBuff:digiBuffUnit|altsyncram:altsyncram_component|altsyncram_vfk1:auto_generated|ram_block1a27~portb_address_reg0 ;
; 1999.591 ; 1999.807     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|COMPLT_PUMPER                     ;
; 1999.593 ; 1999.809     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[5]                                           ;
; 1999.593 ; 1999.809     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[6]                                           ;
; 1999.593 ; 1999.809     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[7]                                           ;
; 1999.593 ; 1999.809     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[8]                                           ;
; 1999.593 ; 1999.809     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[9]                                           ;
; 1999.593 ; 1999.809     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[1]             ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|BUFWAITING[0]                                                                       ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|BUFWAITING[1]                                                                       ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[0]                                           ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[10]                                          ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[1]                                           ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[2]                                           ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[3]                                           ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|dataWriter:dataWriterFromRAMUnit|RADDR[4]                                           ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|OUTPUTBUS[2]~reg0                ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|OUTPUTBUS[3]~reg0                ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|dataCRCLine[2]                   ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|parallelToWideBusDataWriter:dataWriterParallelUnit|dataCRCLine[3]                   ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[0]             ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[2]             ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[3]             ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[4]             ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[5]             ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP_LR|serial_CRC7:crc7RespChecker|CRC[6]             ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[0]                ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[1]                ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[2]                ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[3]                ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[4]                ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[5]                ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; commandManager:commandManagerUnit|serialRespToParallelConverter:STP|serial_CRC7:crc7RespChecker|CRC[6]                ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[0]                       ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[1]                       ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[2]                       ;
; 1999.594 ; 1999.810     ; 0.216          ; High Pulse Width ; SDTiming|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|WCounter[3]                       ;
+----------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; D[*]                ; EXT_USB_CLK         ; 1.429 ; 2.045 ; Rise       ; EXT_USB_CLK                                            ;
;  D[0]               ; EXT_USB_CLK         ; 0.882 ; 1.456 ; Rise       ; EXT_USB_CLK                                            ;
;  D[1]               ; EXT_USB_CLK         ; 1.217 ; 1.851 ; Rise       ; EXT_USB_CLK                                            ;
;  D[2]               ; EXT_USB_CLK         ; 0.973 ; 1.534 ; Rise       ; EXT_USB_CLK                                            ;
;  D[3]               ; EXT_USB_CLK         ; 1.429 ; 2.039 ; Rise       ; EXT_USB_CLK                                            ;
;  D[4]               ; EXT_USB_CLK         ; 1.389 ; 2.022 ; Rise       ; EXT_USB_CLK                                            ;
;  D[5]               ; EXT_USB_CLK         ; 1.251 ; 1.856 ; Rise       ; EXT_USB_CLK                                            ;
;  D[6]               ; EXT_USB_CLK         ; 1.388 ; 2.045 ; Rise       ; EXT_USB_CLK                                            ;
;  D[7]               ; EXT_USB_CLK         ; 1.323 ; 1.948 ; Rise       ; EXT_USB_CLK                                            ;
; RXF                 ; EXT_USB_CLK         ; 1.240 ; 1.849 ; Rise       ; EXT_USB_CLK                                            ;
; TXE                 ; EXT_USB_CLK         ; 1.234 ; 1.848 ; Rise       ; EXT_USB_CLK                                            ;
; SD_CMD              ; EXT_CLK             ; 2.087 ; 2.649 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 2.243 ; 2.904 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 2.243 ; 2.904 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 2.063 ; 2.759 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 2.063 ; 2.759 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; BUT                 ; EXT_CLK             ; 3.291 ; 4.033 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 2.025 ; 2.587 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 2.181 ; 2.842 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 2.181 ; 2.842 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 1.983 ; 2.679 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 1.983 ; 2.679 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.800 ; 1.142 ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 2.958 ; 3.255 ; Rise       ; altera_reserved_tck                                    ;
; ADC_INPUT1[*]       ; EXT_USB_CLK         ; 2.474 ; 3.059 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[0]      ; EXT_USB_CLK         ; 2.472 ; 3.056 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[1]      ; EXT_USB_CLK         ; 2.474 ; 3.059 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[2]      ; EXT_USB_CLK         ; 2.463 ; 3.048 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[3]      ; EXT_USB_CLK         ; 2.443 ; 3.027 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[4]      ; EXT_USB_CLK         ; 2.438 ; 3.019 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[5]      ; EXT_USB_CLK         ; 2.332 ; 2.909 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[6]      ; EXT_USB_CLK         ; 2.335 ; 2.910 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[7]      ; EXT_USB_CLK         ; 2.314 ; 2.883 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_INPUT2[*]       ; EXT_USB_CLK         ; 2.460 ; 3.086 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[0]      ; EXT_USB_CLK         ; 2.444 ; 3.039 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[1]      ; EXT_USB_CLK         ; 2.347 ; 2.925 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[2]      ; EXT_USB_CLK         ; 2.313 ; 2.898 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[3]      ; EXT_USB_CLK         ; 2.460 ; 3.086 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[4]      ; EXT_USB_CLK         ; 2.317 ; 2.899 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[5]      ; EXT_USB_CLK         ; 2.439 ; 3.063 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[6]      ; EXT_USB_CLK         ; 2.453 ; 3.057 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[7]      ; EXT_USB_CLK         ; 2.274 ; 2.839 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; RXF                 ; EXT_USB_CLK         ; 3.788 ; 4.550 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; TXE                 ; EXT_USB_CLK         ; 3.179 ; 3.763 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; D[*]                ; EXT_USB_CLK         ; 2.742 ; 3.458 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; 2.281 ; 2.906 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; 2.144 ; 2.746 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; 2.289 ; 2.908 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; 2.507 ; 3.134 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; 2.542 ; 3.189 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; 2.422 ; 3.090 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; 2.730 ; 3.458 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; 2.742 ; 3.403 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; D[*]                ; EXT_USB_CLK         ; -0.683 ; -1.243 ; Rise       ; EXT_USB_CLK                                            ;
;  D[0]               ; EXT_USB_CLK         ; -0.683 ; -1.243 ; Rise       ; EXT_USB_CLK                                            ;
;  D[1]               ; EXT_USB_CLK         ; -0.703 ; -1.263 ; Rise       ; EXT_USB_CLK                                            ;
;  D[2]               ; EXT_USB_CLK         ; -0.774 ; -1.326 ; Rise       ; EXT_USB_CLK                                            ;
;  D[3]               ; EXT_USB_CLK         ; -0.794 ; -1.368 ; Rise       ; EXT_USB_CLK                                            ;
;  D[4]               ; EXT_USB_CLK         ; -0.833 ; -1.413 ; Rise       ; EXT_USB_CLK                                            ;
;  D[5]               ; EXT_USB_CLK         ; -0.900 ; -1.481 ; Rise       ; EXT_USB_CLK                                            ;
;  D[6]               ; EXT_USB_CLK         ; -1.169 ; -1.809 ; Rise       ; EXT_USB_CLK                                            ;
;  D[7]               ; EXT_USB_CLK         ; -1.016 ; -1.643 ; Rise       ; EXT_USB_CLK                                            ;
; RXF                 ; EXT_USB_CLK         ; -1.001 ; -1.591 ; Rise       ; EXT_USB_CLK                                            ;
; TXE                 ; EXT_USB_CLK         ; -0.967 ; -1.570 ; Rise       ; EXT_USB_CLK                                            ;
; SD_CMD              ; EXT_CLK             ; -0.317 ; -0.916 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; -0.159 ; -0.783 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; -0.159 ; -0.783 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; -1.543 ; -2.226 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; -1.543 ; -2.226 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; BUT                 ; EXT_CLK             ; -2.312 ; -2.961 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; -0.246 ; -0.845 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; -0.088 ; -0.712 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; -0.088 ; -0.712 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; -1.449 ; -2.132 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; -1.449 ; -2.132 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.638  ; 0.372  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; -0.206 ; -0.488 ; Rise       ; altera_reserved_tck                                    ;
; ADC_INPUT1[*]       ; EXT_USB_CLK         ; -1.954 ; -2.508 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[0]      ; EXT_USB_CLK         ; -2.106 ; -2.674 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[1]      ; EXT_USB_CLK         ; -2.108 ; -2.677 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[2]      ; EXT_USB_CLK         ; -2.098 ; -2.666 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[3]      ; EXT_USB_CLK         ; -2.078 ; -2.646 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[4]      ; EXT_USB_CLK         ; -2.073 ; -2.638 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[5]      ; EXT_USB_CLK         ; -1.972 ; -2.533 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[6]      ; EXT_USB_CLK         ; -1.974 ; -2.534 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[7]      ; EXT_USB_CLK         ; -1.954 ; -2.508 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_INPUT2[*]       ; EXT_USB_CLK         ; -1.913 ; -2.465 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[0]      ; EXT_USB_CLK         ; -2.079 ; -2.657 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[1]      ; EXT_USB_CLK         ; -1.986 ; -2.549 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[2]      ; EXT_USB_CLK         ; -1.954 ; -2.522 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[3]      ; EXT_USB_CLK         ; -2.095 ; -2.703 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[4]      ; EXT_USB_CLK         ; -1.957 ; -2.524 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[5]      ; EXT_USB_CLK         ; -2.073 ; -2.680 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[6]      ; EXT_USB_CLK         ; -2.087 ; -2.674 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[7]      ; EXT_USB_CLK         ; -1.913 ; -2.465 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; RXF                 ; EXT_USB_CLK         ; -2.443 ; -3.065 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; TXE                 ; EXT_USB_CLK         ; -2.249 ; -2.874 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; D[*]                ; EXT_USB_CLK         ; -1.772 ; -2.366 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; -1.900 ; -2.509 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; -1.772 ; -2.366 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; -1.908 ; -2.511 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; -2.117 ; -2.727 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; -2.151 ; -2.780 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; -2.041 ; -2.698 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; -2.336 ; -3.050 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; -2.348 ; -2.998 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; D[*]                ; EXT_CLK             ; 5.513 ; 5.577 ; Rise       ; EXT_CLK                                                ;
;  D[0]               ; EXT_CLK             ; 3.991 ; 3.929 ; Rise       ; EXT_CLK                                                ;
;  D[1]               ; EXT_CLK             ; 5.513 ; 5.577 ; Rise       ; EXT_CLK                                                ;
;  D[2]               ; EXT_CLK             ; 4.237 ; 4.163 ; Rise       ; EXT_CLK                                                ;
;  D[3]               ; EXT_CLK             ; 4.097 ; 4.040 ; Rise       ; EXT_CLK                                                ;
;  D[4]               ; EXT_CLK             ; 4.718 ; 4.734 ; Rise       ; EXT_CLK                                                ;
;  D[5]               ; EXT_CLK             ; 4.233 ; 4.179 ; Rise       ; EXT_CLK                                                ;
;  D[6]               ; EXT_CLK             ; 4.371 ; 4.318 ; Rise       ; EXT_CLK                                                ;
;  D[7]               ; EXT_CLK             ; 4.737 ; 4.748 ; Rise       ; EXT_CLK                                                ;
; OE                  ; EXT_CLK             ; 4.698 ; 4.934 ; Rise       ; EXT_CLK                                                ;
; RD                  ; EXT_CLK             ; 4.183 ; 4.054 ; Rise       ; EXT_CLK                                                ;
; WR                  ; EXT_CLK             ; 4.379 ; 4.507 ; Rise       ; EXT_CLK                                                ;
; SD_CLK              ; EXT_CLK             ; 3.527 ; 3.597 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD              ; EXT_CLK             ; 4.133 ; 4.234 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ;       ; 1.977 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 6.834 ; 7.266 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 5.900 ; 6.291 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 5.910 ; 6.314 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 6.834 ; 7.266 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 5.895 ; 6.272 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ; 3.598 ; 3.668 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 4.204 ; 4.305 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; LED                 ; EXT_CLK             ; 2.744 ; 2.919 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CLK              ; EXT_CLK             ;       ; 2.071 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 6.928 ; 7.360 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 5.994 ; 6.385 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 6.004 ; 6.408 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 6.928 ; 7.360 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 5.989 ; 6.366 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.778 ; 7.173 ; Fall       ; altera_reserved_tck                                    ;
; ADC_CLK1            ; EXT_USB_CLK         ; 2.372 ; 2.475 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CLK2            ; EXT_USB_CLK         ; 1.940 ; 2.030 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; D[*]                ; EXT_USB_CLK         ; 5.175 ; 5.239 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; 3.653 ; 3.571 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; 5.175 ; 5.239 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; 3.899 ; 3.805 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; 3.759 ; 3.682 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; 4.380 ; 4.396 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; 3.895 ; 3.821 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; 4.033 ; 3.960 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; 4.399 ; 4.410 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; OE                  ; EXT_USB_CLK         ; 5.873 ; 5.767 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; RD                  ; EXT_USB_CLK         ; 5.349 ; 4.855 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; WR                  ; EXT_USB_CLK         ; 4.888 ; 5.034 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; D[*]                ; EXT_CLK             ; 3.828 ; 3.789 ; Rise       ; EXT_CLK                                                ;
;  D[0]               ; EXT_CLK             ; 3.828 ; 3.789 ; Rise       ; EXT_CLK                                                ;
;  D[1]               ; EXT_CLK             ; 4.812 ; 5.076 ; Rise       ; EXT_CLK                                                ;
;  D[2]               ; EXT_CLK             ; 4.065 ; 4.013 ; Rise       ; EXT_CLK                                                ;
;  D[3]               ; EXT_CLK             ; 3.929 ; 3.895 ; Rise       ; EXT_CLK                                                ;
;  D[4]               ; EXT_CLK             ; 4.014 ; 4.229 ; Rise       ; EXT_CLK                                                ;
;  D[5]               ; EXT_CLK             ; 4.062 ; 4.029 ; Rise       ; EXT_CLK                                                ;
;  D[6]               ; EXT_CLK             ; 4.194 ; 4.162 ; Rise       ; EXT_CLK                                                ;
;  D[7]               ; EXT_CLK             ; 4.037 ; 4.247 ; Rise       ; EXT_CLK                                                ;
; OE                  ; EXT_CLK             ; 4.607 ; 4.837 ; Rise       ; EXT_CLK                                                ;
; RD                  ; EXT_CLK             ; 4.076 ; 3.950 ; Rise       ; EXT_CLK                                                ;
; WR                  ; EXT_CLK             ; 3.890 ; 4.093 ; Rise       ; EXT_CLK                                                ;
; SD_CLK              ; EXT_CLK             ; 1.660 ; 3.094 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD              ; EXT_CLK             ; 3.822 ; 3.919 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ;       ; 1.760 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 4.442 ; 4.589 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 4.454 ; 4.621 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 4.497 ; 4.658 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 5.384 ; 5.590 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 4.442 ; 4.589 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ; 1.722 ; 3.156 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 3.884 ; 3.981 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; LED                 ; EXT_CLK             ; 2.487 ; 2.656 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CLK              ; EXT_CLK             ;       ; 1.840 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 4.522 ; 4.669 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 4.534 ; 4.701 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 4.577 ; 4.738 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 5.464 ; 5.670 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 4.522 ; 4.669 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.617 ; 6.015 ; Fall       ; altera_reserved_tck                                    ;
; ADC_CLK1            ; EXT_USB_CLK         ; 2.133 ; 2.232 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CLK2            ; EXT_USB_CLK         ; 1.720 ; 1.807 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; D[*]                ; EXT_USB_CLK         ; 1.731 ; 1.783 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; 1.731 ; 1.783 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; 2.763 ; 2.884 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; 1.825 ; 1.879 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; 1.831 ; 1.888 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; 1.965 ; 2.038 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; 1.961 ; 2.021 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; 1.955 ; 2.028 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; 1.985 ; 2.053 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; OE                  ; EXT_USB_CLK         ; 5.054 ; 5.004 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; RD                  ; EXT_USB_CLK         ; 4.365 ; 3.999 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; WR                  ; EXT_USB_CLK         ; 3.271 ; 3.376 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------+
; D[*]       ; EXT_CLK     ; 4.443 ; 4.440 ; Rise       ; EXT_CLK                                                ;
;  D[0]      ; EXT_CLK     ; 4.443 ; 4.440 ; Rise       ; EXT_CLK                                                ;
;  D[1]      ; EXT_CLK     ; 4.450 ; 4.447 ; Rise       ; EXT_CLK                                                ;
;  D[2]      ; EXT_CLK     ; 4.456 ; 4.453 ; Rise       ; EXT_CLK                                                ;
;  D[3]      ; EXT_CLK     ; 4.456 ; 4.453 ; Rise       ; EXT_CLK                                                ;
;  D[4]      ; EXT_CLK     ; 4.578 ; 4.575 ; Rise       ; EXT_CLK                                                ;
;  D[5]      ; EXT_CLK     ; 4.586 ; 4.583 ; Rise       ; EXT_CLK                                                ;
;  D[6]      ; EXT_CLK     ; 4.698 ; 4.695 ; Rise       ; EXT_CLK                                                ;
;  D[7]      ; EXT_CLK     ; 4.688 ; 4.685 ; Rise       ; EXT_CLK                                                ;
; SD_CLK     ; EXT_CLK     ; 4.299 ; 4.296 ; Rise       ; EXT_CLK                                                ;
; SD_CMD     ; EXT_CLK     ; 5.033 ; 5.030 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]  ; EXT_CLK     ; 6.675 ; 6.672 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0] ; EXT_CLK     ; 6.969 ; 6.966 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1] ; EXT_CLK     ; 6.969 ; 6.966 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2] ; EXT_CLK     ; 6.675 ; 6.672 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3] ; EXT_CLK     ; 6.946 ; 6.943 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD     ; EXT_CLK     ; 5.104 ; 5.101 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]  ; EXT_CLK     ; 6.769 ; 6.766 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0] ; EXT_CLK     ; 7.063 ; 7.060 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1] ; EXT_CLK     ; 7.063 ; 7.060 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2] ; EXT_CLK     ; 6.769 ; 6.766 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3] ; EXT_CLK     ; 7.040 ; 7.037 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; D[*]       ; EXT_USB_CLK ; 5.618 ; 5.615 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]      ; EXT_USB_CLK ; 5.618 ; 5.615 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]      ; EXT_USB_CLK ; 5.625 ; 5.622 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]      ; EXT_USB_CLK ; 5.631 ; 5.628 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]      ; EXT_USB_CLK ; 5.631 ; 5.628 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]      ; EXT_USB_CLK ; 5.753 ; 5.750 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]      ; EXT_USB_CLK ; 5.761 ; 5.758 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]      ; EXT_USB_CLK ; 5.873 ; 5.870 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]      ; EXT_USB_CLK ; 5.863 ; 5.860 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------+
; D[*]       ; EXT_CLK     ; 3.519 ; 3.519 ; Rise       ; EXT_CLK                                                ;
;  D[0]      ; EXT_CLK     ; 3.519 ; 3.519 ; Rise       ; EXT_CLK                                                ;
;  D[1]      ; EXT_CLK     ; 3.526 ; 3.526 ; Rise       ; EXT_CLK                                                ;
;  D[2]      ; EXT_CLK     ; 3.532 ; 3.532 ; Rise       ; EXT_CLK                                                ;
;  D[3]      ; EXT_CLK     ; 3.532 ; 3.532 ; Rise       ; EXT_CLK                                                ;
;  D[4]      ; EXT_CLK     ; 3.649 ; 3.649 ; Rise       ; EXT_CLK                                                ;
;  D[5]      ; EXT_CLK     ; 3.657 ; 3.657 ; Rise       ; EXT_CLK                                                ;
;  D[6]      ; EXT_CLK     ; 3.764 ; 3.764 ; Rise       ; EXT_CLK                                                ;
;  D[7]      ; EXT_CLK     ; 3.754 ; 3.754 ; Rise       ; EXT_CLK                                                ;
; SD_CLK     ; EXT_CLK     ; 3.380 ; 3.380 ; Rise       ; EXT_CLK                                                ;
; SD_CMD     ; EXT_CLK     ; 3.760 ; 3.760 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]  ; EXT_CLK     ; 4.036 ; 4.036 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0] ; EXT_CLK     ; 4.318 ; 4.318 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1] ; EXT_CLK     ; 4.318 ; 4.318 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2] ; EXT_CLK     ; 4.036 ; 4.036 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3] ; EXT_CLK     ; 4.296 ; 4.296 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD     ; EXT_CLK     ; 3.822 ; 3.822 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]  ; EXT_CLK     ; 4.116 ; 4.116 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0] ; EXT_CLK     ; 4.398 ; 4.398 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1] ; EXT_CLK     ; 4.398 ; 4.398 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2] ; EXT_CLK     ; 4.116 ; 4.116 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3] ; EXT_CLK     ; 4.376 ; 4.376 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; D[*]       ; EXT_USB_CLK ; 3.966 ; 3.966 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]      ; EXT_USB_CLK ; 3.966 ; 3.966 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]      ; EXT_USB_CLK ; 3.973 ; 3.973 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]      ; EXT_USB_CLK ; 3.979 ; 3.979 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]      ; EXT_USB_CLK ; 3.979 ; 3.979 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]      ; EXT_USB_CLK ; 4.096 ; 4.096 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]      ; EXT_USB_CLK ; 4.104 ; 4.104 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]      ; EXT_USB_CLK ; 4.211 ; 4.211 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]      ; EXT_USB_CLK ; 4.201 ; 4.201 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+------------+-------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                   ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+
; D[*]       ; EXT_CLK     ; 4.592     ; 4.592     ; Rise       ; EXT_CLK                                                ;
;  D[0]      ; EXT_CLK     ; 4.592     ; 4.592     ; Rise       ; EXT_CLK                                                ;
;  D[1]      ; EXT_CLK     ; 4.609     ; 4.609     ; Rise       ; EXT_CLK                                                ;
;  D[2]      ; EXT_CLK     ; 4.607     ; 4.607     ; Rise       ; EXT_CLK                                                ;
;  D[3]      ; EXT_CLK     ; 4.607     ; 4.607     ; Rise       ; EXT_CLK                                                ;
;  D[4]      ; EXT_CLK     ; 4.742     ; 4.742     ; Rise       ; EXT_CLK                                                ;
;  D[5]      ; EXT_CLK     ; 4.761     ; 4.761     ; Rise       ; EXT_CLK                                                ;
;  D[6]      ; EXT_CLK     ; 4.881     ; 4.881     ; Rise       ; EXT_CLK                                                ;
;  D[7]      ; EXT_CLK     ; 4.871     ; 4.871     ; Rise       ; EXT_CLK                                                ;
; SD_CLK     ; EXT_CLK     ; 4.423     ; 4.423     ; Rise       ; EXT_CLK                                                ;
; SD_CMD     ; EXT_CLK     ; 5.083     ; 5.083     ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]  ; EXT_CLK     ; 6.948     ; 6.948     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0] ; EXT_CLK     ; 7.273     ; 7.273     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1] ; EXT_CLK     ; 7.273     ; 7.273     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2] ; EXT_CLK     ; 6.948     ; 6.948     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3] ; EXT_CLK     ; 7.247     ; 7.247     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD     ; EXT_CLK     ; 5.154     ; 5.154     ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]  ; EXT_CLK     ; 7.042     ; 7.042     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0] ; EXT_CLK     ; 7.367     ; 7.367     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1] ; EXT_CLK     ; 7.367     ; 7.367     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2] ; EXT_CLK     ; 7.042     ; 7.042     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3] ; EXT_CLK     ; 7.341     ; 7.341     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; D[*]       ; EXT_USB_CLK ; 5.425     ; 5.425     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]      ; EXT_USB_CLK ; 5.425     ; 5.425     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]      ; EXT_USB_CLK ; 5.442     ; 5.442     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]      ; EXT_USB_CLK ; 5.440     ; 5.440     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]      ; EXT_USB_CLK ; 5.440     ; 5.440     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]      ; EXT_USB_CLK ; 5.575     ; 5.575     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]      ; EXT_USB_CLK ; 5.594     ; 5.594     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]      ; EXT_USB_CLK ; 5.714     ; 5.714     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]      ; EXT_USB_CLK ; 5.704     ; 5.704     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                           ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+
; D[*]       ; EXT_CLK     ; 3.663     ; 3.729     ; Rise       ; EXT_CLK                                                ;
;  D[0]      ; EXT_CLK     ; 3.663     ; 3.729     ; Rise       ; EXT_CLK                                                ;
;  D[1]      ; EXT_CLK     ; 3.679     ; 3.745     ; Rise       ; EXT_CLK                                                ;
;  D[2]      ; EXT_CLK     ; 3.677     ; 3.743     ; Rise       ; EXT_CLK                                                ;
;  D[3]      ; EXT_CLK     ; 3.677     ; 3.743     ; Rise       ; EXT_CLK                                                ;
;  D[4]      ; EXT_CLK     ; 3.808     ; 3.874     ; Rise       ; EXT_CLK                                                ;
;  D[5]      ; EXT_CLK     ; 3.826     ; 3.892     ; Rise       ; EXT_CLK                                                ;
;  D[6]      ; EXT_CLK     ; 3.941     ; 4.007     ; Rise       ; EXT_CLK                                                ;
;  D[7]      ; EXT_CLK     ; 3.931     ; 3.997     ; Rise       ; EXT_CLK                                                ;
; SD_CLK     ; EXT_CLK     ; 3.499     ; 3.565     ; Rise       ; EXT_CLK                                                ;
; SD_CMD     ; EXT_CLK     ; 3.710     ; 3.776     ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]  ; EXT_CLK     ; 3.989     ; 4.055     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0] ; EXT_CLK     ; 4.300     ; 4.366     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1] ; EXT_CLK     ; 4.300     ; 4.366     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2] ; EXT_CLK     ; 3.989     ; 4.055     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3] ; EXT_CLK     ; 4.276     ; 4.342     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD     ; EXT_CLK     ; 3.772     ; 3.838     ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]  ; EXT_CLK     ; 4.069     ; 4.135     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0] ; EXT_CLK     ; 4.380     ; 4.446     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1] ; EXT_CLK     ; 4.380     ; 4.446     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2] ; EXT_CLK     ; 4.069     ; 4.135     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3] ; EXT_CLK     ; 4.356     ; 4.422     ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; D[*]       ; EXT_USB_CLK ; 3.830     ; 3.896     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]      ; EXT_USB_CLK ; 3.830     ; 3.896     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]      ; EXT_USB_CLK ; 3.846     ; 3.912     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]      ; EXT_USB_CLK ; 3.844     ; 3.910     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]      ; EXT_USB_CLK ; 3.844     ; 3.910     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]      ; EXT_USB_CLK ; 3.975     ; 4.041     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]      ; EXT_USB_CLK ; 3.993     ; 4.059     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]      ; EXT_USB_CLK ; 4.108     ; 4.174     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]      ; EXT_USB_CLK ; 4.098     ; 4.164     ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+------------+-------------+-----------+-----------+------------+--------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+---------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                   ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                        ; -4.775   ; -1.943  ; -4.860   ; -0.669  ; 7.563               ;
;  EXT_CLK                                                ; 12.404   ; 0.187   ; N/A      ; N/A     ; 9.439               ;
;  EXT_USB_CLK                                            ; -2.847   ; -1.943  ; N/A      ; N/A     ; 7.706               ;
;  SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 14.881   ; -1.331  ; 17.402   ; -0.527  ; 1999.150            ;
;  SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; -3.247   ; -1.477  ; -0.236   ; -0.669  ; 21.405              ;
;  altera_reserved_tck                                    ; 40.583   ; 0.186   ; 48.080   ; 0.563   ; 49.451              ;
;  pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 494.609  ; 0.184   ; N/A      ; N/A     ; 499.697             ;
;  pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -4.775   ; 0.181   ; -4.860   ; 0.564   ; 7.563               ;
; Design-wide TNS                                         ; -553.064 ; -55.452 ; -188.613 ; -12.828 ; 0.0                 ;
;  EXT_CLK                                                ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  EXT_USB_CLK                                            ; -87.961  ; -3.885  ; N/A      ; N/A     ; 0.000               ;
;  SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 0.000    ; -15.313 ; 0.000    ; -3.589  ; 0.000               ;
;  SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; -347.964 ; -36.846 ; -4.700   ; -9.239  ; 0.000               ;
;  altera_reserved_tck                                    ; 0.000    ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; -117.139 ; 0.000   ; -183.913 ; 0.000   ; 0.000               ;
+---------------------------------------------------------+----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; D[*]                ; EXT_USB_CLK         ; 3.107 ; 3.249 ; Rise       ; EXT_USB_CLK                                            ;
;  D[0]               ; EXT_USB_CLK         ; 1.817 ; 2.062 ; Rise       ; EXT_USB_CLK                                            ;
;  D[1]               ; EXT_USB_CLK         ; 2.581 ; 2.825 ; Rise       ; EXT_USB_CLK                                            ;
;  D[2]               ; EXT_USB_CLK         ; 2.026 ; 2.284 ; Rise       ; EXT_USB_CLK                                            ;
;  D[3]               ; EXT_USB_CLK         ; 3.107 ; 3.249 ; Rise       ; EXT_USB_CLK                                            ;
;  D[4]               ; EXT_USB_CLK         ; 2.976 ; 3.100 ; Rise       ; EXT_USB_CLK                                            ;
;  D[5]               ; EXT_USB_CLK         ; 2.705 ; 2.818 ; Rise       ; EXT_USB_CLK                                            ;
;  D[6]               ; EXT_USB_CLK         ; 2.993 ; 3.208 ; Rise       ; EXT_USB_CLK                                            ;
;  D[7]               ; EXT_USB_CLK         ; 2.828 ; 3.114 ; Rise       ; EXT_USB_CLK                                            ;
; RXF                 ; EXT_USB_CLK         ; 2.763 ; 2.948 ; Rise       ; EXT_USB_CLK                                            ;
; TXE                 ; EXT_USB_CLK         ; 2.649 ; 2.832 ; Rise       ; EXT_USB_CLK                                            ;
; SD_CMD              ; EXT_CLK             ; 4.010 ; 4.119 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 4.421 ; 4.515 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 4.421 ; 4.515 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 4.896 ; 4.872 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 4.896 ; 4.872 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; BUT                 ; EXT_CLK             ; 7.220 ; 7.437 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 3.868 ; 3.977 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 4.279 ; 4.373 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 4.279 ; 4.373 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 4.726 ; 4.702 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 4.726 ; 4.702 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.421 ; 2.714 ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 7.669 ; 7.802 ; Rise       ; altera_reserved_tck                                    ;
; ADC_INPUT1[*]       ; EXT_USB_CLK         ; 5.134 ; 5.300 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[0]      ; EXT_USB_CLK         ; 5.134 ; 5.290 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[1]      ; EXT_USB_CLK         ; 5.121 ; 5.300 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[2]      ; EXT_USB_CLK         ; 5.102 ; 5.276 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[3]      ; EXT_USB_CLK         ; 5.044 ; 5.249 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[4]      ; EXT_USB_CLK         ; 5.006 ; 5.216 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[5]      ; EXT_USB_CLK         ; 4.773 ; 5.003 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[6]      ; EXT_USB_CLK         ; 4.775 ; 5.005 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[7]      ; EXT_USB_CLK         ; 4.721 ; 4.960 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_INPUT2[*]       ; EXT_USB_CLK         ; 5.100 ; 5.332 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[0]      ; EXT_USB_CLK         ; 5.014 ; 5.229 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[1]      ; EXT_USB_CLK         ; 4.770 ; 5.005 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[2]      ; EXT_USB_CLK         ; 4.709 ; 4.962 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[3]      ; EXT_USB_CLK         ; 5.100 ; 5.332 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[4]      ; EXT_USB_CLK         ; 4.685 ; 4.946 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[5]      ; EXT_USB_CLK         ; 5.064 ; 5.289 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[6]      ; EXT_USB_CLK         ; 5.085 ; 5.297 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[7]      ; EXT_USB_CLK         ; 4.716 ; 4.893 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; RXF                 ; EXT_USB_CLK         ; 8.510 ; 8.383 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; TXE                 ; EXT_USB_CLK         ; 6.709 ; 7.043 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; D[*]                ; EXT_USB_CLK         ; 5.900 ; 6.063 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; 4.745 ; 4.957 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; 4.477 ; 4.757 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; 4.839 ; 5.015 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; 5.341 ; 5.425 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; 5.437 ; 5.491 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; 5.116 ; 5.443 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; 5.717 ; 6.061 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; 5.900 ; 6.063 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; D[*]                ; EXT_USB_CLK         ; -0.683 ; -1.243 ; Rise       ; EXT_USB_CLK                                            ;
;  D[0]               ; EXT_USB_CLK         ; -0.683 ; -1.243 ; Rise       ; EXT_USB_CLK                                            ;
;  D[1]               ; EXT_USB_CLK         ; -0.703 ; -1.263 ; Rise       ; EXT_USB_CLK                                            ;
;  D[2]               ; EXT_USB_CLK         ; -0.774 ; -1.326 ; Rise       ; EXT_USB_CLK                                            ;
;  D[3]               ; EXT_USB_CLK         ; -0.794 ; -1.368 ; Rise       ; EXT_USB_CLK                                            ;
;  D[4]               ; EXT_USB_CLK         ; -0.833 ; -1.413 ; Rise       ; EXT_USB_CLK                                            ;
;  D[5]               ; EXT_USB_CLK         ; -0.900 ; -1.481 ; Rise       ; EXT_USB_CLK                                            ;
;  D[6]               ; EXT_USB_CLK         ; -1.169 ; -1.809 ; Rise       ; EXT_USB_CLK                                            ;
;  D[7]               ; EXT_USB_CLK         ; -1.016 ; -1.643 ; Rise       ; EXT_USB_CLK                                            ;
; RXF                 ; EXT_USB_CLK         ; -1.001 ; -1.591 ; Rise       ; EXT_USB_CLK                                            ;
; TXE                 ; EXT_USB_CLK         ; -0.967 ; -1.570 ; Rise       ; EXT_USB_CLK                                            ;
; SD_CMD              ; EXT_CLK             ; 0.229  ; 0.176  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 0.557  ; 0.543  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 0.557  ; 0.543  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; -1.543 ; -2.226 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; -1.543 ; -2.226 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; BUT                 ; EXT_CLK             ; -2.312 ; -2.961 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 0.375  ; 0.322  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 0.703  ; 0.689  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 0.703  ; 0.689  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; -1.449 ; -2.132 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; -1.449 ; -2.132 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.932  ; 0.724  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; -0.206 ; -0.488 ; Rise       ; altera_reserved_tck                                    ;
; ADC_INPUT1[*]       ; EXT_USB_CLK         ; -1.954 ; -2.508 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[0]      ; EXT_USB_CLK         ; -2.106 ; -2.674 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[1]      ; EXT_USB_CLK         ; -2.108 ; -2.677 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[2]      ; EXT_USB_CLK         ; -2.098 ; -2.666 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[3]      ; EXT_USB_CLK         ; -2.078 ; -2.646 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[4]      ; EXT_USB_CLK         ; -2.073 ; -2.638 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[5]      ; EXT_USB_CLK         ; -1.972 ; -2.533 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[6]      ; EXT_USB_CLK         ; -1.974 ; -2.534 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT1[7]      ; EXT_USB_CLK         ; -1.954 ; -2.508 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_INPUT2[*]       ; EXT_USB_CLK         ; -1.913 ; -2.465 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[0]      ; EXT_USB_CLK         ; -2.079 ; -2.657 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[1]      ; EXT_USB_CLK         ; -1.986 ; -2.549 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[2]      ; EXT_USB_CLK         ; -1.954 ; -2.522 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[3]      ; EXT_USB_CLK         ; -2.095 ; -2.703 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[4]      ; EXT_USB_CLK         ; -1.957 ; -2.524 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[5]      ; EXT_USB_CLK         ; -2.073 ; -2.680 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[6]      ; EXT_USB_CLK         ; -2.087 ; -2.674 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
;  ADC_INPUT2[7]      ; EXT_USB_CLK         ; -1.913 ; -2.465 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; RXF                 ; EXT_USB_CLK         ; -2.443 ; -3.065 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; TXE                 ; EXT_USB_CLK         ; -2.249 ; -2.874 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; D[*]                ; EXT_USB_CLK         ; -1.772 ; -2.366 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; -1.900 ; -2.509 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; -1.772 ; -2.366 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; -1.908 ; -2.511 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; -2.117 ; -2.727 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; -2.151 ; -2.780 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; -2.041 ; -2.698 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; -2.336 ; -3.050 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; -2.348 ; -2.998 ; Fall       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; D[*]                ; EXT_CLK             ; 11.187 ; 11.206 ; Rise       ; EXT_CLK                                                ;
;  D[0]               ; EXT_CLK             ; 8.400  ; 8.351  ; Rise       ; EXT_CLK                                                ;
;  D[1]               ; EXT_CLK             ; 11.187 ; 11.206 ; Rise       ; EXT_CLK                                                ;
;  D[2]               ; EXT_CLK             ; 8.950  ; 8.891  ; Rise       ; EXT_CLK                                                ;
;  D[3]               ; EXT_CLK             ; 8.635  ; 8.554  ; Rise       ; EXT_CLK                                                ;
;  D[4]               ; EXT_CLK             ; 10.082 ; 9.937  ; Rise       ; EXT_CLK                                                ;
;  D[5]               ; EXT_CLK             ; 8.958  ; 8.826  ; Rise       ; EXT_CLK                                                ;
;  D[6]               ; EXT_CLK             ; 9.280  ; 9.190  ; Rise       ; EXT_CLK                                                ;
;  D[7]               ; EXT_CLK             ; 10.104 ; 10.017 ; Rise       ; EXT_CLK                                                ;
; OE                  ; EXT_CLK             ; 9.549  ; 9.564  ; Rise       ; EXT_CLK                                                ;
; RD                  ; EXT_CLK             ; 8.552  ; 8.852  ; Rise       ; EXT_CLK                                                ;
; WR                  ; EXT_CLK             ; 9.585  ; 9.277  ; Rise       ; EXT_CLK                                                ;
; SD_CLK              ; EXT_CLK             ; 8.122  ; 7.993  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD              ; EXT_CLK             ; 9.569  ; 9.363  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ;        ; 3.981  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 14.815 ; 14.323 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 13.308 ; 12.693 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 13.334 ; 12.736 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 14.815 ; 14.323 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 13.335 ; 12.719 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ; 8.282  ; 8.153  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 9.729  ; 9.523  ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; LED                 ; EXT_CLK             ; 6.083  ; 5.789  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CLK              ; EXT_CLK             ;        ; 4.183  ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 15.017 ; 14.525 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 13.510 ; 12.895 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 13.536 ; 12.938 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 15.017 ; 14.525 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 13.537 ; 12.921 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.705 ; 14.471 ; Fall       ; altera_reserved_tck                                    ;
; ADC_CLK1            ; EXT_USB_CLK         ; 5.238  ; 5.043  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CLK2            ; EXT_USB_CLK         ; 4.304  ; 4.176  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; D[*]                ; EXT_USB_CLK         ; 10.863 ; 10.882 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; 8.014  ; 8.027  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; 10.863 ; 10.882 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; 8.564  ; 8.567  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; 8.249  ; 8.230  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; 9.758  ; 9.613  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; 8.572  ; 8.502  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; 8.894  ; 8.866  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; 9.780  ; 9.693  ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; OE                  ; EXT_USB_CLK         ; 11.881 ; 11.913 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; RD                  ; EXT_USB_CLK         ; 10.877 ; 11.201 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; WR                  ; EXT_USB_CLK         ; 11.010 ; 10.279 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; D[*]                ; EXT_CLK             ; 3.828 ; 3.789 ; Rise       ; EXT_CLK                                                ;
;  D[0]               ; EXT_CLK             ; 3.828 ; 3.789 ; Rise       ; EXT_CLK                                                ;
;  D[1]               ; EXT_CLK             ; 4.812 ; 5.076 ; Rise       ; EXT_CLK                                                ;
;  D[2]               ; EXT_CLK             ; 4.065 ; 4.013 ; Rise       ; EXT_CLK                                                ;
;  D[3]               ; EXT_CLK             ; 3.929 ; 3.895 ; Rise       ; EXT_CLK                                                ;
;  D[4]               ; EXT_CLK             ; 4.014 ; 4.229 ; Rise       ; EXT_CLK                                                ;
;  D[5]               ; EXT_CLK             ; 4.062 ; 4.029 ; Rise       ; EXT_CLK                                                ;
;  D[6]               ; EXT_CLK             ; 4.194 ; 4.162 ; Rise       ; EXT_CLK                                                ;
;  D[7]               ; EXT_CLK             ; 4.037 ; 4.247 ; Rise       ; EXT_CLK                                                ;
; OE                  ; EXT_CLK             ; 4.607 ; 4.837 ; Rise       ; EXT_CLK                                                ;
; RD                  ; EXT_CLK             ; 4.076 ; 3.950 ; Rise       ; EXT_CLK                                                ;
; WR                  ; EXT_CLK             ; 3.890 ; 4.093 ; Rise       ; EXT_CLK                                                ;
; SD_CLK              ; EXT_CLK             ; 1.660 ; 3.094 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CMD              ; EXT_CLK             ; 3.822 ; 3.919 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ;       ; 1.760 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_DAT[*]           ; EXT_CLK             ; 4.442 ; 4.589 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 4.454 ; 4.621 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 4.497 ; 4.658 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 5.384 ; 5.590 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 4.442 ; 4.589 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ;
; SD_CLK              ; EXT_CLK             ; 1.722 ; 3.156 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CMD              ; EXT_CLK             ; 3.884 ; 3.981 ; Rise       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; LED                 ; EXT_CLK             ; 2.487 ; 2.656 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_CLK              ; EXT_CLK             ;       ; 1.840 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; SD_DAT[*]           ; EXT_CLK             ; 4.522 ; 4.669 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[0]          ; EXT_CLK             ; 4.534 ; 4.701 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[1]          ; EXT_CLK             ; 4.577 ; 4.738 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[2]          ; EXT_CLK             ; 5.464 ; 5.670 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
;  SD_DAT[3]          ; EXT_CLK             ; 4.522 ; 4.669 ; Fall       ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.617 ; 6.015 ; Fall       ; altera_reserved_tck                                    ;
; ADC_CLK1            ; EXT_USB_CLK         ; 2.133 ; 2.232 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CLK2            ; EXT_USB_CLK         ; 1.720 ; 1.807 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ;
; D[*]                ; EXT_USB_CLK         ; 1.731 ; 1.783 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[0]               ; EXT_USB_CLK         ; 1.731 ; 1.783 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[1]               ; EXT_USB_CLK         ; 2.763 ; 2.884 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[2]               ; EXT_USB_CLK         ; 1.825 ; 1.879 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[3]               ; EXT_USB_CLK         ; 1.831 ; 1.888 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[4]               ; EXT_USB_CLK         ; 1.965 ; 2.038 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[5]               ; EXT_USB_CLK         ; 1.961 ; 2.021 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[6]               ; EXT_USB_CLK         ; 1.955 ; 2.028 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
;  D[7]               ; EXT_USB_CLK         ; 1.985 ; 2.053 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; OE                  ; EXT_USB_CLK         ; 5.054 ; 5.004 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; RD                  ; EXT_USB_CLK         ; 4.365 ; 3.999 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
; WR                  ; EXT_USB_CLK         ; 3.271 ; 3.376 ; Rise       ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SD_CLK              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLK1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLK2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RD                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIWU                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OE                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SD_CMD                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TXE                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EXT_CLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RXF                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EXT_USB_CLK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUT                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT2[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT2[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT2[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT2[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT2[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT1[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT1[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT1[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT1[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT1[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT2[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT1[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT2[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT1[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT2[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_INPUT1[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SD_CLK              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; WR                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; RD                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; SIWU                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; OE                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SD_CMD              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; SD_DAT[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; D[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.019 V                              ; 0.062 V                              ; 1.15e-09 s                  ; 2.61e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.019 V                             ; 0.062 V                             ; 1.15e-09 s                 ; 2.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-10 s                   ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-10 s                  ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00699 V          ; 0.108 V                              ; 0.027 V                              ; 6.58e-10 s                  ; 8.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00699 V         ; 0.108 V                             ; 0.027 V                             ; 6.58e-10 s                 ; 8.2e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SD_CLK              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LED                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; WR                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; RD                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; SIWU                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; OE                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; SD_CMD              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; SD_DAT[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; D[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.76e-07 V                   ; 2.66 V              ; -0.0111 V           ; 0.185 V                              ; 0.17 V                               ; 6.62e-10 s                  ; 1.56e-09 s                  ; Yes                        ; No                         ; 2.62 V                      ; 1.76e-07 V                  ; 2.66 V             ; -0.0111 V          ; 0.185 V                             ; 0.17 V                              ; 6.62e-10 s                 ; 1.56e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                    ; altera_reserved_tck                                    ; 3662       ; 0        ; 64       ; 0        ;
; EXT_USB_CLK                                            ; altera_reserved_tck                                    ; false path ; 0        ; 0        ; 0        ;
; EXT_CLK                                                ; EXT_CLK                                                ; 1541       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                    ; EXT_USB_CLK                                            ; false path ; 0        ; 0        ; 0        ;
; EXT_CLK                                                ; EXT_USB_CLK                                            ; 36         ; 0        ; 0        ; 0        ;
; EXT_USB_CLK                                            ; EXT_USB_CLK                                            ; 3058       ; 0        ; 0        ; 0        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK                                            ; 148        ; 54       ; 0        ; 0        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 343789     ; 943      ; 3        ; 6        ;
; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 39         ; 0        ; 14       ; 0        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 668        ; 80       ; 54       ; 53       ;
; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 617        ; 0        ; 34       ; 0        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 15         ; 0        ; 0        ; 0        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 30512      ; 5025     ; 8183     ; 413      ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 30512      ; 5025     ; 8183     ; 413      ;
; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 753        ; 0        ; 57       ; 0        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 15         ; 0        ; 0        ; 0        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 30512      ; 5025     ; 8183     ; 413      ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 32454      ; 5049     ; 8185     ; 689      ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                    ; altera_reserved_tck                                    ; 3662       ; 0        ; 64       ; 0        ;
; EXT_USB_CLK                                            ; altera_reserved_tck                                    ; false path ; 0        ; 0        ; 0        ;
; EXT_CLK                                                ; EXT_CLK                                                ; 1541       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                    ; EXT_USB_CLK                                            ; false path ; 0        ; 0        ; 0        ;
; EXT_CLK                                                ; EXT_USB_CLK                                            ; 36         ; 0        ; 0        ; 0        ;
; EXT_USB_CLK                                            ; EXT_USB_CLK                                            ; 3058       ; 0        ; 0        ; 0        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; EXT_USB_CLK                                            ; 148        ; 54       ; 0        ; 0        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[0] ; 343789     ; 943      ; 3        ; 6        ;
; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 39         ; 0        ; 14       ; 0        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 668        ; 80       ; 54       ; 53       ;
; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 617        ; 0        ; 34       ; 0        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 15         ; 0        ; 0        ; 0        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 30512      ; 5025     ; 8183     ; 413      ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 30512      ; 5025     ; 8183     ; 413      ;
; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 753        ; 0        ; 57       ; 0        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 15         ; 0        ; 0        ; 0        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 30512      ; 5025     ; 8183     ; 413      ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 32454      ; 5049     ; 8185     ; 689      ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                            ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                    ; altera_reserved_tck                                    ; 336        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                    ; EXT_USB_CLK                                            ; false path ; 0        ; 0        ; 0        ;
; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 26         ; 0        ; 18       ; 0        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16         ; 0        ; 18       ; 0        ;
; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 229        ; 0        ; 0        ; 0        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 0          ; 15       ; 8        ; 10       ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 0          ; 15       ; 8        ; 10       ;
; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 229        ; 0        ; 0        ; 0        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 0          ; 15       ; 8        ; 10       ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 0          ; 15       ; 8        ; 10       ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                    ; altera_reserved_tck                                    ; 336        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                    ; EXT_USB_CLK                                            ; false path ; 0        ; 0        ; 0        ;
; EXT_CLK                                                ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 26         ; 0        ; 18       ; 0        ;
; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; pllADCUnit|altpll_component|auto_generated|pll1|clk[1] ; 16         ; 0        ; 18       ; 0        ;
; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 229        ; 0        ; 0        ; 0        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 0          ; 15       ; 8        ; 10       ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; 0          ; 15       ; 8        ; 10       ;
; EXT_CLK                                                ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 229        ; 0        ; 0        ; 0        ;
; SDTiming|altpll_component|auto_generated|pll1|clk[0]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 0          ; 15       ; 8        ; 10       ;
; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; SDTiming|altpll_component|auto_generated|pll1|clk[1]   ; 0          ; 15       ; 8        ; 10       ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 19    ; 19   ;
; Unconstrained Input Ports       ; 31    ; 31   ;
; Unconstrained Input Port Paths  ; 226   ; 226  ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 162   ; 162  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Fri Apr 12 13:24:46 2013
Info: Command: quartus_sta FIRBU_AM -c FIRBU_AM
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "FIRBUstateBased" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity FIRBUstateBased -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity FIRBUstateBased -section_id Top was ignored
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 320 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'FIRBU_AM.sdc'
Warning (332174): Ignored filter at FIRBU_AM.sdc(26): CLK could not be matched with a port
Warning (332049): Ignored create_clock at FIRBU_AM.sdc(26): Argument <targets> is an empty collection
    Info (332050): create_clock -name "CLK" -period 50.000ns [get_ports {CLK}] -waveform {0.000 25.000}
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name EXT_CLK EXT_CLK
    Info (332110): create_clock -period 16.666 -waveform {0.000 8.333} -name EXT_USB_CLK EXT_USB_CLK
    Info (332110): create_generated_clock -source {pllADCUnit|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 60 -duty_cycle 50.00 -name {pllADCUnit|altpll_component|auto_generated|pll1|clk[0]} {pllADCUnit|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pllADCUnit|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pllADCUnit|altpll_component|auto_generated|pll1|clk[1]} {pllADCUnit|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {SDTiming|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 200 -duty_cycle 50.00 -name {SDTiming|altpll_component|auto_generated|pll1|clk[0]} {SDTiming|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {SDTiming|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 20 -multiply_by 9 -duty_cycle 50.00 -name {SDTiming|altpll_component|auto_generated|pll1|clk[1]} {SDTiming|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "commandManagerUnit|dataReaderUnit|beginReading~0|combout"
    Warning (332126): Node "commandManagerUnit|dataReaderUnit|beginReading~0|datab"
Warning (332060): Node: movingAverage:movingAverageUnit|CLK_DIGITIZER was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|INIT_COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: RST was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: WRITE_TYPE[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ENA_FAT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: BUT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: peripheralController:peripheralControllerUnit|CHANGE_REC_BUT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|muteCounter:muteAfterCMD|COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|ADDONE_BC was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|ADDONE_AC was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|ADDONE_RC was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ENA_AVG was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: USBTransceiver:USBTransceiverUnit|state.transBlock11 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|COMPLT_PUMPER was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[8] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|WCLK_SW was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.775
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.775      -117.139 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.247      -347.964 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.847       -87.961 EXT_USB_CLK 
    Info (332119):    12.404         0.000 EXT_CLK 
    Info (332119):    14.881         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    40.583         0.000 altera_reserved_tck 
    Info (332119):   494.609         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -1.943
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.943        -3.885 EXT_USB_CLK 
    Info (332119):    -1.449        -8.656 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.289        -3.842 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.446         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453         0.000 altera_reserved_tck 
    Info (332119):     0.453         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454         0.000 EXT_CLK 
Info (332146): Worst-case recovery slack is -4.860
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.860      -183.913 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.236        -4.700 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.402         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.080         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is -0.450
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.450        -1.469 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.294        -0.882 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.119         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.338         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 7.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.725         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.987         0.000 EXT_USB_CLK 
    Info (332119):     9.654         0.000 EXT_CLK 
    Info (332119):    21.616         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.566         0.000 altera_reserved_tck 
    Info (332119):   499.700         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1999.352         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: movingAverage:movingAverageUnit|CLK_DIGITIZER was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|INIT_COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: RST was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: WRITE_TYPE[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ENA_FAT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: BUT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: peripheralController:peripheralControllerUnit|CHANGE_REC_BUT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|muteCounter:muteAfterCMD|COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|ADDONE_BC was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|ADDONE_AC was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|ADDONE_RC was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ENA_AVG was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: USBTransceiver:USBTransceiverUnit|state.transBlock11 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|COMPLT_PUMPER was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[8] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|WCLK_SW was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.330
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.330      -104.353 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.786      -262.140 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.655       -81.780 EXT_USB_CLK 
    Info (332119):    12.821         0.000 EXT_CLK 
    Info (332119):    15.392         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.097         0.000 altera_reserved_tck 
    Info (332119):   494.985         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -1.647
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.647        -3.293 EXT_USB_CLK 
    Info (332119):    -1.477       -36.846 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.331       -15.313 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402         0.000 EXT_CLK 
    Info (332119):     0.402         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -4.347
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.347      -163.770 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.116         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.766         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.303         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is -0.669
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.669        -9.239 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.527        -3.589 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.898         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.227         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 7.563
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.563         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.972         0.000 EXT_USB_CLK 
    Info (332119):     9.578         0.000 EXT_CLK 
    Info (332119):    21.405         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.451         0.000 altera_reserved_tck 
    Info (332119):   499.697         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1999.150         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: movingAverage:movingAverageUnit|CLK_DIGITIZER was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|INIT_COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: RST was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: WRITE_TYPE[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|serialRespToParallelConverter:STP|COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ENA_FAT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: BUT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: peripheralController:peripheralControllerUnit|CHANGE_REC_BUT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|dataCRCStatus:dataCRCStatusUnit|COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|muteCounter:muteAfterCMD|COMPLT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|ADDONE_BC was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|ADDONE_AC was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: commandManager:commandManagerUnit|ADDONE_RC was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ENA_AVG was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: USBTransceiver:USBTransceiverUnit|state.transBlock11 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|ENA_COUNTER was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: digiBuffToSTWPump:digiBuffToSTWPumpUnit|sectorToWritePumper:sectorToWritePumperUnit|COMPLT_PUMPER was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: movingAverage:movingAverageUnit|sectorToWriteDigitizer:sectorToWriteDigitizerUnit|WADDR_DBUFF[8] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sectorToWriteFATconstructor:sectorToWriteFATconstructorUnit|WCLK_SW was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.245
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.245       -56.877 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.279       -39.281 EXT_USB_CLK 
    Info (332119):    -0.746       -16.773 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.856         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.612         0.000 EXT_CLK 
    Info (332119):    46.080         0.000 altera_reserved_tck 
    Info (332119):   497.459         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -1.094
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.094        -2.389 EXT_USB_CLK 
    Info (332119):    -0.658        -2.153 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.587        -1.752 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.181         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.184         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 altera_reserved_tck 
    Info (332119):     0.187         0.000 EXT_CLK 
Info (332146): Worst-case recovery slack is -2.376
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.376       -90.834 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.730         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    18.448         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.348         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is -0.046
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.046        -0.138 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.021         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.563         0.000 altera_reserved_tck 
    Info (332119):     0.564         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 7.706
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.706         0.000 EXT_USB_CLK 
    Info (332119):     8.008         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.439         0.000 EXT_CLK 
    Info (332119):    21.735         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.474         0.000 altera_reserved_tck 
    Info (332119):   499.738         0.000 pllADCUnit|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1999.536         0.000 SDTiming|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 90 warnings
    Info: Peak virtual memory: 575 megabytes
    Info: Processing ended: Fri Apr 12 13:25:05 2013
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:18


