<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="calculadora_fpga.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ascii_converter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ascii_converter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ascii_converter.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lcd_controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="lcd_controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="lcd_controller.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logica_calculadora.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="logica_calculadora.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="logica_calculadora.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_teclado_ps2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_teclado_ps2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="teclado_ps2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="teclado_ps2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="teclado_ps2.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="teclado_ps2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="teclado_ps2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="teclado_ps2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="teclado_ps2_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="teclado_ps2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="teclado_ps2_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="teclado_teste_leds_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="teclado_teste_leds_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1751226129" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1751226129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1751228616" xil_pn:in_ck="-4370107503051717167" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1751228616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/ascii_converter.vhd"/>
      <outfile xil_pn:name="src/lcd_controller.vhd"/>
      <outfile xil_pn:name="src/logica_calculadora.vhd"/>
      <outfile xil_pn:name="src/teclado_ps2.vhd"/>
      <outfile xil_pn:name="src/top.vhd"/>
      <outfile xil_pn:name="teclado_ps2_tb.vhd"/>
      <outfile xil_pn:name="teclado_teste_leds.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1751228444" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9036460034375750232" xil_pn:start_ts="1751228444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1751228444" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9063468356164106640" xil_pn:start_ts="1751228444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1751226129" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8027907696836900121" xil_pn:start_ts="1751226129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1751228620" xil_pn:in_ck="-4370107503051717167" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1751228620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/ascii_converter.vhd"/>
      <outfile xil_pn:name="src/lcd_controller.vhd"/>
      <outfile xil_pn:name="src/logica_calculadora.vhd"/>
      <outfile xil_pn:name="src/teclado_ps2.vhd"/>
      <outfile xil_pn:name="src/top.vhd"/>
      <outfile xil_pn:name="teclado_ps2_tb.vhd"/>
      <outfile xil_pn:name="teclado_teste_leds.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1751228624" xil_pn:in_ck="-4370107503051717167" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1988739816731596895" xil_pn:start_ts="1751228620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="teclado_ps2_tb_beh.prj"/>
      <outfile xil_pn:name="teclado_ps2_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1751228625" xil_pn:in_ck="-3569047738060136707" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6260502130439893442" xil_pn:start_ts="1751228624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="teclado_ps2_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1751061682" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1751061682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1751061682" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1735175219422802878" xil_pn:start_ts="1751061682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1751061682" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8027907696836900121" xil_pn:start_ts="1751061682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1751061682" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1751061682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1751061682" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9042377951913232490" xil_pn:start_ts="1751061682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1751061682" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="9102341965431189672" xil_pn:start_ts="1751061682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1751061682" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6872174858238564323" xil_pn:start_ts="1751061682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1751065564" xil_pn:in_ck="-5956175674078191995" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3666803010554945696" xil_pn:start_ts="1751065389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top.lso"/>
      <outfile xil_pn:name="top.ngc"/>
      <outfile xil_pn:name="top.ngr"/>
      <outfile xil_pn:name="top.prj"/>
      <outfile xil_pn:name="top.stx"/>
      <outfile xil_pn:name="top.syr"/>
      <outfile xil_pn:name="top.xst"/>
      <outfile xil_pn:name="top_vhdl.prj"/>
      <outfile xil_pn:name="top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
