<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\impl\gwsynthesis\wave_table_sound.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV4LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 03 22:07:23 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17360</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4527</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>44.000</td>
<td>22.727
<td>0.000</td>
<td>22.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.578(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.739</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11693/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>35.661</td>
</tr>
<tr>
<td>2</td>
<td>7.744</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11753/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>35.656</td>
</tr>
<tr>
<td>3</td>
<td>7.748</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11633/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>35.652</td>
</tr>
<tr>
<td>4</td>
<td>8.771</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11723/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>34.629</td>
</tr>
<tr>
<td>5</td>
<td>9.108</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11634/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>34.292</td>
</tr>
<tr>
<td>6</td>
<td>9.260</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11663/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>34.140</td>
</tr>
<tr>
<td>7</td>
<td>9.449</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11724/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.951</td>
</tr>
<tr>
<td>8</td>
<td>9.593</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11694/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.807</td>
</tr>
<tr>
<td>9</td>
<td>9.599</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11664/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.801</td>
</tr>
<tr>
<td>10</td>
<td>9.610</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[4]_ins11695/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.790</td>
</tr>
<tr>
<td>11</td>
<td>9.610</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11635/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.790</td>
</tr>
<tr>
<td>12</td>
<td>9.620</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11755/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.780</td>
</tr>
<tr>
<td>13</td>
<td>9.712</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[1]_ins11728/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.688</td>
</tr>
<tr>
<td>14</td>
<td>9.816</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[5]_ins11754/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.584</td>
</tr>
<tr>
<td>15</td>
<td>10.109</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[1]_ins11698/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.291</td>
</tr>
<tr>
<td>16</td>
<td>10.285</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11725/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.115</td>
</tr>
<tr>
<td>17</td>
<td>10.285</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[4]_ins11665/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.115</td>
</tr>
<tr>
<td>18</td>
<td>10.423</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11697/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.977</td>
</tr>
<tr>
<td>19</td>
<td>10.423</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11637/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.977</td>
</tr>
<tr>
<td>20</td>
<td>10.506</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[6]_ins11603/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.894</td>
</tr>
<tr>
<td>21</td>
<td>10.656</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11758/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.744</td>
</tr>
<tr>
<td>22</td>
<td>10.755</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11727/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.645</td>
</tr>
<tr>
<td>23</td>
<td>10.755</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11667/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.645</td>
</tr>
<tr>
<td>24</td>
<td>10.755</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[2]_ins11757/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.645</td>
</tr>
<tr>
<td>25</td>
<td>10.806</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11726/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.594</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.568</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[8]_ins11773/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11772/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[16]_ins11834/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[17]_ins11852/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>3</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[6]_ins11844/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11843/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[11]_ins11839/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[12]_ins11838/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>5</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11812/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11811/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>6</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[4]_ins11800/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[5]_ins11799/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>7</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[1]_ins11849/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[2]_ins11848/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>8</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[1]_ins11780/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[2]_ins11779/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>9</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[9]_ins11795/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11794/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>10</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[12]_ins11769/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[13]_ins11768/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>11</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[9]_ins11841/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[10]_ins11840/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>12</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[13]_ins11814/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[14]_ins11813/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>13</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[8]_ins11796/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[9]_ins11795/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>14</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[7]_ins11820/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11819/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>15</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[6]_ins11775/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11774/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>16</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11774/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[8]_ins11773/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>17</td>
<td>0.599</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[2]_ins11825/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[3]_ins11824/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[2]_ins11808/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[2]_ins11808/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11851/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11851/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12910/Q</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12910/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11786/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11786/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12908/Q</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12908/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11831/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11831/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11832/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11832/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[4]_ins11782/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[4]_ins11782/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr1_ins11381</td>
</tr>
<tr>
<td>2</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr2_ins11383</td>
</tr>
<tr>
<td>3</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[0]_ins11388</td>
</tr>
<tr>
<td>4</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[2]_ins11396</td>
</tr>
<tr>
<td>5</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins11412</td>
</tr>
<tr>
<td>6</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[0]_ins11444</td>
</tr>
<tr>
<td>7</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_counter_b[3]_ins11509</td>
</tr>
<tr>
<td>8</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11637</td>
</tr>
<tr>
<td>9</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[8]_ins11985</td>
</tr>
<tr>
<td>10</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_register/reg_sr_e0[2]_ins12506</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11693</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>32.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/COUT</td>
</tr>
<tr>
<td>32.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/CIN</td>
</tr>
<tr>
<td>32.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/COUT</td>
</tr>
<tr>
<td>32.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14462/CIN</td>
</tr>
<tr>
<td>33.464</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14462/SUM</td>
</tr>
<tr>
<td>33.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17098/I1</td>
</tr>
<tr>
<td>34.096</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17098/F</td>
</tr>
<tr>
<td>34.900</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16652/I1</td>
</tr>
<tr>
<td>35.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C17[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16652/F</td>
</tr>
<tr>
<td>38.554</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11693/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11693/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11693</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11693</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.709, 32.834%; route: 23.494, 65.881%; tC2Q: 0.458, 1.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11753</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>32.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/COUT</td>
</tr>
<tr>
<td>32.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/CIN</td>
</tr>
<tr>
<td>32.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/COUT</td>
</tr>
<tr>
<td>32.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14462/CIN</td>
</tr>
<tr>
<td>33.464</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14462/SUM</td>
</tr>
<tr>
<td>33.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17098/I1</td>
</tr>
<tr>
<td>34.096</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17098/F</td>
</tr>
<tr>
<td>34.900</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16652/I1</td>
</tr>
<tr>
<td>35.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C17[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16652/F</td>
</tr>
<tr>
<td>38.549</td>
<td>2.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11753/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11753/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11753</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11753</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.709, 32.839%; route: 23.489, 65.876%; tC2Q: 0.458, 1.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11633</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>32.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/COUT</td>
</tr>
<tr>
<td>32.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/CIN</td>
</tr>
<tr>
<td>32.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/COUT</td>
</tr>
<tr>
<td>32.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14462/CIN</td>
</tr>
<tr>
<td>33.464</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14462/SUM</td>
</tr>
<tr>
<td>33.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17098/I1</td>
</tr>
<tr>
<td>34.096</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17098/F</td>
</tr>
<tr>
<td>34.900</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16652/I1</td>
</tr>
<tr>
<td>35.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C17[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16652/F</td>
</tr>
<tr>
<td>38.544</td>
<td>2.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11633/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11633/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11633</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11633</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.709, 32.843%; route: 23.484, 65.872%; tC2Q: 0.458, 1.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11723</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>32.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/COUT</td>
</tr>
<tr>
<td>32.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/CIN</td>
</tr>
<tr>
<td>32.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/COUT</td>
</tr>
<tr>
<td>32.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14462/CIN</td>
</tr>
<tr>
<td>33.464</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14462/SUM</td>
</tr>
<tr>
<td>33.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17098/I1</td>
</tr>
<tr>
<td>34.096</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17098/F</td>
</tr>
<tr>
<td>34.900</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16652/I1</td>
</tr>
<tr>
<td>35.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C17[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16652/F</td>
</tr>
<tr>
<td>37.522</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11723/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11723/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11723</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11723</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.709, 33.812%; route: 22.462, 64.864%; tC2Q: 0.458, 1.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11634</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>32.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/COUT</td>
</tr>
<tr>
<td>32.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/CIN</td>
</tr>
<tr>
<td>33.407</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/SUM</td>
</tr>
<tr>
<td>33.413</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16558/I1</td>
</tr>
<tr>
<td>34.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C16[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16558/F</td>
</tr>
<tr>
<td>37.185</td>
<td>2.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11634/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11634/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11634</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11634</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.303, 32.961%; route: 22.530, 65.702%; tC2Q: 0.458, 1.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11663</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>32.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/COUT</td>
</tr>
<tr>
<td>32.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/CIN</td>
</tr>
<tr>
<td>32.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/COUT</td>
</tr>
<tr>
<td>32.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14462/CIN</td>
</tr>
<tr>
<td>33.464</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14462/SUM</td>
</tr>
<tr>
<td>33.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17098/I1</td>
</tr>
<tr>
<td>34.096</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17098/F</td>
</tr>
<tr>
<td>34.900</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16652/I1</td>
</tr>
<tr>
<td>35.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C17[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16652/F</td>
</tr>
<tr>
<td>37.032</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11663/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11663/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11663</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11663</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.709, 34.297%; route: 21.972, 64.360%; tC2Q: 0.458, 1.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11724</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>32.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/COUT</td>
</tr>
<tr>
<td>32.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/CIN</td>
</tr>
<tr>
<td>33.407</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/SUM</td>
</tr>
<tr>
<td>33.413</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16558/I1</td>
</tr>
<tr>
<td>34.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C16[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16558/F</td>
</tr>
<tr>
<td>36.844</td>
<td>2.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11724/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11724/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11724</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11724</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.303, 33.292%; route: 22.190, 65.358%; tC2Q: 0.458, 1.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11694</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>32.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/COUT</td>
</tr>
<tr>
<td>32.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/CIN</td>
</tr>
<tr>
<td>33.407</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/SUM</td>
</tr>
<tr>
<td>33.413</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16558/I1</td>
</tr>
<tr>
<td>34.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C16[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16558/F</td>
</tr>
<tr>
<td>36.700</td>
<td>2.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11694/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11694/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11694</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11694</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.303, 33.434%; route: 22.046, 65.211%; tC2Q: 0.458, 1.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11664</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>32.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/COUT</td>
</tr>
<tr>
<td>32.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/CIN</td>
</tr>
<tr>
<td>33.407</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/SUM</td>
</tr>
<tr>
<td>33.413</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16558/I1</td>
</tr>
<tr>
<td>34.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C16[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16558/F</td>
</tr>
<tr>
<td>36.694</td>
<td>2.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11664/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11664/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11664</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11664</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.303, 33.440%; route: 22.040, 65.204%; tC2Q: 0.458, 1.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[4]_ins11695</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>33.350</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/SUM</td>
</tr>
<tr>
<td>34.155</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16557/I1</td>
</tr>
<tr>
<td>35.187</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16557/F</td>
</tr>
<tr>
<td>36.683</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[4]_ins11695/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[4]_ins11695/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[4]_ins11695</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[4]_ins11695</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.179, 33.084%; route: 22.153, 65.560%; tC2Q: 0.458, 1.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11635</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>33.350</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/SUM</td>
</tr>
<tr>
<td>34.155</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16557/I1</td>
</tr>
<tr>
<td>35.187</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16557/F</td>
</tr>
<tr>
<td>36.683</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11635/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11635/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11635</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11635</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.179, 33.084%; route: 22.153, 65.560%; tC2Q: 0.458, 1.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11755</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>33.350</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/SUM</td>
</tr>
<tr>
<td>34.155</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16557/I1</td>
</tr>
<tr>
<td>35.187</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16557/F</td>
</tr>
<tr>
<td>36.673</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11755/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11755/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11755</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11755</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.179, 33.093%; route: 22.143, 65.550%; tC2Q: 0.458, 1.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[1]_ins11728</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins15918/I3</td>
</tr>
<tr>
<td>30.853</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins15918/F</td>
</tr>
<tr>
<td>31.992</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14456/I1</td>
</tr>
<tr>
<td>32.542</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14456/COUT</td>
</tr>
<tr>
<td>32.542</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/CIN</td>
</tr>
<tr>
<td>33.070</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/SUM</td>
</tr>
<tr>
<td>33.489</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16554/I1</td>
</tr>
<tr>
<td>34.311</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16554/F</td>
</tr>
<tr>
<td>36.580</td>
<td>2.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[1]_ins11728/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[1]_ins11728/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[1]_ins11728</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[1]_ins11728</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.030, 32.742%; route: 22.199, 65.897%; tC2Q: 0.458, 1.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[5]_ins11754</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>32.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/COUT</td>
</tr>
<tr>
<td>32.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/CIN</td>
</tr>
<tr>
<td>33.407</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14461/SUM</td>
</tr>
<tr>
<td>33.413</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16558/I1</td>
</tr>
<tr>
<td>34.512</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C16[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16558/F</td>
</tr>
<tr>
<td>36.477</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[5]_ins11754/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[5]_ins11754/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[5]_ins11754</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[5]_ins11754</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.303, 33.655%; route: 21.823, 64.980%; tC2Q: 0.458, 1.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[1]_ins11698</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins15918/I3</td>
</tr>
<tr>
<td>30.853</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins15918/F</td>
</tr>
<tr>
<td>31.992</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14456/I1</td>
</tr>
<tr>
<td>32.542</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14456/COUT</td>
</tr>
<tr>
<td>32.542</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/CIN</td>
</tr>
<tr>
<td>33.070</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/SUM</td>
</tr>
<tr>
<td>33.489</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16554/I1</td>
</tr>
<tr>
<td>34.311</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16554/F</td>
</tr>
<tr>
<td>36.184</td>
<td>1.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[1]_ins11698/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[1]_ins11698/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[1]_ins11698</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[1]_ins11698</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.030, 33.132%; route: 21.803, 65.492%; tC2Q: 0.458, 1.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11725</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>33.350</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/SUM</td>
</tr>
<tr>
<td>34.155</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16557/I1</td>
</tr>
<tr>
<td>35.187</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16557/F</td>
</tr>
<tr>
<td>36.007</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11725/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11725/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11725</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11725</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.179, 33.758%; route: 21.477, 64.857%; tC2Q: 0.458, 1.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[4]_ins11665</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>32.787</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/COUT</td>
</tr>
<tr>
<td>32.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/CIN</td>
</tr>
<tr>
<td>33.350</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14460/SUM</td>
</tr>
<tr>
<td>34.155</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16557/I1</td>
</tr>
<tr>
<td>35.187</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16557/F</td>
</tr>
<tr>
<td>36.007</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[4]_ins11665/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[4]_ins11665/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[4]_ins11665</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[4]_ins11665</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.179, 33.758%; route: 21.477, 64.857%; tC2Q: 0.458, 1.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11697</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>33.201</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/SUM</td>
</tr>
<tr>
<td>33.620</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16555/I1</td>
</tr>
<tr>
<td>34.719</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16555/F</td>
</tr>
<tr>
<td>35.870</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11697/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11697/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11697</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11697</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.097, 33.651%; route: 21.422, 64.959%; tC2Q: 0.458, 1.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11637</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>33.201</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/SUM</td>
</tr>
<tr>
<td>33.620</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16555/I1</td>
</tr>
<tr>
<td>34.719</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16555/F</td>
</tr>
<tr>
<td>35.870</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11637/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11637/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11637</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11637</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.097, 33.651%; route: 21.422, 64.959%; tC2Q: 0.458, 1.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[6]_ins11603</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>7.941</td>
<td>4.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17743/I2</td>
</tr>
<tr>
<td>8.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17743/F</td>
</tr>
<tr>
<td>11.395</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17686/I0</td>
</tr>
<tr>
<td>12.427</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17686/F</td>
</tr>
<tr>
<td>13.566</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17567/I3</td>
</tr>
<tr>
<td>14.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17567/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17390/I1</td>
</tr>
<tr>
<td>15.977</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17390/F</td>
</tr>
<tr>
<td>16.791</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17114/I1</td>
</tr>
<tr>
<td>17.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins17114/F</td>
</tr>
<tr>
<td>18.395</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins16661/I0</td>
</tr>
<tr>
<td>19.427</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_state_out[0]_ins16661/F</td>
</tr>
<tr>
<td>22.071</td>
<td>2.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/counter_out[17]_ins16709/I1</td>
</tr>
<tr>
<td>22.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/counter_out[17]_ins16709/F</td>
</tr>
<tr>
<td>24.034</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins16702/I2</td>
</tr>
<tr>
<td>25.066</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins16702/F</td>
</tr>
<tr>
<td>26.359</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins17775/I0</td>
</tr>
<tr>
<td>27.391</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins17775/F</td>
</tr>
<tr>
<td>27.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins17777/I0</td>
</tr>
<tr>
<td>27.540</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n37_ins17777/O</td>
</tr>
<tr>
<td>29.004</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[0]_ins14389/I1</td>
</tr>
<tr>
<td>29.554</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[0]_ins14389/COUT</td>
</tr>
<tr>
<td>29.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C2[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins14390/CIN</td>
</tr>
<tr>
<td>29.611</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins14390/COUT</td>
</tr>
<tr>
<td>29.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins14391/CIN</td>
</tr>
<tr>
<td>29.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins14391/COUT</td>
</tr>
<tr>
<td>29.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C2[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins14392/CIN</td>
</tr>
<tr>
<td>29.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins14392/COUT</td>
</tr>
<tr>
<td>29.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins14393/CIN</td>
</tr>
<tr>
<td>29.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins14393/COUT</td>
</tr>
<tr>
<td>29.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins14394/CIN</td>
</tr>
<tr>
<td>29.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins14394/COUT</td>
</tr>
<tr>
<td>29.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins14395/CIN</td>
</tr>
<tr>
<td>30.367</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins14395/SUM</td>
</tr>
<tr>
<td>30.785</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/level_out[6]_ins17112/I1</td>
</tr>
<tr>
<td>31.817</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/level_out[6]_ins17112/F</td>
</tr>
<tr>
<td>32.622</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/level_out[6]_ins16660/I1</td>
</tr>
<tr>
<td>33.444</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/level_out[6]_ins16660/F</td>
</tr>
<tr>
<td>35.787</td>
<td>2.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[6]_ins11603/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[6]_ins11603/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[6]_ins11603</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[6]_ins11603</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.368, 37.600%; route: 20.068, 61.007%; tC2Q: 0.458, 1.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11758</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins15918/I3</td>
</tr>
<tr>
<td>30.853</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C21[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins15918/F</td>
</tr>
<tr>
<td>31.992</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14456/I1</td>
</tr>
<tr>
<td>32.542</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14456/COUT</td>
</tr>
<tr>
<td>32.542</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/CIN</td>
</tr>
<tr>
<td>33.070</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/SUM</td>
</tr>
<tr>
<td>33.489</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16554/I1</td>
</tr>
<tr>
<td>34.311</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16554/F</td>
</tr>
<tr>
<td>35.637</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11758/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11758/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11758</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11758</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.030, 33.686%; route: 21.256, 64.915%; tC2Q: 0.458, 1.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11727</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>33.201</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/SUM</td>
</tr>
<tr>
<td>33.620</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16555/I1</td>
</tr>
<tr>
<td>34.719</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16555/F</td>
</tr>
<tr>
<td>35.538</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11727/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11727/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11727</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11727</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.097, 33.993%; route: 21.090, 64.603%; tC2Q: 0.458, 1.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11667</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>33.201</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/SUM</td>
</tr>
<tr>
<td>33.620</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16555/I1</td>
</tr>
<tr>
<td>34.719</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16555/F</td>
</tr>
<tr>
<td>35.538</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11667/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11667/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11667</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11667</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.097, 33.993%; route: 21.090, 64.603%; tC2Q: 0.458, 1.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[2]_ins11757</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>33.201</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/SUM</td>
</tr>
<tr>
<td>33.620</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16555/I1</td>
</tr>
<tr>
<td>34.719</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16555/F</td>
</tr>
<tr>
<td>35.538</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[2]_ins11757/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[2]_ins11757/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[2]_ins11757</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[2]_ins11757</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.097, 33.993%; route: 21.090, 64.603%; tC2Q: 0.458, 1.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11726</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>491</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11409/Q</td>
</tr>
<tr>
<td>8.920</td>
<td>5.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/S0</td>
</tr>
<tr>
<td>9.392</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_sl_selector/n4_ins15680/O</td>
</tr>
<tr>
<td>10.185</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/I0</td>
</tr>
<tr>
<td>11.217</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17729/F</td>
</tr>
<tr>
<td>12.361</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/I0</td>
</tr>
<tr>
<td>13.393</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18045/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/I0</td>
</tr>
<tr>
<td>13.542</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins18047/O</td>
</tr>
<tr>
<td>16.943</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/I2</td>
</tr>
<tr>
<td>17.569</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17553/F</td>
</tr>
<tr>
<td>18.708</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/I1</td>
</tr>
<tr>
<td>19.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17369/F</td>
</tr>
<tr>
<td>20.617</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R2C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17100/F</td>
</tr>
<tr>
<td>22.783</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/I1</td>
</tr>
<tr>
<td>23.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[19]_ins17180/F</td>
</tr>
<tr>
<td>25.120</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/I1</td>
</tr>
<tr>
<td>26.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[16]_ins16773/F</td>
</tr>
<tr>
<td>28.596</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/I2</td>
</tr>
<tr>
<td>29.398</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16762/F</td>
</tr>
<tr>
<td>29.821</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/I2</td>
</tr>
<tr>
<td>30.643</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R2C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16559/F</td>
</tr>
<tr>
<td>32.123</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/I1</td>
</tr>
<tr>
<td>32.673</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14457/COUT</td>
</tr>
<tr>
<td>32.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/CIN</td>
</tr>
<tr>
<td>32.730</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14458/COUT</td>
</tr>
<tr>
<td>32.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/CIN</td>
</tr>
<tr>
<td>33.293</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14459/SUM</td>
</tr>
<tr>
<td>33.299</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16556/I1</td>
</tr>
<tr>
<td>34.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16556/F</td>
</tr>
<tr>
<td>35.487</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11726/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11726/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11726</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11726</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.122, 34.123%; route: 21.014, 64.471%; tC2Q: 0.458, 1.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[8]_ins11773</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11772</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[8]_ins11773/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C21[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[8]_ins11773/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11772/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11772/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11772</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11772</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[16]_ins11834</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[17]_ins11852</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[16]_ins11834/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[16]_ins11834/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[17]_ins11852/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[17]_ins11852/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[17]_ins11852</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[17]_ins11852</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[6]_ins11844</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11843</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[6]_ins11844/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C15[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[6]_ins11844/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11843/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11843/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11843</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[7]_ins11843</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[11]_ins11839</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[12]_ins11838</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[11]_ins11839/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C15[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[11]_ins11839/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[12]_ins11838/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[12]_ins11838/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[12]_ins11838</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[12]_ins11838</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11812</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11811</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11812/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C14[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11812/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11811/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11811/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11811</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[16]_ins11811</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[4]_ins11800</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[5]_ins11799</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[4]_ins11800/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C21[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[4]_ins11800/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[5]_ins11799/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[5]_ins11799/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[5]_ins11799</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[5]_ins11799</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[1]_ins11849</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[2]_ins11848</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[1]_ins11849/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C15[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[1]_ins11849/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[2]_ins11848/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[2]_ins11848/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[2]_ins11848</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[2]_ins11848</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[1]_ins11780</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[2]_ins11779</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[1]_ins11780/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[1]_ins11780/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[2]_ins11779/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[2]_ins11779/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[2]_ins11779</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[2]_ins11779</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[9]_ins11795</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11794</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[9]_ins11795/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[9]_ins11795/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11794/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11794/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11794</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11794</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[12]_ins11769</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[13]_ins11768</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[12]_ins11769/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C20[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[12]_ins11769/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[13]_ins11768/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[13]_ins11768/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[13]_ins11768</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[13]_ins11768</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[9]_ins11841</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[10]_ins11840</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[9]_ins11841/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C15[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[9]_ins11841/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[10]_ins11840/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[10]_ins11840/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[10]_ins11840</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[10]_ins11840</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[13]_ins11814</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[14]_ins11813</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[13]_ins11814/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C14[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[13]_ins11814/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[14]_ins11813/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[14]_ins11813/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[14]_ins11813</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[14]_ins11813</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[8]_ins11796</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[9]_ins11795</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[8]_ins11796/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C20[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[8]_ins11796/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[9]_ins11795/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[9]_ins11795/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[9]_ins11795</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[9]_ins11795</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[7]_ins11820</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11819</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[7]_ins11820/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C14[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[7]_ins11820/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11819/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11819/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11819</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11819</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[6]_ins11775</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11774</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[6]_ins11775/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C21[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[6]_ins11775/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11774/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11774/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11774</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11774</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11774</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[8]_ins11773</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11774/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C21[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11774/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[8]_ins11773/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[8]_ins11773/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[8]_ins11773</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[8]_ins11773</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[2]_ins11825</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[3]_ins11824</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[2]_ins11825/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C13[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[2]_ins11825/Q</td>
</tr>
<tr>
<td>2.879</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[3]_ins11824/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[3]_ins11824/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[3]_ins11824</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[3]_ins11824</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[2]_ins11808</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[2]_ins11808</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[2]_ins11808/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[2]_ins11808/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/w_count_next[1]_1_ins16510/I2</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/w_count_next[1]_1_ins16510/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[2]_ins11808/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[2]_ins11808/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[2]_ins11808</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[2]_ins11808</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11851</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11851</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11851/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C17[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11851/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/w_count_next[3]_1_ins16516/I2</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/w_count_next[3]_1_ins16516/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11851/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11851/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11851</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11851</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12910</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12910</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12910/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[0]_ins12910/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_wts_core/u_wts_register/n6008_ins16449/I0</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_register/n6008_ins16449/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[0]_ins12910/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12910/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12910</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12910</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11786</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11786</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11786/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C18[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11786/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/w_count_next[0]_1_ins16505/I2</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/w_count_next[0]_1_ins16505/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11786/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11786/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11786</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11786</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12908</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12908</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12908/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[2]_ins12908/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_wts_core/u_wts_register/n6006_ins16447/I0</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_register/n6006_ins16447/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[2]_ins12908/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12908/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12908</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[2]_ins12908</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11831</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11831</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11831/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11831/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/w_count_next[1]_1_ins16514/I2</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/w_count_next[1]_1_ins16514/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11831/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11831/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11831</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[2]_ins11831</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11832</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11832</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11832/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11832/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/w_count_next[0]_1_ins16513/I2</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/w_count_next[0]_1_ins16513/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11832/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11832/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11832</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[1]_ins11832</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[4]_ins11782</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[4]_ins11782</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[4]_ins11782/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[4]_ins11782/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/w_count_next[3]_1_ins16504/I2</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/w_count_next[3]_1_ins16504/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[4]_ins11782/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1482</td>
<td>IOL11[A]</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[4]_ins11782/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[4]_ins11782</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_counter[4]_ins11782</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr1_ins11381</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr1_ins11381/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr1_ins11381/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr2_ins11383</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr2_ins11383/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr2_ins11383/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[0]_ins11388</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[0]_ins11388/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[0]_ins11388/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[2]_ins11396</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[2]_ins11396/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[2]_ins11396/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins11412</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins11412/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins11412/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[0]_ins11444</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[0]_ins11444/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[0]_ins11444/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_counter_b[3]_ins11509</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_counter_b[3]_ins11509/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_counter_b[3]_ins11509/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11637</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11637/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11637/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[8]_ins11985</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[8]_ins11985/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[8]_ins11985/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_register/reg_sr_e0[2]_ins12506</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_register/reg_sr_e0[2]_ins12506/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10114/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10114/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_register/reg_sr_e0[2]_ins12506/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1482</td>
<td>clk_3</td>
<td>7.739</td>
<td>1.958</td>
</tr>
<tr>
<td>491</td>
<td>ff_active[0]</td>
<td>7.739</td>
<td>6.062</td>
</tr>
<tr>
<td>307</td>
<td>ff_active[1]</td>
<td>9.937</td>
<td>6.448</td>
</tr>
<tr>
<td>297</td>
<td>ff_active[2]</td>
<td>9.671</td>
<td>7.050</td>
</tr>
<tr>
<td>210</td>
<td>o</td>
<td>11.018</td>
<td>4.194</td>
</tr>
<tr>
<td>195</td>
<td>o_605</td>
<td>9.937</td>
<td>3.678</td>
</tr>
<tr>
<td>139</td>
<td>n311</td>
<td>16.201</td>
<td>4.141</td>
</tr>
<tr>
<td>124</td>
<td>n118</td>
<td>25.094</td>
<td>3.827</td>
</tr>
<tr>
<td>109</td>
<td>o_607</td>
<td>13.075</td>
<td>3.689</td>
</tr>
<tr>
<td>43</td>
<td>n311_5</td>
<td>12.854</td>
<td>3.171</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C17</td>
<td>0.847</td>
</tr>
<tr>
<td>R6C17</td>
<td>0.819</td>
</tr>
<tr>
<td>R6C21</td>
<td>0.819</td>
</tr>
<tr>
<td>R8C17</td>
<td>0.778</td>
</tr>
<tr>
<td>R8C22</td>
<td>0.778</td>
</tr>
<tr>
<td>R7C19</td>
<td>0.764</td>
</tr>
<tr>
<td>R6C18</td>
<td>0.764</td>
</tr>
<tr>
<td>R9C24</td>
<td>0.750</td>
</tr>
<tr>
<td>R4C19</td>
<td>0.750</td>
</tr>
<tr>
<td>R8C19</td>
<td>0.750</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 44 -waveform {0 22} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
