
Measurement_System:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00027098  00000470  60000470  00008470  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  60027508  00030000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         000005e8  20000008  60027510  00030008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000c670  200005f0  60027af8  000305f0  2**2
                  ALLOC
  5 .comment      00000662  00000000  00000000  000305f0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000013a8  00000000  00000000  00030c52  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00003015  00000000  00000000  00031ffa  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0001bfdf  00000000  00000000  0003500f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003943  00000000  00000000  00050fee  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000de3e  00000000  00000000  00054931  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00004b7c  00000000  00000000  00062770  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00008865  00000000  00000000  000672ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006bec  00000000  00000000  0006fb51  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000f7628  00000000  00000000  0007673d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0016dd65  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000012f0  00000000  00000000  0016dd8a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
   8:	00000309 	.word	0x00000309
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
  18:	00000311 	.word	0x00000311
	...
  2c:	00013f31 	.word	0x00013f31
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	000141c1 	.word	0x000141c1
  3c:	00014211 	.word	0x00014211
  40:	0000031b 	.word	0x0000031b
  44:	00009d01 	.word	0x00009d01
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
  50:	00000323 	.word	0x00000323
  54:	000054cd 	.word	0x000054cd
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	000025cd 	.word	0x000025cd
  6c:	000025f9 	.word	0x000025f9
  70:	00000333 	.word	0x00000333
  74:	00000335 	.word	0x00000335
  78:	00003e2d 	.word	0x00003e2d
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
  84:	00003e59 	.word	0x00003e59
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
  90:	00000343 	.word	0x00000343
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	00000a51 	.word	0x00000a51
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
 218:	00007ccd 	.word	0x00007ccd
 21c:	00007cf5 	.word	0x00007cf5
 220:	00007d1d 	.word	0x00007d1d
 224:	00007d45 	.word	0x00007d45
 228:	00007d6d 	.word	0x00007d6d
 22c:	00007d95 	.word	0x00007d95
 230:	00007dbd 	.word	0x00007dbd
 234:	00007de5 	.word	0x00007de5
 238:	00007e0d 	.word	0x00007e0d
 23c:	00007e35 	.word	0x00007e35
 240:	00007e5d 	.word	0x00007e5d
 244:	00007e85 	.word	0x00007e85
 248:	00007ead 	.word	0x00007ead
 24c:	00007ed5 	.word	0x00007ed5
 250:	00007efd 	.word	0x00007efd
 254:	00007f25 	.word	0x00007f25
 258:	00007f4d 	.word	0x00007f4d
 25c:	00007f75 	.word	0x00007f75
 260:	00007f9d 	.word	0x00007f9d
 264:	00007fc5 	.word	0x00007fc5
 268:	00007fed 	.word	0x00007fed
 26c:	00008015 	.word	0x00008015
 270:	0000803d 	.word	0x0000803d
 274:	00008065 	.word	0x00008065
 278:	0000808d 	.word	0x0000808d
 27c:	000080b5 	.word	0x000080b5
 280:	000080dd 	.word	0x000080dd
 284:	00008105 	.word	0x00008105
 288:	0000812d 	.word	0x0000812d
 28c:	00008155 	.word	0x00008155
 290:	0000817d 	.word	0x0000817d
 294:	000081a5 	.word	0x000081a5

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>
 312:	e7fe      	b.n	312 <UsageFault_Handler+0x2>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>
 316:	e7fe      	b.n	316 <DebugMon_Handler+0x2>
 318:	e7fe      	b.n	318 <DebugMon_Handler+0x4>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>
 31c:	e7fe      	b.n	31c <WdogWakeup_IRQHandler+0x2>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>
 324:	e7fe      	b.n	324 <RTCIF_Pub_IRQHandler+0x2>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>

00000332 <SPI0_IRQHandler>:
 332:	e7fe      	b.n	332 <SPI0_IRQHandler>

00000334 <SPI1_IRQHandler>:
 334:	e7fe      	b.n	334 <SPI1_IRQHandler>
 336:	e7fe      	b.n	336 <SPI1_IRQHandler+0x2>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>
 33c:	e7fe      	b.n	33c <I2C0_SMBus_IRQHandler+0x2>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>

00000342 <Timer1_IRQHandler>:
 342:	e7fe      	b.n	342 <Timer1_IRQHandler>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>
 35e:	e7fe      	b.n	35e <GPIO7_IRQHandler+0x2>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	0000a03d 	.word	0x0000a03d
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	60027510 	.word	0x60027510
 454:	20000008 	.word	0x20000008
 458:	200005f0 	.word	0x200005f0
 45c:	00000000 	.word	0x00000000
 460:	200005f0 	.word	0x200005f0
 464:	2000cc60 	.word	0x2000cc60
 468:	00014c31 	.word	0x00014c31
 46c:	00000909 	.word	0x00000909

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 53f0 	movw	r3, #1520	; 0x5f0
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <MSS_GPIO_set_outputs>:
static __INLINE void
MSS_GPIO_set_outputs
(
   uint32_t value
)
{
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0
     4a6:	6078      	str	r0, [r7, #4]
    GPIO->GPIO_OUT = value;
     4a8:	f243 0300 	movw	r3, #12288	; 0x3000
     4ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
     4b0:	687a      	ldr	r2, [r7, #4]
     4b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
     4b6:	f107 070c 	add.w	r7, r7, #12
     4ba:	46bd      	mov	sp, r7
     4bc:	bc80      	pop	{r7}
     4be:	4770      	bx	lr

000004c0 <vParTestInitialise>:
static volatile unsigned long ulGPIOState = 0UL;

/*-----------------------------------------------------------*/

void vParTestInitialise( void )
{
     4c0:	b580      	push	{r7, lr}
     4c2:	b082      	sub	sp, #8
     4c4:	af00      	add	r7, sp, #0
long x;

	/* Initialise the GPIO */
	MSS_GPIO_init();
     4c6:	f003 fd17 	bl	3ef8 <MSS_GPIO_init>

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4ca:	f04f 0300 	mov.w	r3, #0
     4ce:	607b      	str	r3, [r7, #4]
     4d0:	e00a      	b.n	4e8 <vParTestInitialise+0x28>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
     4d2:	687b      	ldr	r3, [r7, #4]
     4d4:	b2db      	uxtb	r3, r3
     4d6:	4618      	mov	r0, r3
     4d8:	f04f 0105 	mov.w	r1, #5
     4dc:	f003 fd42 	bl	3f64 <MSS_GPIO_config>

	/* Initialise the GPIO */
	MSS_GPIO_init();

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4e0:	687b      	ldr	r3, [r7, #4]
     4e2:	f103 0301 	add.w	r3, r3, #1
     4e6:	607b      	str	r3, [r7, #4]
     4e8:	687b      	ldr	r3, [r7, #4]
     4ea:	2b07      	cmp	r3, #7
     4ec:	ddf1      	ble.n	4d2 <vParTestInitialise+0x12>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
	}

	/* All LEDs start off. */
	ulGPIOState = 0xffffffffUL;
     4ee:	f240 53f4 	movw	r3, #1524	; 0x5f4
     4f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4f6:	f04f 32ff 	mov.w	r2, #4294967295
     4fa:	601a      	str	r2, [r3, #0]
	MSS_GPIO_set_outputs( ulGPIOState );
     4fc:	f240 53f4 	movw	r3, #1524	; 0x5f4
     500:	f2c2 0300 	movt	r3, #8192	; 0x2000
     504:	681b      	ldr	r3, [r3, #0]
     506:	4618      	mov	r0, r3
     508:	f7ff ffca 	bl	4a0 <MSS_GPIO_set_outputs>
}
     50c:	f107 0708 	add.w	r7, r7, #8
     510:	46bd      	mov	sp, r7
     512:	bd80      	pop	{r7, pc}

00000514 <vParTestSetLED>:
/*-----------------------------------------------------------*/

void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     514:	b580      	push	{r7, lr}
     516:	b082      	sub	sp, #8
     518:	af00      	add	r7, sp, #0
     51a:	6078      	str	r0, [r7, #4]
     51c:	6039      	str	r1, [r7, #0]
	if( uxLED < partstMAX_LEDS )
     51e:	687b      	ldr	r3, [r7, #4]
     520:	2b07      	cmp	r3, #7
     522:	d833      	bhi.n	58c <vParTestSetLED+0x78>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     524:	f013 fde0 	bl	140e8 <vPortEnterCritical>
		{
			if( xValue == pdTRUE )
     528:	683b      	ldr	r3, [r7, #0]
     52a:	2b01      	cmp	r3, #1
     52c:	d113      	bne.n	556 <vParTestSetLED+0x42>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     52e:	687b      	ldr	r3, [r7, #4]
     530:	f04f 0201 	mov.w	r2, #1
     534:	fa02 f303 	lsl.w	r3, r2, r3
     538:	ea6f 0203 	mvn.w	r2, r3
     53c:	f240 53f4 	movw	r3, #1524	; 0x5f4
     540:	f2c2 0300 	movt	r3, #8192	; 0x2000
     544:	681b      	ldr	r3, [r3, #0]
     546:	ea02 0203 	and.w	r2, r2, r3
     54a:	f240 53f4 	movw	r3, #1524	; 0x5f4
     54e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     552:	601a      	str	r2, [r3, #0]
     554:	e010      	b.n	578 <vParTestSetLED+0x64>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     556:	687b      	ldr	r3, [r7, #4]
     558:	f04f 0201 	mov.w	r2, #1
     55c:	fa02 f203 	lsl.w	r2, r2, r3
     560:	f240 53f4 	movw	r3, #1524	; 0x5f4
     564:	f2c2 0300 	movt	r3, #8192	; 0x2000
     568:	681b      	ldr	r3, [r3, #0]
     56a:	ea42 0203 	orr.w	r2, r2, r3
     56e:	f240 53f4 	movw	r3, #1524	; 0x5f4
     572:	f2c2 0300 	movt	r3, #8192	; 0x2000
     576:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     578:	f240 53f4 	movw	r3, #1524	; 0x5f4
     57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     580:	681b      	ldr	r3, [r3, #0]
     582:	4618      	mov	r0, r3
     584:	f7ff ff8c 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     588:	f013 fde6 	bl	14158 <vPortExitCritical>
	}
}
     58c:	f107 0708 	add.w	r7, r7, #8
     590:	46bd      	mov	sp, r7
     592:	bd80      	pop	{r7, pc}

00000594 <vParTestSetLEDFromISR>:
/*-----------------------------------------------------------*/

void vParTestSetLEDFromISR( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     594:	b580      	push	{r7, lr}
     596:	b086      	sub	sp, #24
     598:	af00      	add	r7, sp, #0
     59a:	6078      	str	r0, [r7, #4]
     59c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
     59e:	f3ef 8211 	mrs	r2, BASEPRI
     5a2:	f04f 0328 	mov.w	r3, #40	; 0x28
     5a6:	f383 8811 	msr	BASEPRI, r3
     5aa:	f3bf 8f6f 	isb	sy
     5ae:	f3bf 8f4f 	dsb	sy
     5b2:	613a      	str	r2, [r7, #16]
     5b4:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
     5b6:	693b      	ldr	r3, [r7, #16]
unsigned portBASE_TYPE uxInterruptFlags;

	uxInterruptFlags = portSET_INTERRUPT_MASK_FROM_ISR();
     5b8:	60bb      	str	r3, [r7, #8]
	{
		if( uxLED < partstMAX_LEDS )
     5ba:	687b      	ldr	r3, [r7, #4]
     5bc:	2b07      	cmp	r3, #7
     5be:	d82f      	bhi.n	620 <vParTestSetLEDFromISR+0x8c>
		{
			if( xValue == pdTRUE )
     5c0:	683b      	ldr	r3, [r7, #0]
     5c2:	2b01      	cmp	r3, #1
     5c4:	d113      	bne.n	5ee <vParTestSetLEDFromISR+0x5a>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     5c6:	687b      	ldr	r3, [r7, #4]
     5c8:	f04f 0201 	mov.w	r2, #1
     5cc:	fa02 f303 	lsl.w	r3, r2, r3
     5d0:	ea6f 0203 	mvn.w	r2, r3
     5d4:	f240 53f4 	movw	r3, #1524	; 0x5f4
     5d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5dc:	681b      	ldr	r3, [r3, #0]
     5de:	ea02 0203 	and.w	r2, r2, r3
     5e2:	f240 53f4 	movw	r3, #1524	; 0x5f4
     5e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5ea:	601a      	str	r2, [r3, #0]
     5ec:	e010      	b.n	610 <vParTestSetLEDFromISR+0x7c>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     5ee:	687b      	ldr	r3, [r7, #4]
     5f0:	f04f 0201 	mov.w	r2, #1
     5f4:	fa02 f203 	lsl.w	r2, r2, r3
     5f8:	f240 53f4 	movw	r3, #1524	; 0x5f4
     5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     600:	681b      	ldr	r3, [r3, #0]
     602:	ea42 0203 	orr.w	r2, r2, r3
     606:	f240 53f4 	movw	r3, #1524	; 0x5f4
     60a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     60e:	601a      	str	r2, [r3, #0]
			}

			MSS_GPIO_set_outputs( ulGPIOState );
     610:	f240 53f4 	movw	r3, #1524	; 0x5f4
     614:	f2c2 0300 	movt	r3, #8192	; 0x2000
     618:	681b      	ldr	r3, [r3, #0]
     61a:	4618      	mov	r0, r3
     61c:	f7ff ff40 	bl	4a0 <MSS_GPIO_set_outputs>
     620:	68bb      	ldr	r3, [r7, #8]
     622:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
     624:	697b      	ldr	r3, [r7, #20]
     626:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxInterruptFlags );
}
     62a:	f107 0718 	add.w	r7, r7, #24
     62e:	46bd      	mov	sp, r7
     630:	bd80      	pop	{r7, pc}
     632:	bf00      	nop

00000634 <vParTestToggleLED>:
/*-----------------------------------------------------------*/

void vParTestToggleLED( unsigned portBASE_TYPE uxLED )
{
     634:	b580      	push	{r7, lr}
     636:	b082      	sub	sp, #8
     638:	af00      	add	r7, sp, #0
     63a:	6078      	str	r0, [r7, #4]
	if( uxLED < partstMAX_LEDS )
     63c:	687b      	ldr	r3, [r7, #4]
     63e:	2b07      	cmp	r3, #7
     640:	d83d      	bhi.n	6be <vParTestToggleLED+0x8a>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     642:	f013 fd51 	bl	140e8 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << uxLED ) ) != 0UL )
     646:	f240 53f4 	movw	r3, #1524	; 0x5f4
     64a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     64e:	681a      	ldr	r2, [r3, #0]
     650:	687b      	ldr	r3, [r7, #4]
     652:	fa22 f303 	lsr.w	r3, r2, r3
     656:	f003 0301 	and.w	r3, r3, #1
     65a:	b2db      	uxtb	r3, r3
     65c:	2b00      	cmp	r3, #0
     65e:	d013      	beq.n	688 <vParTestToggleLED+0x54>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     660:	687b      	ldr	r3, [r7, #4]
     662:	f04f 0201 	mov.w	r2, #1
     666:	fa02 f303 	lsl.w	r3, r2, r3
     66a:	ea6f 0203 	mvn.w	r2, r3
     66e:	f240 53f4 	movw	r3, #1524	; 0x5f4
     672:	f2c2 0300 	movt	r3, #8192	; 0x2000
     676:	681b      	ldr	r3, [r3, #0]
     678:	ea02 0203 	and.w	r2, r2, r3
     67c:	f240 53f4 	movw	r3, #1524	; 0x5f4
     680:	f2c2 0300 	movt	r3, #8192	; 0x2000
     684:	601a      	str	r2, [r3, #0]
     686:	e010      	b.n	6aa <vParTestToggleLED+0x76>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     688:	687b      	ldr	r3, [r7, #4]
     68a:	f04f 0201 	mov.w	r2, #1
     68e:	fa02 f203 	lsl.w	r2, r2, r3
     692:	f240 53f4 	movw	r3, #1524	; 0x5f4
     696:	f2c2 0300 	movt	r3, #8192	; 0x2000
     69a:	681b      	ldr	r3, [r3, #0]
     69c:	ea42 0203 	orr.w	r2, r2, r3
     6a0:	f240 53f4 	movw	r3, #1524	; 0x5f4
     6a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6a8:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     6aa:	f240 53f4 	movw	r3, #1524	; 0x5f4
     6ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6b2:	681b      	ldr	r3, [r3, #0]
     6b4:	4618      	mov	r0, r3
     6b6:	f7ff fef3 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     6ba:	f013 fd4d 	bl	14158 <vPortExitCritical>
	}
}
     6be:	f107 0708 	add.w	r7, r7, #8
     6c2:	46bd      	mov	sp, r7
     6c4:	bd80      	pop	{r7, pc}
     6c6:	bf00      	nop

000006c8 <lParTestGetLEDState>:
/*-----------------------------------------------------------*/

long lParTestGetLEDState( unsigned long ulLED )
{
     6c8:	b580      	push	{r7, lr}
     6ca:	b084      	sub	sp, #16
     6cc:	af00      	add	r7, sp, #0
     6ce:	6078      	str	r0, [r7, #4]
long lReturn = pdFALSE;
     6d0:	f04f 0300 	mov.w	r3, #0
     6d4:	60fb      	str	r3, [r7, #12]

	if( ulLED < partstMAX_LEDS )
     6d6:	687b      	ldr	r3, [r7, #4]
     6d8:	2b07      	cmp	r3, #7
     6da:	d812      	bhi.n	702 <lParTestGetLEDState+0x3a>
	{
		taskENTER_CRITICAL();
     6dc:	f013 fd04 	bl	140e8 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << ulLED ) ) == 0UL )
     6e0:	f240 53f4 	movw	r3, #1524	; 0x5f4
     6e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6e8:	681a      	ldr	r2, [r3, #0]
     6ea:	687b      	ldr	r3, [r7, #4]
     6ec:	fa22 f303 	lsr.w	r3, r2, r3
     6f0:	f003 0301 	and.w	r3, r3, #1
     6f4:	2b00      	cmp	r3, #0
     6f6:	d102      	bne.n	6fe <lParTestGetLEDState+0x36>
			{
				lReturn = pdTRUE;
     6f8:	f04f 0301 	mov.w	r3, #1
     6fc:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
     6fe:	f013 fd2b 	bl	14158 <vPortExitCritical>
	}

	return lReturn;
     702:	68fb      	ldr	r3, [r7, #12]
}
     704:	4618      	mov	r0, r3
     706:	f107 0710 	add.w	r7, r7, #16
     70a:	46bd      	mov	sp, r7
     70c:	bd80      	pop	{r7, pc}
     70e:	bf00      	nop

00000710 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     710:	b480      	push	{r7}
     712:	b083      	sub	sp, #12
     714:	af00      	add	r7, sp, #0
     716:	4603      	mov	r3, r0
     718:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     71a:	f24e 1300 	movw	r3, #57600	; 0xe100
     71e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     722:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     726:	ea4f 1252 	mov.w	r2, r2, lsr #5
     72a:	88f9      	ldrh	r1, [r7, #6]
     72c:	f001 011f 	and.w	r1, r1, #31
     730:	f04f 0001 	mov.w	r0, #1
     734:	fa00 f101 	lsl.w	r1, r0, r1
     738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     73c:	f107 070c 	add.w	r7, r7, #12
     740:	46bd      	mov	sp, r7
     742:	bc80      	pop	{r7}
     744:	4770      	bx	lr
     746:	bf00      	nop

00000748 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     748:	b480      	push	{r7}
     74a:	b083      	sub	sp, #12
     74c:	af00      	add	r7, sp, #0
     74e:	4603      	mov	r3, r0
     750:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     752:	f24e 1300 	movw	r3, #57600	; 0xe100
     756:	f2ce 0300 	movt	r3, #57344	; 0xe000
     75a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     75e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     762:	88f9      	ldrh	r1, [r7, #6]
     764:	f001 011f 	and.w	r1, r1, #31
     768:	f04f 0001 	mov.w	r0, #1
     76c:	fa00 f101 	lsl.w	r1, r0, r1
     770:	f102 0220 	add.w	r2, r2, #32
     774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     778:	f107 070c 	add.w	r7, r7, #12
     77c:	46bd      	mov	sp, r7
     77e:	bc80      	pop	{r7}
     780:	4770      	bx	lr
     782:	bf00      	nop

00000784 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     784:	b480      	push	{r7}
     786:	b083      	sub	sp, #12
     788:	af00      	add	r7, sp, #0
     78a:	4603      	mov	r3, r0
     78c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     78e:	f24e 1300 	movw	r3, #57600	; 0xe100
     792:	f2ce 0300 	movt	r3, #57344	; 0xe000
     796:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     79a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     79e:	88f9      	ldrh	r1, [r7, #6]
     7a0:	f001 011f 	and.w	r1, r1, #31
     7a4:	f04f 0001 	mov.w	r0, #1
     7a8:	fa00 f101 	lsl.w	r1, r0, r1
     7ac:	f102 0260 	add.w	r2, r2, #96	; 0x60
     7b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     7b4:	f107 070c 	add.w	r7, r7, #12
     7b8:	46bd      	mov	sp, r7
     7ba:	bc80      	pop	{r7}
     7bc:	4770      	bx	lr
     7be:	bf00      	nop

000007c0 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
     7c0:	b480      	push	{r7}
     7c2:	b083      	sub	sp, #12
     7c4:	af00      	add	r7, sp, #0
     7c6:	4603      	mov	r3, r0
     7c8:	6039      	str	r1, [r7, #0]
     7ca:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
     7cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
     7d0:	2b00      	cmp	r3, #0
     7d2:	da10      	bge.n	7f6 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
     7d4:	f64e 5300 	movw	r3, #60672	; 0xed00
     7d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7dc:	88fa      	ldrh	r2, [r7, #6]
     7de:	f002 020f 	and.w	r2, r2, #15
     7e2:	f1a2 0104 	sub.w	r1, r2, #4
     7e6:	683a      	ldr	r2, [r7, #0]
     7e8:	b2d2      	uxtb	r2, r2
     7ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     7ee:	b2d2      	uxtb	r2, r2
     7f0:	440b      	add	r3, r1
     7f2:	761a      	strb	r2, [r3, #24]
     7f4:	e00d      	b.n	812 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     7f6:	f24e 1300 	movw	r3, #57600	; 0xe100
     7fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7fe:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
     802:	683a      	ldr	r2, [r7, #0]
     804:	b2d2      	uxtb	r2, r2
     806:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     80a:	b2d2      	uxtb	r2, r2
     80c:	440b      	add	r3, r1
     80e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
     812:	f107 070c 	add.w	r7, r7, #12
     816:	46bd      	mov	sp, r7
     818:	bc80      	pop	{r7}
     81a:	4770      	bx	lr

0000081c <MSS_TIM64_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM64_init( mss_timer_mode_t mode )
{
     81c:	b580      	push	{r7, lr}
     81e:	b082      	sub	sp, #8
     820:	af00      	add	r7, sp, #0
     822:	4603      	mov	r3, r0
     824:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );         /* disable timer 1 interrupt within NVIC */
     826:	f04f 0014 	mov.w	r0, #20
     82a:	f7ff ff8d 	bl	748 <NVIC_DisableIRQ>
    NVIC_DisableIRQ( Timer2_IRQn );         /* disable timer 2 interrupt within NVIC */
     82e:	f04f 0015 	mov.w	r0, #21
     832:	f7ff ff89 	bl	748 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     836:	f242 0300 	movw	r3, #8192	; 0x2000
     83a:	f2ce 0304 	movt	r3, #57348	; 0xe004
     83e:	f242 0200 	movw	r2, #8192	; 0x2000
     842:	f2ce 0204 	movt	r2, #57348	; 0xe004
     846:	6b12      	ldr	r2, [r2, #48]	; 0x30
     848:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     84c:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 1U;                     /* switch to 64 bits mode */
     84e:	f245 0300 	movw	r3, #20480	; 0x5000
     852:	f2c4 0300 	movt	r3, #16384	; 0x4000
     856:	f04f 0201 	mov.w	r2, #1
     85a:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM64ENABLE = 0U;            /* disable timer */
     85c:	f240 0300 	movw	r3, #0
     860:	f2c4 230a 	movt	r3, #16906	; 0x420a
     864:	f04f 0200 	mov.w	r2, #0
     868:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    TIMER_BITBAND->TIM64INTEN = 0U;             /* disable interrupt */
     86c:	f240 0300 	movw	r3, #0
     870:	f2c4 230a 	movt	r3, #16906	; 0x420a
     874:	f04f 0200 	mov.w	r2, #0
     878:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
    TIMER_BITBAND->TIM64MODE = (uint32_t)mode;  /* set mode (continuous/one-shot) */
     87c:	f240 0300 	movw	r3, #0
     880:	f2c4 230a 	movt	r3, #16906	; 0x420a
     884:	79fa      	ldrb	r2, [r7, #7]
     886:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    
    TIMER->TIM1_RIS = 1U;                   /* clear timer 1 interrupt */
     88a:	f245 0300 	movw	r3, #20480	; 0x5000
     88e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     892:	f04f 0201 	mov.w	r2, #1
     896:	611a      	str	r2, [r3, #16]
    TIMER->TIM2_RIS = 1U;                   /* clear timer 2 interrupt */
     898:	f245 0300 	movw	r3, #20480	; 0x5000
     89c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8a0:	f04f 0201 	mov.w	r2, #1
     8a4:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer1_IRQn );    /* clear timer 1 interrupt within NVIC */
     8a6:	f04f 0014 	mov.w	r0, #20
     8aa:	f7ff ff6b 	bl	784 <NVIC_ClearPendingIRQ>
    NVIC_ClearPendingIRQ( Timer2_IRQn );    /* clear timer 2 interrupt within NVIC */
     8ae:	f04f 0015 	mov.w	r0, #21
     8b2:	f7ff ff67 	bl	784 <NVIC_ClearPendingIRQ>
}
     8b6:	f107 0708 	add.w	r7, r7, #8
     8ba:	46bd      	mov	sp, r7
     8bc:	bd80      	pop	{r7, pc}
     8be:	bf00      	nop

000008c0 <MSS_TIM64_start>:
  The MSS_TIM64_start() function enables the 64-bit timer and starts its
  down-counter decrementing from the load_value specified in previous calls to
  the MSS_TIM64_load_immediate() or MSS_TIM64_load_background() functions.
 */
static __INLINE void MSS_TIM64_start( void )
{
     8c0:	b480      	push	{r7}
     8c2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM64ENABLE = 1U;    /* enable timer */
     8c4:	f240 0300 	movw	r3, #0
     8c8:	f2c4 230a 	movt	r3, #16906	; 0x420a
     8cc:	f04f 0201 	mov.w	r2, #1
     8d0:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
     8d4:	46bd      	mov	sp, r7
     8d6:	bc80      	pop	{r7}
     8d8:	4770      	bx	lr
     8da:	bf00      	nop

000008dc <MSS_TIM64_load_immediate>:
static __INLINE void MSS_TIM64_load_immediate
(
    uint32_t load_value_u,
    uint32_t load_value_l
)
{
     8dc:	b480      	push	{r7}
     8de:	b083      	sub	sp, #12
     8e0:	af00      	add	r7, sp, #0
     8e2:	6078      	str	r0, [r7, #4]
     8e4:	6039      	str	r1, [r7, #0]
    TIMER->TIM64_LOADVAL_U = load_value_u;
     8e6:	f245 0300 	movw	r3, #20480	; 0x5000
     8ea:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8ee:	687a      	ldr	r2, [r7, #4]
     8f0:	639a      	str	r2, [r3, #56]	; 0x38
    TIMER->TIM64_LOADVAL_L = load_value_l;
     8f2:	f245 0300 	movw	r3, #20480	; 0x5000
     8f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8fa:	683a      	ldr	r2, [r7, #0]
     8fc:	63da      	str	r2, [r3, #60]	; 0x3c
}
     8fe:	f107 070c 	add.w	r7, r7, #12
     902:	46bd      	mov	sp, r7
     904:	bc80      	pop	{r7}
     906:	4770      	bx	lr

00000908 <main>:
|   (O)            (+)              (O)   |\n\r \
\_______________________________________/"


int main(void)
{
     908:	b580      	push	{r7, lr}
     90a:	b082      	sub	sp, #8
     90c:	af02      	add	r7, sp, #8
	/* Configure the NVIC, LED outputs and button inputs. */
	prvSetupHardware();
     90e:	f000 f90d 	bl	b2c <prvSetupHardware>

	/* Create the queue. */
	xQueue = xQueueCreate( mainQUEUE_LENGTH, sizeof( unsigned long ) );
     912:	f04f 0001 	mov.w	r0, #1
     916:	f04f 0104 	mov.w	r1, #4
     91a:	f04f 0200 	mov.w	r2, #0
     91e:	f00e fc47 	bl	f1b0 <xQueueGenericCreate>
     922:	4602      	mov	r2, r0
     924:	f240 53f8 	movw	r3, #1528	; 0x5f8
     928:	f2c2 0300 	movt	r3, #8192	; 0x2000
     92c:	601a      	str	r2, [r3, #0]

	if( xQueue != NULL )
     92e:	f240 53f8 	movw	r3, #1528	; 0x5f8
     932:	f2c2 0300 	movt	r3, #8192	; 0x2000
     936:	681b      	ldr	r3, [r3, #0]
     938:	2b00      	cmp	r3, #0
     93a:	d068      	beq.n	a0e <main+0x106>
	{

		xTaskCreate( prvQueueReceiveTask, "Rx", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_RECEIVE_TASK_PRIORITY, NULL );
     93c:	f04f 0302 	mov.w	r3, #2
     940:	9300      	str	r3, [sp, #0]
     942:	f04f 0300 	mov.w	r3, #0
     946:	9301      	str	r3, [sp, #4]
     948:	f640 20f5 	movw	r0, #2805	; 0xaf5
     94c:	f2c0 0000 	movt	r0, #0
     950:	f64a 6188 	movw	r1, #44680	; 0xae88
     954:	f2c0 0101 	movt	r1, #1
     958:	f04f 025a 	mov.w	r2, #90	; 0x5a
     95c:	f04f 0300 	mov.w	r3, #0
     960:	f00f fdfe 	bl	10560 <xTaskCreate>
		xTaskCreate( prvQueueSendTask, "TX", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_SEND_TASK_PRIORITY, NULL );
     964:	f04f 0301 	mov.w	r3, #1
     968:	9300      	str	r3, [sp, #0]
     96a:	f04f 0300 	mov.w	r3, #0
     96e:	9301      	str	r3, [sp, #4]
     970:	f640 2089 	movw	r0, #2697	; 0xa89
     974:	f2c0 0000 	movt	r0, #0
     978:	f64a 618c 	movw	r1, #44684	; 0xae8c
     97c:	f2c0 0101 	movt	r1, #1
     980:	f04f 025a 	mov.w	r2, #90	; 0x5a
     984:	f04f 0300 	mov.w	r3, #0
     988:	f00f fdea 	bl	10560 <xTaskCreate>
		//printf( "\n\r********* Welcome to the Measurement System  *********\n\r" );


		/* Create the software timer that performs the 'check' functionality,
		as described at the top of this file. */
		xCheckTimer = xTimerCreate( "CheckTimer",					/* A text name, purely to help debugging. */
     98c:	f640 2311 	movw	r3, #2577	; 0xa11
     990:	f2c0 0300 	movt	r3, #0
     994:	9300      	str	r3, [sp, #0]
     996:	f64a 6090 	movw	r0, #44688	; 0xae90
     99a:	f2c0 0001 	movt	r0, #1
     99e:	f640 31b8 	movw	r1, #3000	; 0xbb8
     9a2:	f04f 0201 	mov.w	r2, #1
     9a6:	f04f 0300 	mov.w	r3, #0
     9aa:	f012 fcc9 	bl	13340 <xTimerCreate>
     9ae:	4602      	mov	r2, r0
     9b0:	f240 53fc 	movw	r3, #1532	; 0x5fc
     9b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9b8:	601a      	str	r2, [r3, #0]
									( void * ) 0,					/* The ID is not used, so can be set to anything. */
									prvCheckTimerCallback			/* The callback function that inspects the status of all the other tasks. */
								  );

		/* Create the web server task. */
		xTaskCreate( vuIP_Task, "uIP", mainuIP_STACK_SIZE, NULL, mainuIP_TASK_PRIORITY, NULL );
     9ba:	f04f 0302 	mov.w	r3, #2
     9be:	9300      	str	r3, [sp, #0]
     9c0:	f04f 0300 	mov.w	r3, #0
     9c4:	9301      	str	r3, [sp, #4]
     9c6:	f640 7035 	movw	r0, #3893	; 0xf35
     9ca:	f2c0 0000 	movt	r0, #0
     9ce:	f64a 619c 	movw	r1, #44700	; 0xae9c
     9d2:	f2c0 0101 	movt	r1, #1
     9d6:	f44f 7287 	mov.w	r2, #270	; 0x10e
     9da:	f04f 0300 	mov.w	r3, #0
     9de:	f00f fdbf 	bl	10560 <xTaskCreate>

		xTaskCreate( uart_task, "uart_task" ,configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+1, NULL);
     9e2:	f04f 0301 	mov.w	r3, #1
     9e6:	9300      	str	r3, [sp, #0]
     9e8:	f04f 0300 	mov.w	r3, #0
     9ec:	9301      	str	r3, [sp, #4]
     9ee:	f640 4029 	movw	r0, #3113	; 0xc29
     9f2:	f2c0 0000 	movt	r0, #0
     9f6:	f64a 61a0 	movw	r1, #44704	; 0xaea0
     9fa:	f2c0 0101 	movt	r1, #1
     9fe:	f04f 025a 	mov.w	r2, #90	; 0x5a
     a02:	f04f 0300 	mov.w	r3, #0
     a06:	f00f fdab 	bl	10560 <xTaskCreate>


		/* Start the tasks and timer running. */
		vTaskStartScheduler();
     a0a:	f010 fc19 	bl	11240 <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
     a0e:	e7fe      	b.n	a0e <main+0x106>

00000a10 <prvCheckTimerCallback>:




static void prvCheckTimerCallback( TimerHandle_t xTimer )
{
     a10:	b580      	push	{r7, lr}
     a12:	b084      	sub	sp, #16
     a14:	af02      	add	r7, sp, #8
     a16:	6078      	str	r0, [r7, #4]

	/* Have any errors been latch in pcStatusMessage?  If so, shorten the
	period of the check timer to mainERROR_CHECK_TIMER_PERIOD_MS milliseconds.
	This will result in an increase in the rate at which mainCHECK_LED
	toggles. */
	if( pcStatusMessage != NULL )
     a18:	f240 6300 	movw	r3, #1536	; 0x600
     a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a20:	681b      	ldr	r3, [r3, #0]
     a22:	2b00      	cmp	r3, #0
     a24:	d010      	beq.n	a48 <prvCheckTimerCallback+0x38>
	{
		/* This call to xTimerChangePeriod() uses a zero block time.  Functions
		called from inside of a timer callback function must *never* attempt
		to block. */
		xTimerChangePeriod( xCheckTimer, ( mainERROR_CHECK_TIMER_PERIOD_MS ), mainDONT_BLOCK );
     a26:	f240 53fc 	movw	r3, #1532	; 0x5fc
     a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a2e:	681b      	ldr	r3, [r3, #0]
     a30:	f04f 0200 	mov.w	r2, #0
     a34:	9200      	str	r2, [sp, #0]
     a36:	4618      	mov	r0, r3
     a38:	f04f 0104 	mov.w	r1, #4
     a3c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     a40:	f04f 0300 	mov.w	r3, #0
     a44:	f012 fcce 	bl	133e4 <xTimerGenericCommand>
	}
}
     a48:	f107 0708 	add.w	r7, r7, #8
     a4c:	46bd      	mov	sp, r7
     a4e:	bd80      	pop	{r7, pc}

00000a50 <GPIO8_IRQHandler>:

/*-----------------------------------------------------------*/

/* The ISR executed when the user button is pushed. */
void GPIO8_IRQHandler( void )
{
     a50:	b580      	push	{r7, lr}
     a52:	b082      	sub	sp, #8
     a54:	af00      	add	r7, sp, #0
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
     a56:	f04f 0300 	mov.w	r3, #0
     a5a:	607b      	str	r3, [r7, #4]

//DO SOMETHING IF INTERUPTED BY BUTTON ON GPIO8 (SW1)


	/* Clear the interrupt before leaving. */
    MSS_GPIO_clear_irq( MSS_GPIO_8 );
     a5c:	f04f 0008 	mov.w	r0, #8
     a60:	f003 fbac 	bl	41bc <MSS_GPIO_clear_irq>
	/* If calling xTimerResetFromISR() caused a task (in this case the timer
	service/daemon task) to unblock, and the unblocked task has a priority
	higher than or equal to the task that was interrupted, then
	xHigherPriorityTaskWoken will now be set to pdTRUE, and calling
	portEND_SWITCHING_ISR() will ensure the unblocked task runs next. */
	portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
     a64:	687b      	ldr	r3, [r7, #4]
     a66:	2b00      	cmp	r3, #0
     a68:	d00a      	beq.n	a80 <GPIO8_IRQHandler+0x30>
     a6a:	f64e 5304 	movw	r3, #60676	; 0xed04
     a6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
     a76:	601a      	str	r2, [r3, #0]
     a78:	f3bf 8f4f 	dsb	sy
     a7c:	f3bf 8f6f 	isb	sy
}
     a80:	f107 0708 	add.w	r7, r7, #8
     a84:	46bd      	mov	sp, r7
     a86:	bd80      	pop	{r7, pc}

00000a88 <prvQueueSendTask>:
/*-----------------------------------------------------------*/

static void prvQueueSendTask( void *pvParameters )
{
     a88:	b590      	push	{r4, r7, lr}
     a8a:	b087      	sub	sp, #28
     a8c:	af02      	add	r7, sp, #8
     a8e:	6078      	str	r0, [r7, #4]
TickType_t xNextWakeTime;
const unsigned long ulValueToSend = 100UL;
     a90:	f04f 0364 	mov.w	r3, #100	; 0x64
     a94:	60bb      	str	r3, [r7, #8]
	/* The timer command queue will have been filled when the timer test tasks
	were created in main() (this is part of the test they perform).  Therefore,
	while the check timer can be created in main(), it cannot be started from
	main().  Once the scheduler has started, the timer service task will drain
	the command queue, and now the check timer can be started successfully. */
	xTimerStart( xCheckTimer, portMAX_DELAY );
     a96:	f240 53fc 	movw	r3, #1532	; 0x5fc
     a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a9e:	681c      	ldr	r4, [r3, #0]
     aa0:	f010 fd24 	bl	114ec <xTaskGetTickCount>
     aa4:	4603      	mov	r3, r0
     aa6:	f04f 32ff 	mov.w	r2, #4294967295
     aaa:	9200      	str	r2, [sp, #0]
     aac:	4620      	mov	r0, r4
     aae:	f04f 0101 	mov.w	r1, #1
     ab2:	461a      	mov	r2, r3
     ab4:	f04f 0300 	mov.w	r3, #0
     ab8:	f012 fc94 	bl	133e4 <xTimerGenericCommand>

	/* Initialise xNextWakeTime - this only needs to be done once. */
	xNextWakeTime = xTaskGetTickCount();
     abc:	f010 fd16 	bl	114ec <xTaskGetTickCount>
     ac0:	4603      	mov	r3, r0
     ac2:	60fb      	str	r3, [r7, #12]
	{
		/* Place this task in the blocked state until it is time to run again.
		The block time is specified in ticks, the constant used converts ticks
		to ms.  While in the Blocked state this task will not consume any CPU
		time. */
		vTaskDelayUntil( &xNextWakeTime, mainQUEUE_SEND_FREQUENCY_MS );
     ac4:	f107 030c 	add.w	r3, r7, #12
     ac8:	4618      	mov	r0, r3
     aca:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
     ace:	f00f ff89 	bl	109e4 <vTaskDelayUntil>

		/* Send to the queue - causing the queue receive task to unblock and
		toggle an LED.  0 is used as the block time so the sending operation
		will not block - it shouldn't need to block as the queue should always
		be empty at this point in the code. */
		xQueueSend( xQueue, &ulValueToSend, mainDONT_BLOCK );
     ad2:	f240 53f8 	movw	r3, #1528	; 0x5f8
     ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ada:	681a      	ldr	r2, [r3, #0]
     adc:	f107 0308 	add.w	r3, r7, #8
     ae0:	4610      	mov	r0, r2
     ae2:	4619      	mov	r1, r3
     ae4:	f04f 0200 	mov.w	r2, #0
     ae8:	f04f 0300 	mov.w	r3, #0
     aec:	f00e fc74 	bl	f3d8 <xQueueGenericSend>
	}
     af0:	e7e8      	b.n	ac4 <prvQueueSendTask+0x3c>
     af2:	bf00      	nop

00000af4 <prvQueueReceiveTask>:
}
/*-----------------------------------------------------------*/

static void prvQueueReceiveTask( void *pvParameters )
{
     af4:	b580      	push	{r7, lr}
     af6:	b084      	sub	sp, #16
     af8:	af00      	add	r7, sp, #0
     afa:	6078      	str	r0, [r7, #4]
     afc:	e000      	b.n	b00 <prvQueueReceiveTask+0xc>
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
		}
	}
     afe:	bf00      	nop
	for( ;; )
	{
		/* Wait until something arrives in the queue - this task will block
		indefinitely provided INCLUDE_vTaskSuspend is set to 1 in
		FreeRTOSConfig.h. */
		xQueueReceive( xQueue, &ulReceivedValue, portMAX_DELAY );
     b00:	f240 53f8 	movw	r3, #1528	; 0x5f8
     b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b08:	681a      	ldr	r2, [r3, #0]
     b0a:	f107 030c 	add.w	r3, r7, #12
     b0e:	4610      	mov	r0, r2
     b10:	4619      	mov	r1, r3
     b12:	f04f 32ff 	mov.w	r2, #4294967295
     b16:	f00e feaf 	bl	f878 <xQueueReceive>

		/*  To get here something must have been received from the queue, but
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
     b1a:	68fb      	ldr	r3, [r7, #12]
     b1c:	2b64      	cmp	r3, #100	; 0x64
     b1e:	d1ee      	bne.n	afe <prvQueueReceiveTask+0xa>
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
     b20:	f04f 0005 	mov.w	r0, #5
     b24:	f7ff fd86 	bl	634 <vParTestToggleLED>
		}
	}
     b28:	e7ea      	b.n	b00 <prvQueueReceiveTask+0xc>
     b2a:	bf00      	nop

00000b2c <prvSetupHardware>:
}
/*-----------------------------------------------------------*/


static void prvSetupHardware( void )
{
     b2c:	b580      	push	{r7, lr}
     b2e:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
     b30:	f009 fa8a 	bl	a048 <SystemCoreClockUpdate>


	/* Configure the GPIO for the LEDs. */
	vParTestInitialise();
     b34:	f7ff fcc4 	bl	4c0 <vParTestInitialise>

    MSS_UART_init
     b38:	f64a 1088 	movw	r0, #43400	; 0xa988
     b3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b40:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     b44:	f04f 0203 	mov.w	r2, #3
     b48:	f001 f836 	bl	1bb8 <MSS_UART_init>
        MSS_UART_57600_BAUD,
        MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
    );

	/* ACE Initialization */
	ACE_init();
     b4c:	f008 fa84 	bl	9058 <ACE_init>

	/* Setup the GPIO and the NVIC for the switch used in this simple demo. */
	NVIC_SetPriority( GPIO8_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
     b50:	f04f 0028 	mov.w	r0, #40	; 0x28
     b54:	f04f 0105 	mov.w	r1, #5
     b58:	f7ff fe32 	bl	7c0 <NVIC_SetPriority>
    NVIC_EnableIRQ( GPIO8_IRQn );
     b5c:	f04f 0028 	mov.w	r0, #40	; 0x28
     b60:	f7ff fdd6 	bl	710 <NVIC_EnableIRQ>
    MSS_GPIO_config( MSS_GPIO_8, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE );
     b64:	f04f 0008 	mov.w	r0, #8
     b68:	f04f 0162 	mov.w	r1, #98	; 0x62
     b6c:	f003 f9fa 	bl	3f64 <MSS_GPIO_config>
    MSS_GPIO_enable_irq( MSS_GPIO_8 );
     b70:	f04f 0008 	mov.w	r0, #8
     b74:	f003 fac8 	bl	4108 <MSS_GPIO_enable_irq>
}
     b78:	bd80      	pop	{r7, pc}
     b7a:	bf00      	nop

00000b7c <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
     b7c:	b480      	push	{r7}
     b7e:	af00      	add	r7, sp, #0
	/* Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	for( ;; );
     b80:	e7fe      	b.n	b80 <vApplicationMallocFailedHook+0x4>
     b82:	bf00      	nop

00000b84 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
     b84:	b480      	push	{r7}
     b86:	b085      	sub	sp, #20
     b88:	af00      	add	r7, sp, #0
     b8a:	6078      	str	r0, [r7, #4]
     b8c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
     b8e:	f04f 0328 	mov.w	r3, #40	; 0x28
     b92:	f383 8811 	msr	BASEPRI, r3
     b96:	f3bf 8f6f 	isb	sy
     b9a:	f3bf 8f4f 	dsb	sy
     b9e:	60fb      	str	r3, [r7, #12]

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
	for( ;; );
     ba0:	e7fe      	b.n	ba0 <vApplicationStackOverflowHook+0x1c>
     ba2:	bf00      	nop

00000ba4 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
     ba4:	b580      	push	{r7, lr}
     ba6:	b082      	sub	sp, #8
     ba8:	af00      	add	r7, sp, #0
volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amount of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
     baa:	f013 f91b 	bl	13de4 <xPortGetFreeHeapSize>
     bae:	4603      	mov	r3, r0
     bb0:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
     bb2:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
     bb4:	f107 0708 	add.w	r7, r7, #8
     bb8:	46bd      	mov	sp, r7
     bba:	bd80      	pop	{r7, pc}

00000bbc <pcGetTaskStatusMessage>:
/*-----------------------------------------------------------*/

char *pcGetTaskStatusMessage( void )
{
     bbc:	b480      	push	{r7}
     bbe:	af00      	add	r7, sp, #0
	/* Not bothered about a critical section here although technically because
	of the task priorities the pointer could change it will be atomic if not
	near atomic and its not critical. */
	if( pcStatusMessage == NULL )
     bc0:	f240 6300 	movw	r3, #1536	; 0x600
     bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bc8:	681b      	ldr	r3, [r3, #0]
     bca:	2b00      	cmp	r3, #0
     bcc:	d104      	bne.n	bd8 <pcGetTaskStatusMessage+0x1c>
	{
		return "All tasks running without error";
     bce:	f64a 63ac 	movw	r3, #44716	; 0xaeac
     bd2:	f2c0 0301 	movt	r3, #1
     bd6:	e004      	b.n	be2 <pcGetTaskStatusMessage+0x26>
	}
	else
	{
		return ( char * ) pcStatusMessage;
     bd8:	f240 6300 	movw	r3, #1536	; 0x600
     bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     be0:	681b      	ldr	r3, [r3, #0]
	}
}
     be2:	4618      	mov	r0, r3
     be4:	46bd      	mov	sp, r7
     be6:	bc80      	pop	{r7}
     be8:	4770      	bx	lr
     bea:	bf00      	nop

00000bec <vMainConfigureTimerForRunTimeStats>:
/*-----------------------------------------------------------*/

void vMainConfigureTimerForRunTimeStats( void )
{
     bec:	b580      	push	{r7, lr}
     bee:	b082      	sub	sp, #8
     bf0:	af00      	add	r7, sp, #0
const unsigned long ulMax32BitValue = 0xffffffffUL;
     bf2:	f04f 33ff 	mov.w	r3, #4294967295
     bf6:	607b      	str	r3, [r7, #4]

	MSS_TIM64_init( MSS_TIMER_PERIODIC_MODE );
     bf8:	f04f 0000 	mov.w	r0, #0
     bfc:	f7ff fe0e 	bl	81c <MSS_TIM64_init>
	MSS_TIM64_load_immediate( ulMax32BitValue, ulMax32BitValue );
     c00:	6878      	ldr	r0, [r7, #4]
     c02:	6879      	ldr	r1, [r7, #4]
     c04:	f7ff fe6a 	bl	8dc <MSS_TIM64_load_immediate>
	MSS_TIM64_start();
     c08:	f7ff fe5a 	bl	8c0 <MSS_TIM64_start>
}
     c0c:	f107 0708 	add.w	r7, r7, #8
     c10:	46bd      	mov	sp, r7
     c12:	bd80      	pop	{r7, pc}

00000c14 <ulGetRunTimeCounterValue>:
/*-----------------------------------------------------------*/

unsigned long ulGetRunTimeCounterValue( void )
{
     c14:	b480      	push	{r7}
     c16:	af00      	add	r7, sp, #0
	return 0UL;
     c18:	f04f 0300 	mov.w	r3, #0
}
     c1c:	4618      	mov	r0, r3
     c1e:	46bd      	mov	sp, r7
     c20:	bc80      	pop	{r7}
     c22:	4770      	bx	lr
     c24:	0000      	lsls	r0, r0, #0
	...

00000c28 <uart_task>:


void uart_task(void *para)
{
     c28:	b580      	push	{r7, lr}
     c2a:	b088      	sub	sp, #32
     c2c:	af00      	add	r7, sp, #0
     c2e:	6078      	str	r0, [r7, #4]
	uart_string_print((uint8_t *) "\n********* Welcome to the Measurement System  *********\n\r");
     c30:	f64a 60cc 	movw	r0, #44748	; 0xaecc
     c34:	f2c0 0001 	movt	r0, #1
     c38:	f009 fc82 	bl	a540 <uart_string_print>

	for( ;; )
		{
			uart_string_print((uint8_t *)"\n\r");
     c3c:	f64a 7008 	movw	r0, #44808	; 0xaf08
     c40:	f2c0 0001 	movt	r0, #1
     c44:	f009 fc7c 	bl	a540 <uart_string_print>
			uart_string_print((uint8_t *) "********* SmartFusion Play Menu **************\n\r" );
     c48:	f64a 700c 	movw	r0, #44812	; 0xaf0c
     c4c:	f2c0 0001 	movt	r0, #1
     c50:	f009 fc76 	bl	a540 <uart_string_print>
			uart_string_print((uint8_t *) "********* 0.  Multimeter *********************\n\r" );
     c54:	f64a 7040 	movw	r0, #44864	; 0xaf40
     c58:	f2c0 0001 	movt	r0, #1
     c5c:	f009 fc70 	bl	a540 <uart_string_print>
			uart_string_print((uint8_t *) "\n");
     c60:	f64a 7074 	movw	r0, #44916	; 0xaf74
     c64:	f2c0 0001 	movt	r0, #1
     c68:	f009 fc6a 	bl	a540 <uart_string_print>

	        do
	        {
	            rx_size = MSS_UART_get_rx(&g_mss_uart0, &key, 1);
     c6c:	f64a 1088 	movw	r0, #43400	; 0xa988
     c70:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c74:	f240 6104 	movw	r1, #1540	; 0x604
     c78:	f2c2 0100 	movt	r1, #8192	; 0x2000
     c7c:	f04f 0201 	mov.w	r2, #1
     c80:	f001 fa16 	bl	20b0 <MSS_UART_get_rx>
     c84:	4603      	mov	r3, r0
     c86:	b2da      	uxtb	r2, r3
     c88:	f240 6305 	movw	r3, #1541	; 0x605
     c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c90:	701a      	strb	r2, [r3, #0]
	        }while(rx_size == 0);
     c92:	f240 6305 	movw	r3, #1541	; 0x605
     c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c9a:	781b      	ldrb	r3, [r3, #0]
     c9c:	2b00      	cmp	r3, #0
     c9e:	d0e5      	beq.n	c6c <uart_task+0x44>

	        rx_size = 0;
     ca0:	f240 6305 	movw	r3, #1541	; 0x605
     ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ca8:	f04f 0200 	mov.w	r2, #0
     cac:	701a      	strb	r2, [r3, #0]
	        inMultimeter = 0;
     cae:	f64a 1351 	movw	r3, #43345	; 0xa951
     cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cb6:	f04f 0200 	mov.w	r2, #0
     cba:	701a      	strb	r2, [r3, #0]
	        switch(key)
     cbc:	f240 6304 	movw	r3, #1540	; 0x604
     cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cc4:	781b      	ldrb	r3, [r3, #0]
     cc6:	2b30      	cmp	r3, #48	; 0x30
     cc8:	d116      	bne.n	cf8 <uart_task+0xd0>
	            case MULTIMETER:
	            {
	                //inWebTask = 0;
	                //inLedTask = 0;

	                std_menu = 0;
     cca:	f64a 1350 	movw	r3, #43344	; 0xa950
     cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cd2:	f04f 0200 	mov.w	r2, #0
     cd6:	701a      	strb	r2, [r3, #0]
	                char voltage_str[20];
//	                char voltage_val_str[5];
//	                strcpy(voltage_str, "Voltage: ");
//	                fprintf(voltage_val_str, "%5.2f", 42.6);
//	                strcat(voltage_str,voltage_val_str);
	                gcvt(55.3, 6, voltage_str);
     cd8:	f107 030c 	add.w	r3, r7, #12
     cdc:	a10e      	add	r1, pc, #56	; (adr r1, d18 <uart_task+0xf0>)
     cde:	e9d1 0100 	ldrd	r0, r1, [r1]
     ce2:	f04f 0206 	mov.w	r2, #6
     ce6:	f013 ff3b 	bl	14b60 <gcvt>
	                //strcat(voltage_str, " mV");

	                uart_string_print((uint8_t *)voltage_str);
     cea:	f107 030c 	add.w	r3, r7, #12
     cee:	4618      	mov	r0, r3
     cf0:	f009 fc26 	bl	a540 <uart_string_print>

	                break;
     cf4:	bf00      	nop
	            	uart_string_print((uint8_t *)"**** Please Enter Your Choice      ****** \n\r");
	                break;
	            }

	        }
		}
     cf6:	e7a1      	b.n	c3c <uart_task+0x14>
	                break;
	            }

	            default:  /* If selected key is out of range */
	            {
	            	uart_string_print((uint8_t *)"Invalid Key \n\r");
     cf8:	f64a 7078 	movw	r0, #44920	; 0xaf78
     cfc:	f2c0 0001 	movt	r0, #1
     d00:	f009 fc1e 	bl	a540 <uart_string_print>
	            	uart_string_print((uint8_t *)"**** Please Enter Your Choice      ****** \n\r");
     d04:	f64a 7088 	movw	r0, #44936	; 0xaf88
     d08:	f2c0 0001 	movt	r0, #1
     d0c:	f009 fc18 	bl	a540 <uart_string_print>
	                break;
	            }

	        }
		}
     d10:	e794      	b.n	c3c <uart_task+0x14>
     d12:	bf00      	nop
     d14:	f3af 8000 	nop.w
     d18:	66666666 	.word	0x66666666
     d1c:	404ba666 	.word	0x404ba666

00000d20 <convert_lm35_result_to_temp>:
/* Driver Includes */
/**************************************************************************/

#include "../drivers/mss_ace/mss_ace.h"

float convert_lm35_result_to_temp(ace_channel_handle_t ext_temp_channel ,uint16_t adc_result){
     d20:	b580      	push	{r7, lr}
     d22:	b084      	sub	sp, #16
     d24:	af00      	add	r7, sp, #0
     d26:	4602      	mov	r2, r0
     d28:	460b      	mov	r3, r1
     d2a:	71fa      	strb	r2, [r7, #7]
     d2c:	80bb      	strh	r3, [r7, #4]
	 float real_temp;
	 real_temp = ((float)ACE_convert_to_mV( ext_temp_channel,adc_result )/(float)10)-1;
     d2e:	79fa      	ldrb	r2, [r7, #7]
     d30:	88bb      	ldrh	r3, [r7, #4]
     d32:	4610      	mov	r0, r2
     d34:	4619      	mov	r1, r3
     d36:	f006 fa3d 	bl	71b4 <ACE_convert_to_mV>
     d3a:	4603      	mov	r3, r0
     d3c:	4618      	mov	r0, r3
     d3e:	f013 fd6b 	bl	14818 <__aeabi_i2f>
     d42:	4603      	mov	r3, r0
     d44:	4618      	mov	r0, r3
     d46:	4908      	ldr	r1, [pc, #32]	; (d68 <convert_lm35_result_to_temp+0x48>)
     d48:	f013 fe6e 	bl	14a28 <__aeabi_fdiv>
     d4c:	4603      	mov	r3, r0
     d4e:	4618      	mov	r0, r3
     d50:	4906      	ldr	r1, [pc, #24]	; (d6c <convert_lm35_result_to_temp+0x4c>)
     d52:	f013 fcab 	bl	146ac <__aeabi_fsub>
     d56:	4603      	mov	r3, r0
     d58:	60fb      	str	r3, [r7, #12]
	 return real_temp;
     d5a:	68fb      	ldr	r3, [r7, #12]
}
     d5c:	4618      	mov	r0, r3
     d5e:	f107 0710 	add.w	r7, r7, #16
     d62:	46bd      	mov	sp, r7
     d64:	bd80      	pop	{r7, pc}
     d66:	bf00      	nop
     d68:	41200000 	.word	0x41200000
     d6c:	3f800000 	.word	0x3f800000

00000d70 <get_internal_temp>:

float get_internal_temp(void)
{
     d70:	b580      	push	{r7, lr}
     d72:	b082      	sub	sp, #8
     d74:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t internal_temp_channel;
		 internal_temp_channel = (ace_channel_handle_t)2;
     d76:	f04f 0302 	mov.w	r3, #2
     d7a:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( internal_temp_channel );
     d7c:	78fb      	ldrb	r3, [r7, #3]
     d7e:	4618      	mov	r0, r3
     d80:	f008 ff94 	bl	9cac <ACE_get_ppe_sample>
     d84:	4603      	mov	r3, r0
     d86:	803b      	strh	r3, [r7, #0]
		 float real_temperature_value_tc;
		 real_temperature_value_tc = (float)ACE_convert_to_Celsius( internal_temp_channel,adc_result )/(float)10;
     d88:	78fa      	ldrb	r2, [r7, #3]
     d8a:	883b      	ldrh	r3, [r7, #0]
     d8c:	4610      	mov	r0, r2
     d8e:	4619      	mov	r1, r3
     d90:	f006 fb68 	bl	7464 <ACE_convert_to_Celsius>
     d94:	4603      	mov	r3, r0
     d96:	4618      	mov	r0, r3
     d98:	f013 fd3e 	bl	14818 <__aeabi_i2f>
     d9c:	4603      	mov	r3, r0
     d9e:	4618      	mov	r0, r3
     da0:	4905      	ldr	r1, [pc, #20]	; (db8 <get_internal_temp+0x48>)
     da2:	f013 fe41 	bl	14a28 <__aeabi_fdiv>
     da6:	4603      	mov	r3, r0
     da8:	607b      	str	r3, [r7, #4]

		 return real_temperature_value_tc;
     daa:	687b      	ldr	r3, [r7, #4]
}
     dac:	4618      	mov	r0, r3
     dae:	f107 0708 	add.w	r7, r7, #8
     db2:	46bd      	mov	sp, r7
     db4:	bd80      	pop	{r7, pc}
     db6:	bf00      	nop
     db8:	41200000 	.word	0x41200000

00000dbc <get_pot_voltage>:

float get_pot_voltage(void)
{
     dbc:	b580      	push	{r7, lr}
     dbe:	b082      	sub	sp, #8
     dc0:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t pot_voltage_channel;
		 pot_voltage_channel = (ace_channel_handle_t) 1;
     dc2:	f04f 0301 	mov.w	r3, #1
     dc6:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( pot_voltage_channel );
     dc8:	78fb      	ldrb	r3, [r7, #3]
     dca:	4618      	mov	r0, r3
     dcc:	f008 ff6e 	bl	9cac <ACE_get_ppe_sample>
     dd0:	4603      	mov	r3, r0
     dd2:	803b      	strh	r3, [r7, #0]
		 float real_voltage_uv;
		 real_voltage_uv = (float)ACE_convert_to_mV( pot_voltage_channel,adc_result )/(float)1000;
     dd4:	78fa      	ldrb	r2, [r7, #3]
     dd6:	883b      	ldrh	r3, [r7, #0]
     dd8:	4610      	mov	r0, r2
     dda:	4619      	mov	r1, r3
     ddc:	f006 f9ea 	bl	71b4 <ACE_convert_to_mV>
     de0:	4603      	mov	r3, r0
     de2:	4618      	mov	r0, r3
     de4:	f013 fd18 	bl	14818 <__aeabi_i2f>
     de8:	4603      	mov	r3, r0
     dea:	4618      	mov	r0, r3
     dec:	4905      	ldr	r1, [pc, #20]	; (e04 <get_pot_voltage+0x48>)
     dee:	f013 fe1b 	bl	14a28 <__aeabi_fdiv>
     df2:	4603      	mov	r3, r0
     df4:	607b      	str	r3, [r7, #4]

		 return real_voltage_uv;
     df6:	687b      	ldr	r3, [r7, #4]
}
     df8:	4618      	mov	r0, r3
     dfa:	f107 0708 	add.w	r7, r7, #8
     dfe:	46bd      	mov	sp, r7
     e00:	bd80      	pop	{r7, pc}
     e02:	bf00      	nop
     e04:	447a0000 	.word	0x447a0000

00000e08 <get_external_temp>:

float get_external_temp(void)
{
     e08:	b580      	push	{r7, lr}
     e0a:	b082      	sub	sp, #8
     e0c:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t ext_temp_channel;
		 ext_temp_channel = (ace_channel_handle_t) 3;
     e0e:	f04f 0303 	mov.w	r3, #3
     e12:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( ext_temp_channel );
     e14:	78fb      	ldrb	r3, [r7, #3]
     e16:	4618      	mov	r0, r3
     e18:	f008 ff48 	bl	9cac <ACE_get_ppe_sample>
     e1c:	4603      	mov	r3, r0
     e1e:	803b      	strh	r3, [r7, #0]
		 float real_temp;
		 real_temp = convert_lm35_result_to_temp(ext_temp_channel,adc_result);
     e20:	78fa      	ldrb	r2, [r7, #3]
     e22:	883b      	ldrh	r3, [r7, #0]
     e24:	4610      	mov	r0, r2
     e26:	4619      	mov	r1, r3
     e28:	f7ff ff7a 	bl	d20 <convert_lm35_result_to_temp>
     e2c:	4603      	mov	r3, r0
     e2e:	607b      	str	r3, [r7, #4]

		 return real_temp;
     e30:	687b      	ldr	r3, [r7, #4]
}
     e32:	4618      	mov	r0, r3
     e34:	f107 0708 	add.w	r7, r7, #8
     e38:	46bd      	mov	sp, r7
     e3a:	bd80      	pop	{r7, pc}

00000e3c <get_avg_external_temp>:

float get_avg_external_temp(void)
{
     e3c:	b580      	push	{r7, lr}
     e3e:	b082      	sub	sp, #8
     e40:	af00      	add	r7, sp, #0
	float short_avg_temp;
	 int a;
	   /* for loop execution */
	   for( a = 0; a < 5; a = a + 1 ){
     e42:	f04f 0300 	mov.w	r3, #0
     e46:	607b      	str	r3, [r7, #4]
     e48:	e010      	b.n	e6c <get_avg_external_temp+0x30>
		   short_avg_temp = short_avg_temp + get_external_temp();
     e4a:	f7ff ffdd 	bl	e08 <get_external_temp>
     e4e:	4603      	mov	r3, r0
     e50:	6838      	ldr	r0, [r7, #0]
     e52:	4619      	mov	r1, r3
     e54:	f013 fc2c 	bl	146b0 <__addsf3>
     e58:	4603      	mov	r3, r0
     e5a:	603b      	str	r3, [r7, #0]
		   vTaskDelay(5); //configTICK_RATE_HZ	=1000 (5ms delay)
     e5c:	f04f 0005 	mov.w	r0, #5
     e60:	f00f fe48 	bl	10af4 <vTaskDelay>
float get_avg_external_temp(void)
{
	float short_avg_temp;
	 int a;
	   /* for loop execution */
	   for( a = 0; a < 5; a = a + 1 ){
     e64:	687b      	ldr	r3, [r7, #4]
     e66:	f103 0301 	add.w	r3, r3, #1
     e6a:	607b      	str	r3, [r7, #4]
     e6c:	687b      	ldr	r3, [r7, #4]
     e6e:	2b04      	cmp	r3, #4
     e70:	ddeb      	ble.n	e4a <get_avg_external_temp+0xe>
		   short_avg_temp = short_avg_temp + get_external_temp();
		   vTaskDelay(5); //configTICK_RATE_HZ	=1000 (5ms delay)
	   }
	   short_avg_temp=short_avg_temp/5.0;
     e72:	6838      	ldr	r0, [r7, #0]
     e74:	4905      	ldr	r1, [pc, #20]	; (e8c <get_avg_external_temp+0x50>)
     e76:	f013 fdd7 	bl	14a28 <__aeabi_fdiv>
     e7a:	4603      	mov	r3, r0
     e7c:	603b      	str	r3, [r7, #0]

	return short_avg_temp;
     e7e:	683b      	ldr	r3, [r7, #0]
}
     e80:	4618      	mov	r0, r3
     e82:	f107 0708 	add.w	r7, r7, #8
     e86:	46bd      	mov	sp, r7
     e88:	bd80      	pop	{r7, pc}
     e8a:	bf00      	nop
     e8c:	40a00000 	.word	0x40a00000

00000e90 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     e90:	b480      	push	{r7}
     e92:	b083      	sub	sp, #12
     e94:	af00      	add	r7, sp, #0
     e96:	4603      	mov	r3, r0
     e98:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     e9a:	f24e 1300 	movw	r3, #57600	; 0xe100
     e9e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     ea2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     ea6:	ea4f 1252 	mov.w	r2, r2, lsr #5
     eaa:	88f9      	ldrh	r1, [r7, #6]
     eac:	f001 011f 	and.w	r1, r1, #31
     eb0:	f04f 0001 	mov.w	r0, #1
     eb4:	fa00 f101 	lsl.w	r1, r0, r1
     eb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     ebc:	f107 070c 	add.w	r7, r7, #12
     ec0:	46bd      	mov	sp, r7
     ec2:	bc80      	pop	{r7}
     ec4:	4770      	bx	lr
     ec6:	bf00      	nop

00000ec8 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
     ec8:	b480      	push	{r7}
     eca:	b083      	sub	sp, #12
     ecc:	af00      	add	r7, sp, #0
     ece:	4603      	mov	r3, r0
     ed0:	6039      	str	r1, [r7, #0]
     ed2:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
     ed4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
     ed8:	2b00      	cmp	r3, #0
     eda:	da10      	bge.n	efe <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
     edc:	f64e 5300 	movw	r3, #60672	; 0xed00
     ee0:	f2ce 0300 	movt	r3, #57344	; 0xe000
     ee4:	88fa      	ldrh	r2, [r7, #6]
     ee6:	f002 020f 	and.w	r2, r2, #15
     eea:	f1a2 0104 	sub.w	r1, r2, #4
     eee:	683a      	ldr	r2, [r7, #0]
     ef0:	b2d2      	uxtb	r2, r2
     ef2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     ef6:	b2d2      	uxtb	r2, r2
     ef8:	440b      	add	r3, r1
     efa:	761a      	strb	r2, [r3, #24]
     efc:	e00d      	b.n	f1a <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     efe:	f24e 1300 	movw	r3, #57600	; 0xe100
     f02:	f2ce 0300 	movt	r3, #57344	; 0xe000
     f06:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
     f0a:	683a      	ldr	r2, [r7, #0]
     f0c:	b2d2      	uxtb	r2, r2
     f0e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     f12:	b2d2      	uxtb	r2, r2
     f14:	440b      	add	r3, r1
     f16:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
     f1a:	f107 070c 	add.w	r7, r7, #12
     f1e:	46bd      	mov	sp, r7
     f20:	bc80      	pop	{r7}
     f22:	4770      	bx	lr

00000f24 <clock_time>:
QueueHandle_t xEMACEventQueue = NULL;

/*-----------------------------------------------------------*/

clock_time_t clock_time( void )
{
     f24:	b580      	push	{r7, lr}
     f26:	af00      	add	r7, sp, #0
	return xTaskGetTickCount();
     f28:	f010 fae0 	bl	114ec <xTaskGetTickCount>
     f2c:	4603      	mov	r3, r0
}
     f2e:	4618      	mov	r0, r3
     f30:	bd80      	pop	{r7, pc}
     f32:	bf00      	nop

00000f34 <vuIP_Task>:
/*-----------------------------------------------------------*/

void vuIP_Task( void *pvParameters )
{
     f34:	b590      	push	{r4, r7, lr}
     f36:	b087      	sub	sp, #28
     f38:	af00      	add	r7, sp, #0
     f3a:	6078      	str	r0, [r7, #4]
portBASE_TYPE i;
unsigned long ulNewEvent = 0UL, ulUIP_Events = 0UL;
     f3c:	f04f 0300 	mov.w	r3, #0
     f40:	60bb      	str	r3, [r7, #8]
     f42:	f04f 0300 	mov.w	r3, #0
     f46:	613b      	str	r3, [r7, #16]

	/* Just to prevent compiler warnings about the unused parameter. */
	( void ) pvParameters;

	/* Initialise the uIP stack, configuring for web server usage. */
	prvInitialise_uIP();
     f48:	f000 f8fe 	bl	1148 <prvInitialise_uIP>

	/* Initialise the MAC and PHY. */
	prvInitEmac();
     f4c:	f000 fa06 	bl	135c <prvInitEmac>
     f50:	e000      	b.n	f54 <vuIP_Task+0x20>
		if( ulUIP_Events == pdFALSE )
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
			ulUIP_Events |= ulNewEvent;
		}
	}
     f52:	bf00      	nop
	prvInitEmac();

	for( ;; )
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();
     f54:	f003 ffea 	bl	4f2c <MSS_MAC_rx_packet>
     f58:	4603      	mov	r3, r0
     f5a:	617b      	str	r3, [r7, #20]

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
     f5c:	697b      	ldr	r3, [r7, #20]
     f5e:	2b00      	cmp	r3, #0
     f60:	dd4f      	ble.n	1002 <PROCESS_STACK_SIZE+0x2>
     f62:	f240 632c 	movw	r3, #1580	; 0x62c
     f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f6a:	681b      	ldr	r3, [r3, #0]
     f6c:	2b00      	cmp	r3, #0
     f6e:	d048      	beq.n	1002 <PROCESS_STACK_SIZE+0x2>
		{
			uip_len = ( u16_t ) lPacketLength;
     f70:	697b      	ldr	r3, [r7, #20]
     f72:	b29a      	uxth	r2, r3
     f74:	f64a 33cc 	movw	r3, #43980	; 0xabcc
     f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f7c:	801a      	strh	r2, [r3, #0]

			/* Standard uIP loop taken from the uIP manual. */
			if( xHeader->type == htons( UIP_ETHTYPE_IP ) )
     f7e:	f240 632c 	movw	r3, #1580	; 0x62c
     f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f86:	681b      	ldr	r3, [r3, #0]
     f88:	7b1a      	ldrb	r2, [r3, #12]
     f8a:	7b5b      	ldrb	r3, [r3, #13]
     f8c:	ea4f 2303 	mov.w	r3, r3, lsl #8
     f90:	ea43 0302 	orr.w	r3, r3, r2
     f94:	b29c      	uxth	r4, r3
     f96:	f44f 6000 	mov.w	r0, #2048	; 0x800
     f9a:	f00c fb15 	bl	d5c8 <htons>
     f9e:	4603      	mov	r3, r0
     fa0:	429c      	cmp	r4, r3
     fa2:	d10f      	bne.n	fc4 <vuIP_Task+0x90>
			{
				uip_arp_ipin();
				uip_input();
     fa4:	f04f 0001 	mov.w	r0, #1
     fa8:	f00a fa36 	bl	b418 <uip_process>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
     fac:	f64a 33cc 	movw	r3, #43980	; 0xabcc
     fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fb4:	881b      	ldrh	r3, [r3, #0]
     fb6:	2b00      	cmp	r3, #0
     fb8:	d028      	beq.n	100c <PROCESS_STACK_SIZE+0xc>
				{
					uip_arp_out();
     fba:	f00c fefb 	bl	ddb4 <uip_arp_out>
					vEMACWrite();
     fbe:	f000 f9eb 	bl	1398 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
     fc2:	e028      	b.n	1016 <PROCESS_STACK_SIZE+0x16>
				{
					uip_arp_out();
					vEMACWrite();
				}
			}
			else if( xHeader->type == htons( UIP_ETHTYPE_ARP ) )
     fc4:	f240 632c 	movw	r3, #1580	; 0x62c
     fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fcc:	681b      	ldr	r3, [r3, #0]
     fce:	7b1a      	ldrb	r2, [r3, #12]
     fd0:	7b5b      	ldrb	r3, [r3, #13]
     fd2:	ea4f 2303 	mov.w	r3, r3, lsl #8
     fd6:	ea43 0302 	orr.w	r3, r3, r2
     fda:	b29c      	uxth	r4, r3
     fdc:	f640 0006 	movw	r0, #2054	; 0x806
     fe0:	f00c faf2 	bl	d5c8 <htons>
     fe4:	4603      	mov	r3, r0
     fe6:	429c      	cmp	r4, r3
     fe8:	d112      	bne.n	1010 <PROCESS_STACK_SIZE+0x10>
			{
				uip_arp_arpin();
     fea:	f00c fd5f 	bl	daac <uip_arp_arpin>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
     fee:	f64a 33cc 	movw	r3, #43980	; 0xabcc
     ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ff6:	881b      	ldrh	r3, [r3, #0]
     ff8:	2b00      	cmp	r3, #0
     ffa:	d00b      	beq.n	1014 <PROCESS_STACK_SIZE+0x14>
				{
					vEMACWrite();
     ffc:	f000 f9cc 	bl	1398 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    1000:	e009      	b.n	1016 <PROCESS_STACK_SIZE+0x16>
			}
		}
		else
		{
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
    1002:	693b      	ldr	r3, [r7, #16]
    1004:	f023 0301 	bic.w	r3, r3, #1
    1008:	613b      	str	r3, [r7, #16]
    100a:	e004      	b.n	1016 <PROCESS_STACK_SIZE+0x16>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    100c:	bf00      	nop
    100e:	e002      	b.n	1016 <PROCESS_STACK_SIZE+0x16>
    1010:	bf00      	nop
    1012:	e000      	b.n	1016 <PROCESS_STACK_SIZE+0x16>
    1014:	bf00      	nop
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
		}

		/* Statements to be executed if the TCP/IP period timer has expired. */
		if( ( ulUIP_Events & uipPERIODIC_TIMER_EVENT ) != 0UL )
    1016:	693b      	ldr	r3, [r7, #16]
    1018:	f003 0308 	and.w	r3, r3, #8
    101c:	2b00      	cmp	r3, #0
    101e:	d033      	beq.n	1088 <PROCESS_STACK_SIZE+0x88>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;
    1020:	693b      	ldr	r3, [r7, #16]
    1022:	f023 0308 	bic.w	r3, r3, #8
    1026:	613b      	str	r3, [r7, #16]

			if( uip_buf != NULL )
    1028:	f240 632c 	movw	r3, #1580	; 0x62c
    102c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1030:	681b      	ldr	r3, [r3, #0]
    1032:	2b00      	cmp	r3, #0
    1034:	d028      	beq.n	1088 <PROCESS_STACK_SIZE+0x88>
			{
				for( i = 0; i < UIP_CONNS; i++ )
    1036:	f04f 0300 	mov.w	r3, #0
    103a:	60fb      	str	r3, [r7, #12]
    103c:	e021      	b.n	1082 <PROCESS_STACK_SIZE+0x82>
				{
					uip_periodic( i );
    103e:	68fb      	ldr	r3, [r7, #12]
    1040:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    1044:	fb02 f203 	mul.w	r2, r2, r3
    1048:	f64a 33e4 	movw	r3, #44004	; 0xabe4
    104c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1050:	441a      	add	r2, r3
    1052:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    1056:	f2c2 0300 	movt	r3, #8192	; 0x2000
    105a:	601a      	str	r2, [r3, #0]
    105c:	f04f 0002 	mov.w	r0, #2
    1060:	f00a f9da 	bl	b418 <uip_process>

					/* If the above function invocation resulted in data that
					should be sent out on the network, the global variable
					uip_len is set to a value > 0. */
					if( uip_len > 0 )
    1064:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    1068:	f2c2 0300 	movt	r3, #8192	; 0x2000
    106c:	881b      	ldrh	r3, [r3, #0]
    106e:	2b00      	cmp	r3, #0
    1070:	d003      	beq.n	107a <PROCESS_STACK_SIZE+0x7a>
					{
						uip_arp_out();
    1072:	f00c fe9f 	bl	ddb4 <uip_arp_out>
						vEMACWrite();
    1076:	f000 f98f 	bl	1398 <vEMACWrite>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;

			if( uip_buf != NULL )
			{
				for( i = 0; i < UIP_CONNS; i++ )
    107a:	68fb      	ldr	r3, [r7, #12]
    107c:	f103 0301 	add.w	r3, r3, #1
    1080:	60fb      	str	r3, [r7, #12]
    1082:	68fb      	ldr	r3, [r7, #12]
    1084:	2b27      	cmp	r3, #39	; 0x27
    1086:	ddda      	ble.n	103e <PROCESS_STACK_SIZE+0x3e>
				}
			}
		}

		/* Statements to be executed if the ARP timer has expired. */
		if( ( ulUIP_Events & uipARP_TIMER_EVENT ) != 0 )
    1088:	693b      	ldr	r3, [r7, #16]
    108a:	f003 0304 	and.w	r3, r3, #4
    108e:	2b00      	cmp	r3, #0
    1090:	d005      	beq.n	109e <PROCESS_STACK_SIZE+0x9e>
		{
			ulUIP_Events &= ~uipARP_TIMER_EVENT;
    1092:	693b      	ldr	r3, [r7, #16]
    1094:	f023 0304 	bic.w	r3, r3, #4
    1098:	613b      	str	r3, [r7, #16]
			uip_arp_timer();
    109a:	f00c fb55 	bl	d748 <uip_arp_timer>
		}

		/* If all latched events have been cleared - block until another event
		occurs. */
		if( ulUIP_Events == pdFALSE )
    109e:	693b      	ldr	r3, [r7, #16]
    10a0:	2b00      	cmp	r3, #0
    10a2:	f47f af56 	bne.w	f52 <vuIP_Task+0x1e>
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
    10a6:	f240 630c 	movw	r3, #1548	; 0x60c
    10aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10ae:	681a      	ldr	r2, [r3, #0]
    10b0:	f107 0308 	add.w	r3, r7, #8
    10b4:	4610      	mov	r0, r2
    10b6:	4619      	mov	r1, r3
    10b8:	f04f 32ff 	mov.w	r2, #4294967295
    10bc:	f00e fbdc 	bl	f878 <xQueueReceive>
			ulUIP_Events |= ulNewEvent;
    10c0:	68bb      	ldr	r3, [r7, #8]
    10c2:	693a      	ldr	r2, [r7, #16]
    10c4:	ea42 0303 	orr.w	r3, r2, r3
    10c8:	613b      	str	r3, [r7, #16]
		}
	}
    10ca:	e743      	b.n	f54 <vuIP_Task+0x20>

000010cc <prvSetMACAddress>:
}
/*-----------------------------------------------------------*/

static void prvSetMACAddress( void )
{
    10cc:	b480      	push	{r7}
    10ce:	b083      	sub	sp, #12
    10d0:	af00      	add	r7, sp, #0
struct uip_eth_addr xAddr;

	/* Configure the MAC address in the uIP stack. */
	xAddr.addr[ 0 ] = configMAC_ADDR0;
    10d2:	f04f 0300 	mov.w	r3, #0
    10d6:	703b      	strb	r3, [r7, #0]
	xAddr.addr[ 1 ] = configMAC_ADDR1;
    10d8:	f04f 0312 	mov.w	r3, #18
    10dc:	707b      	strb	r3, [r7, #1]
	xAddr.addr[ 2 ] = configMAC_ADDR2;
    10de:	f04f 0313 	mov.w	r3, #19
    10e2:	70bb      	strb	r3, [r7, #2]
	xAddr.addr[ 3 ] = configMAC_ADDR3;
    10e4:	f04f 0310 	mov.w	r3, #16
    10e8:	70fb      	strb	r3, [r7, #3]
	xAddr.addr[ 4 ] = configMAC_ADDR4;
    10ea:	f04f 0315 	mov.w	r3, #21
    10ee:	713b      	strb	r3, [r7, #4]
	xAddr.addr[ 5 ] = configMAC_ADDR5;
    10f0:	f04f 0311 	mov.w	r3, #17
    10f4:	717b      	strb	r3, [r7, #5]
	uip_setethaddr( xAddr );
    10f6:	783a      	ldrb	r2, [r7, #0]
    10f8:	f642 7304 	movw	r3, #12036	; 0x2f04
    10fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1100:	701a      	strb	r2, [r3, #0]
    1102:	787a      	ldrb	r2, [r7, #1]
    1104:	f642 7304 	movw	r3, #12036	; 0x2f04
    1108:	f2c2 0300 	movt	r3, #8192	; 0x2000
    110c:	705a      	strb	r2, [r3, #1]
    110e:	78ba      	ldrb	r2, [r7, #2]
    1110:	f642 7304 	movw	r3, #12036	; 0x2f04
    1114:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1118:	709a      	strb	r2, [r3, #2]
    111a:	78fa      	ldrb	r2, [r7, #3]
    111c:	f642 7304 	movw	r3, #12036	; 0x2f04
    1120:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1124:	70da      	strb	r2, [r3, #3]
    1126:	793a      	ldrb	r2, [r7, #4]
    1128:	f642 7304 	movw	r3, #12036	; 0x2f04
    112c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1130:	711a      	strb	r2, [r3, #4]
    1132:	797a      	ldrb	r2, [r7, #5]
    1134:	f642 7304 	movw	r3, #12036	; 0x2f04
    1138:	f2c2 0300 	movt	r3, #8192	; 0x2000
    113c:	715a      	strb	r2, [r3, #5]
}
    113e:	f107 070c 	add.w	r7, r7, #12
    1142:	46bd      	mov	sp, r7
    1144:	bc80      	pop	{r7}
    1146:	4770      	bx	lr

00001148 <prvInitialise_uIP>:
/*-----------------------------------------------------------*/

static void prvInitialise_uIP( void )
{
    1148:	b580      	push	{r7, lr}
    114a:	b088      	sub	sp, #32
    114c:	af02      	add	r7, sp, #8
uip_ipaddr_t xIPAddr;
TimerHandle_t xARPTimer, xPeriodicTimer;

	uip_init();
    114e:	f009 ff45 	bl	afdc <uip_init>
	uip_ipaddr( &xIPAddr, configIP_ADDR0, configIP_ADDR1, configIP_ADDR2, configIP_ADDR3 );
    1152:	f06f 033f 	mvn.w	r3, #63	; 0x3f
    1156:	713b      	strb	r3, [r7, #4]
    1158:	f06f 0357 	mvn.w	r3, #87	; 0x57
    115c:	717b      	strb	r3, [r7, #5]
    115e:	f04f 0300 	mov.w	r3, #0
    1162:	71bb      	strb	r3, [r7, #6]
    1164:	f06f 0337 	mvn.w	r3, #55	; 0x37
    1168:	71fb      	strb	r3, [r7, #7]
	uip_sethostaddr( &xIPAddr );
    116a:	793a      	ldrb	r2, [r7, #4]
    116c:	f64c 4354 	movw	r3, #52308	; 0xcc54
    1170:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1174:	701a      	strb	r2, [r3, #0]
    1176:	797a      	ldrb	r2, [r7, #5]
    1178:	f64c 4354 	movw	r3, #52308	; 0xcc54
    117c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1180:	705a      	strb	r2, [r3, #1]
    1182:	79ba      	ldrb	r2, [r7, #6]
    1184:	f64c 4354 	movw	r3, #52308	; 0xcc54
    1188:	f2c2 0300 	movt	r3, #8192	; 0x2000
    118c:	709a      	strb	r2, [r3, #2]
    118e:	79fa      	ldrb	r2, [r7, #7]
    1190:	f64c 4354 	movw	r3, #52308	; 0xcc54
    1194:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1198:	70da      	strb	r2, [r3, #3]
	uip_ipaddr( &xIPAddr, configNET_MASK0, configNET_MASK1, configNET_MASK2, configNET_MASK3 );
    119a:	f04f 33ff 	mov.w	r3, #4294967295
    119e:	713b      	strb	r3, [r7, #4]
    11a0:	f04f 33ff 	mov.w	r3, #4294967295
    11a4:	717b      	strb	r3, [r7, #5]
    11a6:	f04f 33ff 	mov.w	r3, #4294967295
    11aa:	71bb      	strb	r3, [r7, #6]
    11ac:	f04f 0300 	mov.w	r3, #0
    11b0:	71fb      	strb	r3, [r7, #7]
	uip_setnetmask( &xIPAddr );
    11b2:	793a      	ldrb	r2, [r7, #4]
    11b4:	f64c 4350 	movw	r3, #52304	; 0xcc50
    11b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11bc:	701a      	strb	r2, [r3, #0]
    11be:	797a      	ldrb	r2, [r7, #5]
    11c0:	f64c 4350 	movw	r3, #52304	; 0xcc50
    11c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11c8:	705a      	strb	r2, [r3, #1]
    11ca:	79ba      	ldrb	r2, [r7, #6]
    11cc:	f64c 4350 	movw	r3, #52304	; 0xcc50
    11d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11d4:	709a      	strb	r2, [r3, #2]
    11d6:	79fa      	ldrb	r2, [r7, #7]
    11d8:	f64c 4350 	movw	r3, #52304	; 0xcc50
    11dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11e0:	70da      	strb	r2, [r3, #3]
	prvSetMACAddress();
    11e2:	f7ff ff73 	bl	10cc <prvSetMACAddress>
	httpd_init();
    11e6:	f00d fea9 	bl	ef3c <httpd_init>

	/* Create the queue used to sent TCP/IP events to the uIP stack. */
	xEMACEventQueue = xQueueCreate( uipEVENT_QUEUE_LENGTH, sizeof( unsigned long ) );
    11ea:	f04f 000a 	mov.w	r0, #10
    11ee:	f04f 0104 	mov.w	r1, #4
    11f2:	f04f 0200 	mov.w	r2, #0
    11f6:	f00d ffdb 	bl	f1b0 <xQueueGenericCreate>
    11fa:	4602      	mov	r2, r0
    11fc:	f240 630c 	movw	r3, #1548	; 0x60c
    1200:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1204:	601a      	str	r2, [r3, #0]

	/* Create and start the uIP timers. */
	xARPTimer = xTimerCreate( 	"ARPTimer", /* Just a name that is helpful for debugging, not used by the kernel. */
    1206:	f241 33ed 	movw	r3, #5101	; 0x13ed
    120a:	f2c0 0300 	movt	r3, #0
    120e:	9300      	str	r3, [sp, #0]
    1210:	f64a 70b8 	movw	r0, #44984	; 0xafb8
    1214:	f2c0 0001 	movt	r0, #1
    1218:	f242 7110 	movw	r1, #10000	; 0x2710
    121c:	f04f 0201 	mov.w	r2, #1
    1220:	f04f 0300 	mov.w	r3, #0
    1224:	f012 f88c 	bl	13340 <xTimerCreate>
    1228:	4603      	mov	r3, r0
    122a:	60bb      	str	r3, [r7, #8]
								pdTRUE, /* Autor-reload. */
								( void * ) uipARP_TIMER,
								prvUIPTimerCallback
							);

	xPeriodicTimer = xTimerCreate( 	"PeriodicTimer",
    122c:	f241 33ed 	movw	r3, #5101	; 0x13ed
    1230:	f2c0 0300 	movt	r3, #0
    1234:	9300      	str	r3, [sp, #0]
    1236:	f64a 70c4 	movw	r0, #44996	; 0xafc4
    123a:	f2c0 0001 	movt	r0, #1
    123e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
    1242:	f04f 0201 	mov.w	r2, #1
    1246:	f04f 0301 	mov.w	r3, #1
    124a:	f012 f879 	bl	13340 <xTimerCreate>
    124e:	4603      	mov	r3, r0
    1250:	60fb      	str	r3, [r7, #12]
									( void * ) uipPERIODIC_TIMER,
									prvUIPTimerCallback
								);

	/* Sanity check that the timers were indeed created. */
	configASSERT( xARPTimer );
    1252:	68bb      	ldr	r3, [r7, #8]
    1254:	2b00      	cmp	r3, #0
    1256:	d109      	bne.n	126c <prvInitialise_uIP+0x124>
    1258:	f04f 0328 	mov.w	r3, #40	; 0x28
    125c:	f383 8811 	msr	BASEPRI, r3
    1260:	f3bf 8f6f 	isb	sy
    1264:	f3bf 8f4f 	dsb	sy
    1268:	613b      	str	r3, [r7, #16]
    126a:	e7fe      	b.n	126a <prvInitialise_uIP+0x122>
	configASSERT( xPeriodicTimer );
    126c:	68fb      	ldr	r3, [r7, #12]
    126e:	2b00      	cmp	r3, #0
    1270:	d109      	bne.n	1286 <prvInitialise_uIP+0x13e>
    1272:	f04f 0328 	mov.w	r3, #40	; 0x28
    1276:	f383 8811 	msr	BASEPRI, r3
    127a:	f3bf 8f6f 	isb	sy
    127e:	f3bf 8f4f 	dsb	sy
    1282:	617b      	str	r3, [r7, #20]
    1284:	e7fe      	b.n	1284 <prvInitialise_uIP+0x13c>

	/* These commands will block indefinitely until they succeed, so there is
	no point in checking their return values. */
	xTimerStart( xARPTimer, portMAX_DELAY );
    1286:	f010 f931 	bl	114ec <xTaskGetTickCount>
    128a:	4603      	mov	r3, r0
    128c:	f04f 32ff 	mov.w	r2, #4294967295
    1290:	9200      	str	r2, [sp, #0]
    1292:	68b8      	ldr	r0, [r7, #8]
    1294:	f04f 0101 	mov.w	r1, #1
    1298:	461a      	mov	r2, r3
    129a:	f04f 0300 	mov.w	r3, #0
    129e:	f012 f8a1 	bl	133e4 <xTimerGenericCommand>
	xTimerStart( xPeriodicTimer, portMAX_DELAY );
    12a2:	f010 f923 	bl	114ec <xTaskGetTickCount>
    12a6:	4603      	mov	r3, r0
    12a8:	f04f 32ff 	mov.w	r2, #4294967295
    12ac:	9200      	str	r2, [sp, #0]
    12ae:	68f8      	ldr	r0, [r7, #12]
    12b0:	f04f 0101 	mov.w	r1, #1
    12b4:	461a      	mov	r2, r3
    12b6:	f04f 0300 	mov.w	r3, #0
    12ba:	f012 f893 	bl	133e4 <xTimerGenericCommand>
}
    12be:	f107 0718 	add.w	r7, r7, #24
    12c2:	46bd      	mov	sp, r7
    12c4:	bd80      	pop	{r7, pc}
    12c6:	bf00      	nop

000012c8 <prvEMACEventListener>:
/*-----------------------------------------------------------*/

static void prvEMACEventListener( unsigned long ulISREvents )
{
    12c8:	b580      	push	{r7, lr}
    12ca:	b086      	sub	sp, #24
    12cc:	af00      	add	r7, sp, #0
    12ce:	6078      	str	r0, [r7, #4]
long lHigherPriorityTaskWoken = pdFALSE;
    12d0:	f04f 0300 	mov.w	r3, #0
    12d4:	613b      	str	r3, [r7, #16]
const unsigned long ulRxEvent = uipETHERNET_RX_EVENT;
    12d6:	f04f 0301 	mov.w	r3, #1
    12da:	60fb      	str	r3, [r7, #12]

	/* Sanity check that the event queue was indeed created. */
	configASSERT( xEMACEventQueue );
    12dc:	f240 630c 	movw	r3, #1548	; 0x60c
    12e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12e4:	681b      	ldr	r3, [r3, #0]
    12e6:	2b00      	cmp	r3, #0
    12e8:	d109      	bne.n	12fe <prvEMACEventListener+0x36>
    12ea:	f04f 0328 	mov.w	r3, #40	; 0x28
    12ee:	f383 8811 	msr	BASEPRI, r3
    12f2:	f3bf 8f6f 	isb	sy
    12f6:	f3bf 8f4f 	dsb	sy
    12fa:	617b      	str	r3, [r7, #20]
    12fc:	e7fe      	b.n	12fc <prvEMACEventListener+0x34>

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_SEND ) != 0UL )
    12fe:	687b      	ldr	r3, [r7, #4]
    1300:	f003 0301 	and.w	r3, r3, #1
    1304:	b2db      	uxtb	r3, r3
    1306:	2b00      	cmp	r3, #0
    1308:	d001      	beq.n	130e <prvEMACEventListener+0x46>
	{
		/* An Ethernet Tx event has occurred. */
		MSS_MAC_FreeTxBuffers();
    130a:	f005 fad1 	bl	68b0 <MSS_MAC_FreeTxBuffers>
	}

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_RECEIVED ) != 0UL )
    130e:	687b      	ldr	r3, [r7, #4]
    1310:	f003 0302 	and.w	r3, r3, #2
    1314:	2b00      	cmp	r3, #0
    1316:	d00f      	beq.n	1338 <prvEMACEventListener+0x70>
	{
		/* An Ethernet Rx event has occurred. */
		xQueueSendFromISR( xEMACEventQueue, &ulRxEvent, &lHigherPriorityTaskWoken );
    1318:	f240 630c 	movw	r3, #1548	; 0x60c
    131c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1320:	6819      	ldr	r1, [r3, #0]
    1322:	f107 020c 	add.w	r2, r7, #12
    1326:	f107 0310 	add.w	r3, r7, #16
    132a:	4608      	mov	r0, r1
    132c:	4611      	mov	r1, r2
    132e:	461a      	mov	r2, r3
    1330:	f04f 0300 	mov.w	r3, #0
    1334:	f00e f968 	bl	f608 <xQueueGenericSendFromISR>
	}

	portEND_SWITCHING_ISR( lHigherPriorityTaskWoken );
    1338:	693b      	ldr	r3, [r7, #16]
    133a:	2b00      	cmp	r3, #0
    133c:	d00a      	beq.n	1354 <prvEMACEventListener+0x8c>
    133e:	f64e 5304 	movw	r3, #60676	; 0xed04
    1342:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1346:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    134a:	601a      	str	r2, [r3, #0]
    134c:	f3bf 8f4f 	dsb	sy
    1350:	f3bf 8f6f 	isb	sy
}
    1354:	f107 0718 	add.w	r7, r7, #24
    1358:	46bd      	mov	sp, r7
    135a:	bd80      	pop	{r7, pc}

0000135c <prvInitEmac>:
/*-----------------------------------------------------------*/

static void prvInitEmac( void )
{
    135c:	b580      	push	{r7, lr}
    135e:	b082      	sub	sp, #8
    1360:	af00      	add	r7, sp, #0
const unsigned char ucPHYAddress = 1;
    1362:	f04f 0301 	mov.w	r3, #1
    1366:	71fb      	strb	r3, [r7, #7]

	/* Initialise the MAC and PHY hardware. */
	MSS_MAC_init( ucPHYAddress );
    1368:	79fb      	ldrb	r3, [r7, #7]
    136a:	4618      	mov	r0, r3
    136c:	f002 ff90 	bl	4290 <MSS_MAC_init>

	/* Register the event listener.  The Ethernet interrupt handler will call
	this listener whenever an Rx or a Tx interrupt occurs. */
	MSS_MAC_set_callback( ( MSS_MAC_callback_t ) prvEMACEventListener );
    1370:	f241 20c9 	movw	r0, #4809	; 0x12c9
    1374:	f2c0 0000 	movt	r0, #0
    1378:	f004 f946 	bl	5608 <MSS_MAC_set_callback>

    /* Setup the EMAC and the NVIC for MAC interrupts. */
    NVIC_SetPriority( EthernetMAC_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
    137c:	f04f 0005 	mov.w	r0, #5
    1380:	f04f 0105 	mov.w	r1, #5
    1384:	f7ff fda0 	bl	ec8 <NVIC_SetPriority>
    NVIC_EnableIRQ( EthernetMAC_IRQn );
    1388:	f04f 0005 	mov.w	r0, #5
    138c:	f7ff fd80 	bl	e90 <NVIC_EnableIRQ>
}
    1390:	f107 0708 	add.w	r7, r7, #8
    1394:	46bd      	mov	sp, r7
    1396:	bd80      	pop	{r7, pc}

00001398 <vEMACWrite>:
/*-----------------------------------------------------------*/

void vEMACWrite( void )
{
    1398:	b580      	push	{r7, lr}
    139a:	b084      	sub	sp, #16
    139c:	af00      	add	r7, sp, #0
const long lMaxAttempts = 10;
    139e:	f04f 030a 	mov.w	r3, #10
    13a2:	607b      	str	r3, [r7, #4]
long lAttempt;
const TickType_t xShortDelay = ( 5 / portTICK_PERIOD_MS );
    13a4:	f04f 0305 	mov.w	r3, #5
    13a8:	60fb      	str	r3, [r7, #12]

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    13aa:	f04f 0300 	mov.w	r3, #0
    13ae:	60bb      	str	r3, [r7, #8]
    13b0:	e011      	b.n	13d6 <vEMACWrite+0x3e>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
    13b2:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    13b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13ba:	881b      	ldrh	r3, [r3, #0]
    13bc:	4618      	mov	r0, r3
    13be:	f003 fad9 	bl	4974 <MSS_MAC_tx_packet>
    13c2:	4603      	mov	r3, r0
    13c4:	2b00      	cmp	r3, #0
    13c6:	d10b      	bne.n	13e0 <vEMACWrite+0x48>
		{
			break;
		}
		else
		{
			vTaskDelay( xShortDelay );
    13c8:	68f8      	ldr	r0, [r7, #12]
    13ca:	f00f fb93 	bl	10af4 <vTaskDelay>

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    13ce:	68bb      	ldr	r3, [r7, #8]
    13d0:	f103 0301 	add.w	r3, r3, #1
    13d4:	60bb      	str	r3, [r7, #8]
    13d6:	68ba      	ldr	r2, [r7, #8]
    13d8:	687b      	ldr	r3, [r7, #4]
    13da:	429a      	cmp	r2, r3
    13dc:	dbe9      	blt.n	13b2 <vEMACWrite+0x1a>
    13de:	e000      	b.n	13e2 <vEMACWrite+0x4a>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
		{
			break;
    13e0:	bf00      	nop
		else
		{
			vTaskDelay( xShortDelay );
		}
	}
}
    13e2:	f107 0710 	add.w	r7, r7, #16
    13e6:	46bd      	mov	sp, r7
    13e8:	bd80      	pop	{r7, pc}
    13ea:	bf00      	nop

000013ec <prvUIPTimerCallback>:
/*-----------------------------------------------------------*/

static void prvUIPTimerCallback( TimerHandle_t xTimer )
{
    13ec:	b580      	push	{r7, lr}
    13ee:	b082      	sub	sp, #8
    13f0:	af00      	add	r7, sp, #0
    13f2:	6078      	str	r0, [r7, #4]
static const unsigned long ulPeriodicTimerExpired = uipPERIODIC_TIMER_EVENT;

	/* This is a time callback, so calls to xQueueSend() must not attempt to
	block.  As this callback is assigned to both the ARP and Periodic timers, the
	first thing to do is ascertain which timer it was that actually expired. */
	switch( ( int ) pvTimerGetTimerID( xTimer ) )
    13f4:	6878      	ldr	r0, [r7, #4]
    13f6:	f012 fba1 	bl	13b3c <pvTimerGetTimerID>
    13fa:	4603      	mov	r3, r0
    13fc:	2b00      	cmp	r3, #0
    13fe:	d002      	beq.n	1406 <prvUIPTimerCallback+0x1a>
    1400:	2b01      	cmp	r3, #1
    1402:	d011      	beq.n	1428 <prvUIPTimerCallback+0x3c>
    1404:	e020      	b.n	1448 <prvUIPTimerCallback+0x5c>
	{
		case uipARP_TIMER		:	xQueueSend( xEMACEventQueue, &ulARPTimerExpired, uipDONT_BLOCK );
    1406:	f240 630c 	movw	r3, #1548	; 0x60c
    140a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    140e:	681b      	ldr	r3, [r3, #0]
    1410:	4618      	mov	r0, r3
    1412:	f64a 71ec 	movw	r1, #45036	; 0xafec
    1416:	f2c0 0101 	movt	r1, #1
    141a:	f04f 0200 	mov.w	r2, #0
    141e:	f04f 0300 	mov.w	r3, #0
    1422:	f00d ffd9 	bl	f3d8 <xQueueGenericSend>
									break;
    1426:	e00f      	b.n	1448 <prvUIPTimerCallback+0x5c>

		case uipPERIODIC_TIMER	:	xQueueSend( xEMACEventQueue, &ulPeriodicTimerExpired, uipDONT_BLOCK );
    1428:	f240 630c 	movw	r3, #1548	; 0x60c
    142c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1430:	681b      	ldr	r3, [r3, #0]
    1432:	4618      	mov	r0, r3
    1434:	f64a 71f0 	movw	r1, #45040	; 0xaff0
    1438:	f2c0 0101 	movt	r1, #1
    143c:	f04f 0200 	mov.w	r2, #0
    1440:	f04f 0300 	mov.w	r3, #0
    1444:	f00d ffc8 	bl	f3d8 <xQueueGenericSend>
									break;

		default					:  	/* Should not get here. */
									break;
	}
}
    1448:	f107 0708 	add.w	r7, r7, #8
    144c:	46bd      	mov	sp, r7
    144e:	bd80      	pop	{r7, pc}

00001450 <vApplicationProcessFormInput>:
/*-----------------------------------------------------------*/

void vApplicationProcessFormInput( char *pcInputString )
{
    1450:	b580      	push	{r7, lr}
    1452:	b084      	sub	sp, #16
    1454:	af00      	add	r7, sp, #0
    1456:	6078      	str	r0, [r7, #4]
char *c;

	/* Only interested in processing form input if this is the IO page. */
	c = strstr( pcInputString, "control.shtml" );
    1458:	6878      	ldr	r0, [r7, #4]
    145a:	f64a 71d4 	movw	r1, #45012	; 0xafd4
    145e:	f2c0 0101 	movt	r1, #1
    1462:	f014 f919 	bl	15698 <strstr>
    1466:	4603      	mov	r3, r0
    1468:	60fb      	str	r3, [r7, #12]

	if( c )
    146a:	68fb      	ldr	r3, [r7, #12]
    146c:	2b00      	cmp	r3, #0
    146e:	d039      	beq.n	14e4 <vApplicationProcessFormInput+0x94>
	{
		/* Is there a command in the string? */
		c = strstr( pcInputString, "?" );
    1470:	6878      	ldr	r0, [r7, #4]
    1472:	f04f 013f 	mov.w	r1, #63	; 0x3f
    1476:	f013 fded 	bl	15054 <strchr>
    147a:	4603      	mov	r3, r0
    147c:	60fb      	str	r3, [r7, #12]
	    if( c )
    147e:	68fb      	ldr	r3, [r7, #12]
    1480:	2b00      	cmp	r3, #0
    1482:	d023      	beq.n	14cc <vApplicationProcessFormInput+0x7c>
	    {
			/* Turn the LED's on or off in accordance with the check box status. */
			if( strstr( c, "LED0=1" ) != NULL )
    1484:	68f8      	ldr	r0, [r7, #12]
    1486:	f64a 71e4 	movw	r1, #45028	; 0xafe4
    148a:	f2c0 0101 	movt	r1, #1
    148e:	f014 f903 	bl	15698 <strstr>
    1492:	4603      	mov	r3, r0
    1494:	2b00      	cmp	r3, #0
    1496:	d00c      	beq.n	14b2 <vApplicationProcessFormInput+0x62>
			{
				/* Turn the LEDs on. */
				vParTestSetLED( 3, 1 );
    1498:	f04f 0003 	mov.w	r0, #3
    149c:	f04f 0101 	mov.w	r1, #1
    14a0:	f7ff f838 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 1 );
    14a4:	f04f 0004 	mov.w	r0, #4
    14a8:	f04f 0101 	mov.w	r1, #1
    14ac:	f7ff f832 	bl	514 <vParTestSetLED>
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
				vParTestSetLED( 4, 0 );
    14b0:	e018      	b.n	14e4 <vApplicationProcessFormInput+0x94>
				vParTestSetLED( 4, 1 );
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
    14b2:	f04f 0003 	mov.w	r0, #3
    14b6:	f04f 0100 	mov.w	r1, #0
    14ba:	f7ff f82b 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 0 );
    14be:	f04f 0004 	mov.w	r0, #4
    14c2:	f04f 0100 	mov.w	r1, #0
    14c6:	f7ff f825 	bl	514 <vParTestSetLED>
    14ca:	e00b      	b.n	14e4 <vApplicationProcessFormInput+0x94>
			}
	    }
		else
		{
			/* Commands to turn LEDs off are not always explicit. */
			vParTestSetLED( 3, 0 );
    14cc:	f04f 0003 	mov.w	r0, #3
    14d0:	f04f 0100 	mov.w	r1, #0
    14d4:	f7ff f81e 	bl	514 <vParTestSetLED>
			vParTestSetLED( 4, 0 );
    14d8:	f04f 0004 	mov.w	r0, #4
    14dc:	f04f 0100 	mov.w	r1, #0
    14e0:	f7ff f818 	bl	514 <vParTestSetLED>
		}
	}
}
    14e4:	f107 0710 	add.w	r7, r7, #16
    14e8:	46bd      	mov	sp, r7
    14ea:	bd80      	pop	{r7, pc}

000014ec <nullfunction>:

float                            real_temperature_value_tc;

/*---------------------------------------------------------------------------*/
static PT_THREAD( nullfunction ( struct httpd_state *s, char *ptr ) )
{
    14ec:	b480      	push	{r7}
    14ee:	b085      	sub	sp, #20
    14f0:	af00      	add	r7, sp, #0
    14f2:	6078      	str	r0, [r7, #4]
    14f4:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    14f6:	f04f 0301 	mov.w	r3, #1
    14fa:	73fb      	strb	r3, [r7, #15]
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_END( &s->sout );
    14fc:	f04f 0300 	mov.w	r3, #0
    1500:	73fb      	strb	r3, [r7, #15]
    1502:	687b      	ldr	r3, [r7, #4]
    1504:	f04f 0200 	mov.w	r2, #0
    1508:	851a      	strh	r2, [r3, #40]	; 0x28
    150a:	f04f 0302 	mov.w	r3, #2
}
    150e:	4618      	mov	r0, r3
    1510:	f107 0714 	add.w	r7, r7, #20
    1514:	46bd      	mov	sp, r7
    1516:	bc80      	pop	{r7}
    1518:	4770      	bx	lr
    151a:	bf00      	nop

0000151c <httpd_cgi>:

/*---------------------------------------------------------------------------*/
httpd_cgifunction httpd_cgi( char *name )
{
    151c:	b590      	push	{r4, r7, lr}
    151e:	b085      	sub	sp, #20
    1520:	af00      	add	r7, sp, #0
    1522:	6078      	str	r0, [r7, #4]
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    1524:	f240 0310 	movw	r3, #16
    1528:	f2c2 0300 	movt	r3, #8192	; 0x2000
    152c:	60fb      	str	r3, [r7, #12]
    152e:	e019      	b.n	1564 <httpd_cgi+0x48>
	{
		if( strncmp((*f)->name, name, strlen((*f)->name)) == 0 )
    1530:	68fb      	ldr	r3, [r7, #12]
    1532:	681b      	ldr	r3, [r3, #0]
    1534:	681c      	ldr	r4, [r3, #0]
    1536:	68fb      	ldr	r3, [r7, #12]
    1538:	681b      	ldr	r3, [r3, #0]
    153a:	681b      	ldr	r3, [r3, #0]
    153c:	4618      	mov	r0, r3
    153e:	f013 fe47 	bl	151d0 <strlen>
    1542:	4603      	mov	r3, r0
    1544:	4620      	mov	r0, r4
    1546:	6879      	ldr	r1, [r7, #4]
    1548:	461a      	mov	r2, r3
    154a:	f013 fe71 	bl	15230 <strncmp>
    154e:	4603      	mov	r3, r0
    1550:	2b00      	cmp	r3, #0
    1552:	d103      	bne.n	155c <httpd_cgi+0x40>
		{
			return( *f )->function;
    1554:	68fb      	ldr	r3, [r7, #12]
    1556:	681b      	ldr	r3, [r3, #0]
    1558:	685b      	ldr	r3, [r3, #4]
    155a:	e00b      	b.n	1574 <httpd_cgi+0x58>
httpd_cgifunction httpd_cgi( char *name )
{
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    155c:	68fb      	ldr	r3, [r7, #12]
    155e:	f103 0304 	add.w	r3, r3, #4
    1562:	60fb      	str	r3, [r7, #12]
    1564:	68fb      	ldr	r3, [r7, #12]
    1566:	681b      	ldr	r3, [r3, #0]
    1568:	2b00      	cmp	r3, #0
    156a:	d1e1      	bne.n	1530 <httpd_cgi+0x14>
		{
			return( *f )->function;
		}
	}

	return nullfunction;
    156c:	f241 43ed 	movw	r3, #5357	; 0x14ed
    1570:	f2c0 0300 	movt	r3, #0
}
    1574:	4618      	mov	r0, r3
    1576:	f107 0714 	add.w	r7, r7, #20
    157a:	46bd      	mov	sp, r7
    157c:	bd90      	pop	{r4, r7, pc}
    157e:	bf00      	nop

00001580 <generate_tcp_stats>:
static const char	last_ack[] = /*  "LAST-ACK"*/ { 0x4c, 0x41, 0x53, 0x54, 0x2d, 0x41, 0x43, 0x4b, 0 };

static const char	*states[] = { closed, syn_rcvd, syn_sent, established, fin_wait_1, fin_wait_2, closing, time_wait, last_ack };

static unsigned short generate_tcp_stats( void *arg )
{
    1580:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1584:	b08e      	sub	sp, #56	; 0x38
    1586:	af0a      	add	r7, sp, #40	; 0x28
    1588:	6078      	str	r0, [r7, #4]
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    158a:	687b      	ldr	r3, [r7, #4]
    158c:	60fb      	str	r3, [r7, #12]

	conn = &uip_conns[s->count];
    158e:	68fb      	ldr	r3, [r7, #12]
    1590:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1594:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    1598:	fb02 f203 	mul.w	r2, r2, r3
    159c:	f64a 33e4 	movw	r3, #44004	; 0xabe4
    15a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15a4:	4413      	add	r3, r2
    15a6:	60bb      	str	r3, [r7, #8]
	return sprintf( ( char * ) uip_appdata,
    15a8:	f64a 33dc 	movw	r3, #43996	; 0xabdc
    15ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15b0:	681b      	ldr	r3, [r3, #0]
    15b2:	461e      	mov	r6, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
    15b4:	68bb      	ldr	r3, [r7, #8]
    15b6:	889b      	ldrh	r3, [r3, #4]
    15b8:	4618      	mov	r0, r3
    15ba:	f00c f805 	bl	d5c8 <htons>
    15be:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    15c0:	461d      	mov	r5, r3
    15c2:	68bb      	ldr	r3, [r7, #8]
    15c4:	881b      	ldrh	r3, [r3, #0]
    15c6:	4618      	mov	r0, r3
    15c8:	f00b fffe 	bl	d5c8 <htons>
    15cc:	4603      	mov	r3, r0
    15ce:	ea4f 2313 	mov.w	r3, r3, lsr #8
    15d2:	b29b      	uxth	r3, r3
    15d4:	461c      	mov	r4, r3
    15d6:	68bb      	ldr	r3, [r7, #8]
    15d8:	881b      	ldrh	r3, [r3, #0]
    15da:	4618      	mov	r0, r3
    15dc:	f00b fff4 	bl	d5c8 <htons>
    15e0:	4603      	mov	r3, r0
    15e2:	f003 09ff 	and.w	r9, r3, #255	; 0xff
    15e6:	68bb      	ldr	r3, [r7, #8]
    15e8:	885b      	ldrh	r3, [r3, #2]
    15ea:	4618      	mov	r0, r3
    15ec:	f00b ffec 	bl	d5c8 <htons>
    15f0:	4603      	mov	r3, r0
    15f2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    15f6:	b29b      	uxth	r3, r3
    15f8:	469a      	mov	sl, r3
    15fa:	68bb      	ldr	r3, [r7, #8]
    15fc:	885b      	ldrh	r3, [r3, #2]
    15fe:	4618      	mov	r0, r3
    1600:	f00b ffe2 	bl	d5c8 <htons>
    1604:	4603      	mov	r3, r0
    1606:	f003 08ff 	and.w	r8, r3, #255	; 0xff
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    160a:	68bb      	ldr	r3, [r7, #8]
    160c:	88db      	ldrh	r3, [r3, #6]
    160e:	4618      	mov	r0, r3
    1610:	f00b ffda 	bl	d5c8 <htons>
    1614:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1616:	469e      	mov	lr, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1618:	68bb      	ldr	r3, [r7, #8]
    161a:	7e5b      	ldrb	r3, [r3, #25]
    161c:	f003 020f 	and.w	r2, r3, #15
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1620:	f240 0324 	movw	r3, #36	; 0x24
    1624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1628:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    162c:	68bb      	ldr	r3, [r7, #8]
    162e:	7edb      	ldrb	r3, [r3, #27]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1630:	4618      	mov	r0, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1632:	68bb      	ldr	r3, [r7, #8]
    1634:	7e9b      	ldrb	r3, [r3, #26]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1636:	4619      	mov	r1, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    1638:	68bb      	ldr	r3, [r7, #8]
    163a:	8a1b      	ldrh	r3, [r3, #16]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    163c:	2b00      	cmp	r3, #0
    163e:	d002      	beq.n	1646 <generate_tcp_stats+0xc6>
    1640:	f04f 022a 	mov.w	r2, #42	; 0x2a
    1644:	e001      	b.n	164a <generate_tcp_stats+0xca>
    1646:	f04f 0220 	mov.w	r2, #32
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    164a:	68bb      	ldr	r3, [r7, #8]
    164c:	7e5b      	ldrb	r3, [r3, #25]
    164e:	f003 0310 	and.w	r3, r3, #16
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1652:	2b00      	cmp	r3, #0
    1654:	d002      	beq.n	165c <generate_tcp_stats+0xdc>
    1656:	f04f 0321 	mov.w	r3, #33	; 0x21
    165a:	e001      	b.n	1660 <generate_tcp_stats+0xe0>
    165c:	f04f 0320 	mov.w	r3, #32
    1660:	f8cd 9000 	str.w	r9, [sp]
    1664:	f8cd a004 	str.w	sl, [sp, #4]
    1668:	f8cd 8008 	str.w	r8, [sp, #8]
    166c:	f8cd e00c 	str.w	lr, [sp, #12]
    1670:	f8cd c010 	str.w	ip, [sp, #16]
    1674:	9005      	str	r0, [sp, #20]
    1676:	9106      	str	r1, [sp, #24]
    1678:	9207      	str	r2, [sp, #28]
    167a:	9308      	str	r3, [sp, #32]
    167c:	4630      	mov	r0, r6
    167e:	f24b 0128 	movw	r1, #45096	; 0xb028
    1682:	f2c0 0101 	movt	r1, #1
    1686:	462a      	mov	r2, r5
    1688:	4623      	mov	r3, r4
    168a:	f013 fc99 	bl	14fc0 <sprintf>
    168e:	4603      	mov	r3, r0
    1690:	b29b      	uxth	r3, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
}
    1692:	4618      	mov	r0, r3
    1694:	f107 0710 	add.w	r7, r7, #16
    1698:	46bd      	mov	sp, r7
    169a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    169e:	bf00      	nop

000016a0 <tcp_stats>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
    16a0:	b580      	push	{r7, lr}
    16a2:	b084      	sub	sp, #16
    16a4:	af00      	add	r7, sp, #0
    16a6:	6078      	str	r0, [r7, #4]
    16a8:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    16aa:	f04f 0301 	mov.w	r3, #1
    16ae:	73fb      	strb	r3, [r7, #15]
    16b0:	687b      	ldr	r3, [r7, #4]
    16b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    16b4:	2b00      	cmp	r3, #0
    16b6:	d002      	beq.n	16be <tcp_stats+0x1e>
    16b8:	2b8b      	cmp	r3, #139	; 0x8b
    16ba:	d01e      	beq.n	16fa <tcp_stats+0x5a>
    16bc:	e03c      	b.n	1738 <tcp_stats+0x98>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    16be:	687b      	ldr	r3, [r7, #4]
    16c0:	f04f 0200 	mov.w	r2, #0
    16c4:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    16c8:	e031      	b.n	172e <tcp_stats+0x8e>
	{
		if( (uip_conns[s->count].tcpstateflags & UIP_TS_MASK) != UIP_CLOSED )
    16ca:	687b      	ldr	r3, [r7, #4]
    16cc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    16d0:	461a      	mov	r2, r3
    16d2:	f64a 33e4 	movw	r3, #44004	; 0xabe4
    16d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16da:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    16de:	fb01 f202 	mul.w	r2, r1, r2
    16e2:	4413      	add	r3, r2
    16e4:	f103 0318 	add.w	r3, r3, #24
    16e8:	785b      	ldrb	r3, [r3, #1]
    16ea:	f003 030f 	and.w	r3, r3, #15
    16ee:	2b00      	cmp	r3, #0
    16f0:	d014      	beq.n	171c <tcp_stats+0x7c>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
    16f2:	687b      	ldr	r3, [r7, #4]
    16f4:	f04f 028b 	mov.w	r2, #139	; 0x8b
    16f8:	851a      	strh	r2, [r3, #40]	; 0x28
    16fa:	687b      	ldr	r3, [r7, #4]
    16fc:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1700:	4618      	mov	r0, r3
    1702:	f241 5181 	movw	r1, #5505	; 0x1581
    1706:	f2c0 0100 	movt	r1, #0
    170a:	687a      	ldr	r2, [r7, #4]
    170c:	f009 f8e2 	bl	a8d4 <psock_generator_send>
    1710:	4603      	mov	r3, r0
    1712:	2b00      	cmp	r3, #0
    1714:	d102      	bne.n	171c <tcp_stats+0x7c>
    1716:	f04f 0300 	mov.w	r3, #0
    171a:	e016      	b.n	174a <tcp_stats+0xaa>
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    171c:	687b      	ldr	r3, [r7, #4]
    171e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1722:	f103 0301 	add.w	r3, r3, #1
    1726:	b29a      	uxth	r2, r3
    1728:	687b      	ldr	r3, [r7, #4]
    172a:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    172e:	687b      	ldr	r3, [r7, #4]
    1730:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1734:	2b27      	cmp	r3, #39	; 0x27
    1736:	d9c8      	bls.n	16ca <tcp_stats+0x2a>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
		}
	}

	PSOCK_END( &s->sout );
    1738:	f04f 0300 	mov.w	r3, #0
    173c:	73fb      	strb	r3, [r7, #15]
    173e:	687b      	ldr	r3, [r7, #4]
    1740:	f04f 0200 	mov.w	r2, #0
    1744:	851a      	strh	r2, [r3, #40]	; 0x28
    1746:	f04f 0302 	mov.w	r3, #2
}
    174a:	4618      	mov	r0, r3
    174c:	f107 0710 	add.w	r7, r7, #16
    1750:	46bd      	mov	sp, r7
    1752:	bd80      	pop	{r7, pc}

00001754 <generate_net_stats>:

/*---------------------------------------------------------------------------*/
static unsigned short generate_net_stats( void *arg )
{
    1754:	b580      	push	{r7, lr}
    1756:	b084      	sub	sp, #16
    1758:	af00      	add	r7, sp, #0
    175a:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    175c:	687b      	ldr	r3, [r7, #4]
    175e:	60fb      	str	r3, [r7, #12]
	return sprintf( ( char * ) uip_appdata, "%5u\n", (( uip_stats_t * ) &uip_stat)[s->count] );
    1760:	f64a 33dc 	movw	r3, #43996	; 0xabdc
    1764:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1768:	681b      	ldr	r3, [r3, #0]
    176a:	461a      	mov	r2, r3
    176c:	68fb      	ldr	r3, [r7, #12]
    176e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1772:	ea4f 0143 	mov.w	r1, r3, lsl #1
    1776:	f64c 4318 	movw	r3, #52248	; 0xcc18
    177a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    177e:	440b      	add	r3, r1
    1780:	881b      	ldrh	r3, [r3, #0]
    1782:	4610      	mov	r0, r2
    1784:	f24b 0188 	movw	r1, #45192	; 0xb088
    1788:	f2c0 0101 	movt	r1, #1
    178c:	461a      	mov	r2, r3
    178e:	f013 fc17 	bl	14fc0 <sprintf>
    1792:	4603      	mov	r3, r0
    1794:	b29b      	uxth	r3, r3
}
    1796:	4618      	mov	r0, r3
    1798:	f107 0710 	add.w	r7, r7, #16
    179c:	46bd      	mov	sp, r7
    179e:	bd80      	pop	{r7, pc}

000017a0 <net_stats>:

static PT_THREAD( net_stats ( struct httpd_state *s, char *ptr ) )
{
    17a0:	b580      	push	{r7, lr}
    17a2:	b084      	sub	sp, #16
    17a4:	af00      	add	r7, sp, #0
    17a6:	6078      	str	r0, [r7, #4]
    17a8:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    17aa:	f04f 0301 	mov.w	r3, #1
    17ae:	73fb      	strb	r3, [r7, #15]
    17b0:	687b      	ldr	r3, [r7, #4]
    17b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    17b4:	2b00      	cmp	r3, #0
    17b6:	d002      	beq.n	17be <net_stats+0x1e>
    17b8:	2ba1      	cmp	r3, #161	; 0xa1
    17ba:	d00a      	beq.n	17d2 <net_stats+0x32>
    17bc:	e028      	b.n	1810 <net_stats+0x70>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    17be:	687b      	ldr	r3, [r7, #4]
    17c0:	f04f 0200 	mov.w	r2, #0
    17c4:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    17c8:	e01d      	b.n	1806 <net_stats+0x66>
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
    17ca:	687b      	ldr	r3, [r7, #4]
    17cc:	f04f 02a1 	mov.w	r2, #161	; 0xa1
    17d0:	851a      	strh	r2, [r3, #40]	; 0x28
    17d2:	687b      	ldr	r3, [r7, #4]
    17d4:	f103 0328 	add.w	r3, r3, #40	; 0x28
    17d8:	4618      	mov	r0, r3
    17da:	f241 7155 	movw	r1, #5973	; 0x1755
    17de:	f2c0 0100 	movt	r1, #0
    17e2:	687a      	ldr	r2, [r7, #4]
    17e4:	f009 f876 	bl	a8d4 <psock_generator_send>
    17e8:	4603      	mov	r3, r0
    17ea:	2b00      	cmp	r3, #0
    17ec:	d102      	bne.n	17f4 <net_stats+0x54>
    17ee:	f04f 0300 	mov.w	r3, #0
    17f2:	e016      	b.n	1822 <net_stats+0x82>
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    17f4:	687b      	ldr	r3, [r7, #4]
    17f6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    17fa:	f103 0301 	add.w	r3, r3, #1
    17fe:	b29a      	uxth	r2, r3
    1800:	687b      	ldr	r3, [r7, #4]
    1802:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1806:	687b      	ldr	r3, [r7, #4]
    1808:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    180c:	2b1b      	cmp	r3, #27
    180e:	d9dc      	bls.n	17ca <net_stats+0x2a>
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
	}

#endif /* UIP_STATISTICS */

	PSOCK_END( &s->sout );
    1810:	f04f 0300 	mov.w	r3, #0
    1814:	73fb      	strb	r3, [r7, #15]
    1816:	687b      	ldr	r3, [r7, #4]
    1818:	f04f 0200 	mov.w	r2, #0
    181c:	851a      	strh	r2, [r3, #40]	; 0x28
    181e:	f04f 0302 	mov.w	r3, #2
}
    1822:	4618      	mov	r0, r3
    1824:	f107 0710 	add.w	r7, r7, #16
    1828:	46bd      	mov	sp, r7
    182a:	bd80      	pop	{r7, pc}

0000182c <generate_io_state>:
/*---------------------------------------------------------------------------*/
char			*pcStatus;
unsigned long	ulString;

static unsigned short generate_io_state( void *arg )
{
    182c:	b580      	push	{r7, lr}
    182e:	b082      	sub	sp, #8
    1830:	af00      	add	r7, sp, #0
    1832:	6078      	str	r0, [r7, #4]
	extern long lParTestGetLEDState( unsigned long ulLED );
	( void ) arg;

	/* Are the dynamically setable LEDs currently on or off? */
	if( lParTestGetLEDState( 3 ) )
    1834:	f04f 0003 	mov.w	r0, #3
    1838:	f7fe ff46 	bl	6c8 <lParTestGetLEDState>
    183c:	4603      	mov	r3, r0
    183e:	2b00      	cmp	r3, #0
    1840:	d009      	beq.n	1856 <generate_io_state+0x2a>
	{
		pcStatus = "checked";
    1842:	f64a 1358 	movw	r3, #43352	; 0xa958
    1846:	f2c2 0300 	movt	r3, #8192	; 0x2000
    184a:	f24b 0290 	movw	r2, #45200	; 0xb090
    184e:	f2c0 0201 	movt	r2, #1
    1852:	601a      	str	r2, [r3, #0]
    1854:	e008      	b.n	1868 <generate_io_state+0x3c>
	}
	else
	{
		pcStatus = "";
    1856:	f64a 1358 	movw	r3, #43352	; 0xa958
    185a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    185e:	f24b 0298 	movw	r2, #45208	; 0xb098
    1862:	f2c0 0201 	movt	r2, #1
    1866:	601a      	str	r2, [r3, #0]
	}

	sprintf( uip_appdata, "<input type=\"checkbox\" name=\"LED0\" value=\"1\" %s>LED<p>", pcStatus );
    1868:	f64a 33dc 	movw	r3, #43996	; 0xabdc
    186c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1870:	681b      	ldr	r3, [r3, #0]
    1872:	461a      	mov	r2, r3
    1874:	f64a 1358 	movw	r3, #43352	; 0xa958
    1878:	f2c2 0300 	movt	r3, #8192	; 0x2000
    187c:	681b      	ldr	r3, [r3, #0]
    187e:	4610      	mov	r0, r2
    1880:	f24b 019c 	movw	r1, #45212	; 0xb09c
    1884:	f2c0 0101 	movt	r1, #1
    1888:	461a      	mov	r2, r3
    188a:	f013 fb99 	bl	14fc0 <sprintf>

	return strlen( uip_appdata );
    188e:	f64a 33dc 	movw	r3, #43996	; 0xabdc
    1892:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1896:	681b      	ldr	r3, [r3, #0]
    1898:	4618      	mov	r0, r3
    189a:	f013 fc99 	bl	151d0 <strlen>
    189e:	4603      	mov	r3, r0
    18a0:	b29b      	uxth	r3, r3
}
    18a2:	4618      	mov	r0, r3
    18a4:	f107 0708 	add.w	r7, r7, #8
    18a8:	46bd      	mov	sp, r7
    18aa:	bd80      	pop	{r7, pc}

000018ac <led_io>:


/*---------------------------------------------------------------------------*/
static PT_THREAD( led_io ( struct httpd_state *s, char *ptr ) )
{
    18ac:	b580      	push	{r7, lr}
    18ae:	b084      	sub	sp, #16
    18b0:	af00      	add	r7, sp, #0
    18b2:	6078      	str	r0, [r7, #4]
    18b4:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    18b6:	f04f 0301 	mov.w	r3, #1
    18ba:	73fb      	strb	r3, [r7, #15]
    18bc:	687b      	ldr	r3, [r7, #4]
    18be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    18c0:	2b00      	cmp	r3, #0
    18c2:	d002      	beq.n	18ca <led_io+0x1e>
    18c4:	2bc8      	cmp	r3, #200	; 0xc8
    18c6:	d004      	beq.n	18d2 <led_io+0x26>
    18c8:	e015      	b.n	18f6 <led_io+0x4a>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_GENERATOR_SEND( &s->sout, generate_io_state, NULL );
    18ca:	687b      	ldr	r3, [r7, #4]
    18cc:	f04f 02c8 	mov.w	r2, #200	; 0xc8
    18d0:	851a      	strh	r2, [r3, #40]	; 0x28
    18d2:	687b      	ldr	r3, [r7, #4]
    18d4:	f103 0328 	add.w	r3, r3, #40	; 0x28
    18d8:	4618      	mov	r0, r3
    18da:	f641 012d 	movw	r1, #6189	; 0x182d
    18de:	f2c0 0100 	movt	r1, #0
    18e2:	f04f 0200 	mov.w	r2, #0
    18e6:	f008 fff5 	bl	a8d4 <psock_generator_send>
    18ea:	4603      	mov	r3, r0
    18ec:	2b00      	cmp	r3, #0
    18ee:	d102      	bne.n	18f6 <led_io+0x4a>
    18f0:	f04f 0300 	mov.w	r3, #0
    18f4:	e008      	b.n	1908 <led_io+0x5c>
	PSOCK_END( &s->sout );
    18f6:	f04f 0300 	mov.w	r3, #0
    18fa:	73fb      	strb	r3, [r7, #15]
    18fc:	687b      	ldr	r3, [r7, #4]
    18fe:	f04f 0200 	mov.w	r2, #0
    1902:	851a      	strh	r2, [r3, #40]	; 0x28
    1904:	f04f 0302 	mov.w	r3, #2
}
    1908:	4618      	mov	r0, r3
    190a:	f107 0710 	add.w	r7, r7, #16
    190e:	46bd      	mov	sp, r7
    1910:	bd80      	pop	{r7, pc}
    1912:	bf00      	nop

00001914 <sensor_readings>:


static PT_THREAD( sensor_readings ( struct httpd_state *s, char *ptr ) )
{
    1914:	b5b0      	push	{r4, r5, r7, lr}
    1916:	b088      	sub	sp, #32
    1918:	af04      	add	r7, sp, #16
    191a:	6078      	str	r0, [r7, #4]
    191c:	6039      	str	r1, [r7, #0]
		static char buf[20];

		PSOCK_BEGIN( &s->sout );
    191e:	f04f 0301 	mov.w	r3, #1
    1922:	73fb      	strb	r3, [r7, #15]
    1924:	687b      	ldr	r3, [r7, #4]
    1926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1928:	2b00      	cmp	r3, #0
    192a:	d002      	beq.n	1932 <sensor_readings+0x1e>
    192c:	2bd3      	cmp	r3, #211	; 0xd3
    192e:	d024      	beq.n	197a <sensor_readings+0x66>
    1930:	e03b      	b.n	19aa <sensor_readings+0x96>
		snprintf( buf, sizeof(buf), "%.4f,%.4f", get_avg_external_temp() ,get_pot_voltage());
    1932:	f7ff fa83 	bl	e3c <get_avg_external_temp>
    1936:	4603      	mov	r3, r0
    1938:	4618      	mov	r0, r3
    193a:	f012 fe5f 	bl	145fc <__aeabi_f2d>
    193e:	4604      	mov	r4, r0
    1940:	460d      	mov	r5, r1
    1942:	f7ff fa3b 	bl	dbc <get_pot_voltage>
    1946:	4603      	mov	r3, r0
    1948:	4618      	mov	r0, r3
    194a:	f012 fe57 	bl	145fc <__aeabi_f2d>
    194e:	4602      	mov	r2, r0
    1950:	460b      	mov	r3, r1
    1952:	e9cd 4500 	strd	r4, r5, [sp]
    1956:	e9cd 2302 	strd	r2, r3, [sp, #8]
    195a:	f240 6010 	movw	r0, #1552	; 0x610
    195e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1962:	f04f 0114 	mov.w	r1, #20
    1966:	f24b 02d4 	movw	r2, #45268	; 0xb0d4
    196a:	f2c0 0201 	movt	r2, #1
    196e:	f013 fab9 	bl	14ee4 <snprintf>
		PSOCK_SEND_STR( &s->sout, buf);
    1972:	687b      	ldr	r3, [r7, #4]
    1974:	f04f 02d3 	mov.w	r2, #211	; 0xd3
    1978:	851a      	strh	r2, [r3, #40]	; 0x28
    197a:	687b      	ldr	r3, [r7, #4]
    197c:	f103 0428 	add.w	r4, r3, #40	; 0x28
    1980:	f240 6010 	movw	r0, #1552	; 0x610
    1984:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1988:	f013 fc22 	bl	151d0 <strlen>
    198c:	4603      	mov	r3, r0
    198e:	4620      	mov	r0, r4
    1990:	f240 6110 	movw	r1, #1552	; 0x610
    1994:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1998:	461a      	mov	r2, r3
    199a:	f008 ff51 	bl	a840 <psock_send>
    199e:	4603      	mov	r3, r0
    19a0:	2b00      	cmp	r3, #0
    19a2:	d102      	bne.n	19aa <sensor_readings+0x96>
    19a4:	f04f 0300 	mov.w	r3, #0
    19a8:	e008      	b.n	19bc <sensor_readings+0xa8>
		PSOCK_END( &s->sout );
    19aa:	f04f 0300 	mov.w	r3, #0
    19ae:	73fb      	strb	r3, [r7, #15]
    19b0:	687b      	ldr	r3, [r7, #4]
    19b2:	f04f 0200 	mov.w	r2, #0
    19b6:	851a      	strh	r2, [r3, #40]	; 0x28
    19b8:	f04f 0302 	mov.w	r3, #2
}
    19bc:	4618      	mov	r0, r3
    19be:	f107 0710 	add.w	r7, r7, #16
    19c2:	46bd      	mov	sp, r7
    19c4:	bdb0      	pop	{r4, r5, r7, pc}
    19c6:	bf00      	nop

000019c8 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    19c8:	b480      	push	{r7}
    19ca:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    19cc:	be00      	bkpt	0x0000
}
    19ce:	46bd      	mov	sp, r7
    19d0:	bc80      	pop	{r7}
    19d2:	4770      	bx	lr

000019d4 <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    19d4:	b480      	push	{r7}
    19d6:	b083      	sub	sp, #12
    19d8:	af00      	add	r7, sp, #0
    19da:	6078      	str	r0, [r7, #4]
    19dc:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    19de:	be00      	bkpt	0x0000
}
    19e0:	f107 070c 	add.w	r7, r7, #12
    19e4:	46bd      	mov	sp, r7
    19e6:	bc80      	pop	{r7}
    19e8:	4770      	bx	lr
    19ea:	bf00      	nop

000019ec <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    19ec:	b480      	push	{r7}
    19ee:	b083      	sub	sp, #12
    19f0:	af00      	add	r7, sp, #0
    19f2:	6078      	str	r0, [r7, #4]
    19f4:	460b      	mov	r3, r1
    19f6:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    19f8:	be00      	bkpt	0x0000
}
    19fa:	f107 070c 	add.w	r7, r7, #12
    19fe:	46bd      	mov	sp, r7
    1a00:	bc80      	pop	{r7}
    1a02:	4770      	bx	lr

00001a04 <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    1a04:	b480      	push	{r7}
    1a06:	b083      	sub	sp, #12
    1a08:	af00      	add	r7, sp, #0
    1a0a:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1a0c:	be00      	bkpt	0x0000
}
    1a0e:	f107 070c 	add.w	r7, r7, #12
    1a12:	46bd      	mov	sp, r7
    1a14:	bc80      	pop	{r7}
    1a16:	4770      	bx	lr

00001a18 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    1a18:	b480      	push	{r7}
    1a1a:	b083      	sub	sp, #12
    1a1c:	af00      	add	r7, sp, #0
    1a1e:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1a20:	be00      	bkpt	0x0000
}
    1a22:	f107 070c 	add.w	r7, r7, #12
    1a26:	46bd      	mov	sp, r7
    1a28:	bc80      	pop	{r7}
    1a2a:	4770      	bx	lr

00001a2c <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    1a2c:	b480      	push	{r7}
    1a2e:	b083      	sub	sp, #12
    1a30:	af00      	add	r7, sp, #0
    1a32:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1a34:	be00      	bkpt	0x0000
}
    1a36:	f107 070c 	add.w	r7, r7, #12
    1a3a:	46bd      	mov	sp, r7
    1a3c:	bc80      	pop	{r7}
    1a3e:	4770      	bx	lr

00001a40 <HAL_disable_interrupts>:
    1a40:	f3ef 8010 	mrs	r0, PRIMASK
    1a44:	b672      	cpsid	i
    1a46:	4770      	bx	lr

00001a48 <HAL_restore_interrupts>:
    1a48:	f380 8810 	msr	PRIMASK, r0
    1a4c:	4770      	bx	lr
	...

00001a50 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    1a50:	b480      	push	{r7}
    1a52:	b087      	sub	sp, #28
    1a54:	af00      	add	r7, sp, #0
    1a56:	6078      	str	r0, [r7, #4]
    1a58:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    1a5a:	687b      	ldr	r3, [r7, #4]
    1a5c:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    1a5e:	683b      	ldr	r3, [r7, #0]
    1a60:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    1a62:	697b      	ldr	r3, [r7, #20]
    1a64:	781b      	ldrb	r3, [r3, #0]
    1a66:	b2db      	uxtb	r3, r3
    1a68:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    1a6a:	693b      	ldr	r3, [r7, #16]
    1a6c:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    1a6e:	68bb      	ldr	r3, [r7, #8]
    1a70:	f103 0301 	add.w	r3, r3, #1
    1a74:	60bb      	str	r3, [r7, #8]
    }
    1a76:	e7f0      	b.n	1a5a <HAL_assert_fail+0xa>

00001a78 <HW_set_32bit_reg>:
    1a78:	6001      	str	r1, [r0, #0]
    1a7a:	4770      	bx	lr

00001a7c <HW_get_32bit_reg>:
    1a7c:	6800      	ldr	r0, [r0, #0]
    1a7e:	4770      	bx	lr

00001a80 <HW_set_32bit_reg_field>:
    1a80:	b50e      	push	{r1, r2, r3, lr}
    1a82:	fa03 f301 	lsl.w	r3, r3, r1
    1a86:	ea03 0302 	and.w	r3, r3, r2
    1a8a:	6801      	ldr	r1, [r0, #0]
    1a8c:	ea6f 0202 	mvn.w	r2, r2
    1a90:	ea01 0102 	and.w	r1, r1, r2
    1a94:	ea41 0103 	orr.w	r1, r1, r3
    1a98:	6001      	str	r1, [r0, #0]
    1a9a:	bd0e      	pop	{r1, r2, r3, pc}

00001a9c <HW_get_32bit_reg_field>:
    1a9c:	6800      	ldr	r0, [r0, #0]
    1a9e:	ea00 0002 	and.w	r0, r0, r2
    1aa2:	fa20 f001 	lsr.w	r0, r0, r1
    1aa6:	4770      	bx	lr

00001aa8 <HW_set_16bit_reg>:
    1aa8:	8001      	strh	r1, [r0, #0]
    1aaa:	4770      	bx	lr

00001aac <HW_get_16bit_reg>:
    1aac:	8800      	ldrh	r0, [r0, #0]
    1aae:	4770      	bx	lr

00001ab0 <HW_set_16bit_reg_field>:
    1ab0:	b50e      	push	{r1, r2, r3, lr}
    1ab2:	fa03 f301 	lsl.w	r3, r3, r1
    1ab6:	ea03 0302 	and.w	r3, r3, r2
    1aba:	8801      	ldrh	r1, [r0, #0]
    1abc:	ea6f 0202 	mvn.w	r2, r2
    1ac0:	ea01 0102 	and.w	r1, r1, r2
    1ac4:	ea41 0103 	orr.w	r1, r1, r3
    1ac8:	8001      	strh	r1, [r0, #0]
    1aca:	bd0e      	pop	{r1, r2, r3, pc}

00001acc <HW_get_16bit_reg_field>:
    1acc:	8800      	ldrh	r0, [r0, #0]
    1ace:	ea00 0002 	and.w	r0, r0, r2
    1ad2:	fa20 f001 	lsr.w	r0, r0, r1
    1ad6:	4770      	bx	lr

00001ad8 <HW_set_8bit_reg>:
    1ad8:	7001      	strb	r1, [r0, #0]
    1ada:	4770      	bx	lr

00001adc <HW_get_8bit_reg>:
    1adc:	7800      	ldrb	r0, [r0, #0]
    1ade:	4770      	bx	lr

00001ae0 <HW_set_8bit_reg_field>:
    1ae0:	b50e      	push	{r1, r2, r3, lr}
    1ae2:	fa03 f301 	lsl.w	r3, r3, r1
    1ae6:	ea03 0302 	and.w	r3, r3, r2
    1aea:	7801      	ldrb	r1, [r0, #0]
    1aec:	ea6f 0202 	mvn.w	r2, r2
    1af0:	ea01 0102 	and.w	r1, r1, r2
    1af4:	ea41 0103 	orr.w	r1, r1, r3
    1af8:	7001      	strb	r1, [r0, #0]
    1afa:	bd0e      	pop	{r1, r2, r3, pc}

00001afc <HW_get_8bit_reg_field>:
    1afc:	7800      	ldrb	r0, [r0, #0]
    1afe:	ea00 0002 	and.w	r0, r0, r2
    1b02:	fa20 f001 	lsr.w	r0, r0, r1
    1b06:	4770      	bx	lr

00001b08 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1b08:	b480      	push	{r7}
    1b0a:	b083      	sub	sp, #12
    1b0c:	af00      	add	r7, sp, #0
    1b0e:	4603      	mov	r3, r0
    1b10:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1b12:	f24e 1300 	movw	r3, #57600	; 0xe100
    1b16:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1b1a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1b1e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1b22:	88f9      	ldrh	r1, [r7, #6]
    1b24:	f001 011f 	and.w	r1, r1, #31
    1b28:	f04f 0001 	mov.w	r0, #1
    1b2c:	fa00 f101 	lsl.w	r1, r0, r1
    1b30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1b34:	f107 070c 	add.w	r7, r7, #12
    1b38:	46bd      	mov	sp, r7
    1b3a:	bc80      	pop	{r7}
    1b3c:	4770      	bx	lr
    1b3e:	bf00      	nop

00001b40 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1b40:	b480      	push	{r7}
    1b42:	b083      	sub	sp, #12
    1b44:	af00      	add	r7, sp, #0
    1b46:	4603      	mov	r3, r0
    1b48:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1b4a:	f24e 1300 	movw	r3, #57600	; 0xe100
    1b4e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1b52:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1b56:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1b5a:	88f9      	ldrh	r1, [r7, #6]
    1b5c:	f001 011f 	and.w	r1, r1, #31
    1b60:	f04f 0001 	mov.w	r0, #1
    1b64:	fa00 f101 	lsl.w	r1, r0, r1
    1b68:	f102 0220 	add.w	r2, r2, #32
    1b6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1b70:	f107 070c 	add.w	r7, r7, #12
    1b74:	46bd      	mov	sp, r7
    1b76:	bc80      	pop	{r7}
    1b78:	4770      	bx	lr
    1b7a:	bf00      	nop

00001b7c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1b7c:	b480      	push	{r7}
    1b7e:	b083      	sub	sp, #12
    1b80:	af00      	add	r7, sp, #0
    1b82:	4603      	mov	r3, r0
    1b84:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1b86:	f24e 1300 	movw	r3, #57600	; 0xe100
    1b8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1b8e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1b92:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1b96:	88f9      	ldrh	r1, [r7, #6]
    1b98:	f001 011f 	and.w	r1, r1, #31
    1b9c:	f04f 0001 	mov.w	r0, #1
    1ba0:	fa00 f101 	lsl.w	r1, r0, r1
    1ba4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1ba8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1bac:	f107 070c 	add.w	r7, r7, #12
    1bb0:	46bd      	mov	sp, r7
    1bb2:	bc80      	pop	{r7}
    1bb4:	4770      	bx	lr
    1bb6:	bf00      	nop

00001bb8 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1bb8:	b580      	push	{r7, lr}
    1bba:	b088      	sub	sp, #32
    1bbc:	af00      	add	r7, sp, #0
    1bbe:	60f8      	str	r0, [r7, #12]
    1bc0:	60b9      	str	r1, [r7, #8]
    1bc2:	4613      	mov	r3, r2
    1bc4:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    1bc6:	f04f 0301 	mov.w	r3, #1
    1bca:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1bcc:	f04f 0300 	mov.w	r3, #0
    1bd0:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1bd2:	68fa      	ldr	r2, [r7, #12]
    1bd4:	f64a 1388 	movw	r3, #43400	; 0xa988
    1bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bdc:	429a      	cmp	r2, r3
    1bde:	d007      	beq.n	1bf0 <MSS_UART_init+0x38>
    1be0:	68fa      	ldr	r2, [r7, #12]
    1be2:	f64a 1360 	movw	r3, #43360	; 0xa960
    1be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bea:	429a      	cmp	r2, r3
    1bec:	d000      	beq.n	1bf0 <MSS_UART_init+0x38>
    1bee:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1bf0:	68bb      	ldr	r3, [r7, #8]
    1bf2:	2b00      	cmp	r3, #0
    1bf4:	d100      	bne.n	1bf8 <MSS_UART_init+0x40>
    1bf6:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1bf8:	f008 fa26 	bl	a048 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1bfc:	68fa      	ldr	r2, [r7, #12]
    1bfe:	f64a 1388 	movw	r3, #43400	; 0xa988
    1c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c06:	429a      	cmp	r2, r3
    1c08:	d12e      	bne.n	1c68 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1c0a:	68fb      	ldr	r3, [r7, #12]
    1c0c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1c10:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1c12:	68fb      	ldr	r3, [r7, #12]
    1c14:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1c18:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1c1a:	68fb      	ldr	r3, [r7, #12]
    1c1c:	f04f 020a 	mov.w	r2, #10
    1c20:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1c22:	f240 03c0 	movw	r3, #192	; 0xc0
    1c26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c2a:	681b      	ldr	r3, [r3, #0]
    1c2c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1c2e:	f242 0300 	movw	r3, #8192	; 0x2000
    1c32:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1c36:	f242 0200 	movw	r2, #8192	; 0x2000
    1c3a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1c3e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1c40:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1c44:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1c46:	f04f 000a 	mov.w	r0, #10
    1c4a:	f7ff ff97 	bl	1b7c <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1c4e:	f242 0300 	movw	r3, #8192	; 0x2000
    1c52:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1c56:	f242 0200 	movw	r2, #8192	; 0x2000
    1c5a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1c5e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1c60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1c64:	631a      	str	r2, [r3, #48]	; 0x30
    1c66:	e031      	b.n	1ccc <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1c68:	68fa      	ldr	r2, [r7, #12]
    1c6a:	f240 0300 	movw	r3, #0
    1c6e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1c72:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1c74:	68fa      	ldr	r2, [r7, #12]
    1c76:	f240 0300 	movw	r3, #0
    1c7a:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1c7e:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1c80:	68fb      	ldr	r3, [r7, #12]
    1c82:	f04f 020b 	mov.w	r2, #11
    1c86:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1c88:	f240 03c4 	movw	r3, #196	; 0xc4
    1c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c90:	681b      	ldr	r3, [r3, #0]
    1c92:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1c94:	f242 0300 	movw	r3, #8192	; 0x2000
    1c98:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1c9c:	f242 0200 	movw	r2, #8192	; 0x2000
    1ca0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1ca4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1ca6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1caa:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1cac:	f04f 000b 	mov.w	r0, #11
    1cb0:	f7ff ff64 	bl	1b7c <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1cb4:	f242 0300 	movw	r3, #8192	; 0x2000
    1cb8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1cbc:	f242 0200 	movw	r2, #8192	; 0x2000
    1cc0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1cc4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1cc6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1cca:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1ccc:	68fb      	ldr	r3, [r7, #12]
    1cce:	681b      	ldr	r3, [r3, #0]
    1cd0:	f04f 0200 	mov.w	r2, #0
    1cd4:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1cd6:	68bb      	ldr	r3, [r7, #8]
    1cd8:	2b00      	cmp	r3, #0
    1cda:	d021      	beq.n	1d20 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1cdc:	69ba      	ldr	r2, [r7, #24]
    1cde:	68bb      	ldr	r3, [r7, #8]
    1ce0:	fbb2 f3f3 	udiv	r3, r2, r3
    1ce4:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    1ce6:	69fb      	ldr	r3, [r7, #28]
    1ce8:	f003 0308 	and.w	r3, r3, #8
    1cec:	2b00      	cmp	r3, #0
    1cee:	d006      	beq.n	1cfe <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1cf0:	69fb      	ldr	r3, [r7, #28]
    1cf2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1cf6:	f103 0301 	add.w	r3, r3, #1
    1cfa:	61fb      	str	r3, [r7, #28]
    1cfc:	e003      	b.n	1d06 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1cfe:	69fb      	ldr	r3, [r7, #28]
    1d00:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1d04:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1d06:	69fa      	ldr	r2, [r7, #28]
    1d08:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1d0c:	429a      	cmp	r2, r3
    1d0e:	d900      	bls.n	1d12 <MSS_UART_init+0x15a>
    1d10:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    1d12:	69fa      	ldr	r2, [r7, #28]
    1d14:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1d18:	429a      	cmp	r2, r3
    1d1a:	d801      	bhi.n	1d20 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1d1c:	69fb      	ldr	r3, [r7, #28]
    1d1e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1d20:	68fb      	ldr	r3, [r7, #12]
    1d22:	685b      	ldr	r3, [r3, #4]
    1d24:	f04f 0201 	mov.w	r2, #1
    1d28:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1d2c:	68fb      	ldr	r3, [r7, #12]
    1d2e:	681b      	ldr	r3, [r3, #0]
    1d30:	8afa      	ldrh	r2, [r7, #22]
    1d32:	ea4f 2212 	mov.w	r2, r2, lsr #8
    1d36:	b292      	uxth	r2, r2
    1d38:	b2d2      	uxtb	r2, r2
    1d3a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1d3c:	68fb      	ldr	r3, [r7, #12]
    1d3e:	681b      	ldr	r3, [r3, #0]
    1d40:	8afa      	ldrh	r2, [r7, #22]
    1d42:	b2d2      	uxtb	r2, r2
    1d44:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1d46:	68fb      	ldr	r3, [r7, #12]
    1d48:	685b      	ldr	r3, [r3, #4]
    1d4a:	f04f 0200 	mov.w	r2, #0
    1d4e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1d52:	68fb      	ldr	r3, [r7, #12]
    1d54:	681b      	ldr	r3, [r3, #0]
    1d56:	79fa      	ldrb	r2, [r7, #7]
    1d58:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1d5a:	68fb      	ldr	r3, [r7, #12]
    1d5c:	681b      	ldr	r3, [r3, #0]
    1d5e:	f04f 020e 	mov.w	r2, #14
    1d62:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1d64:	68fb      	ldr	r3, [r7, #12]
    1d66:	685b      	ldr	r3, [r3, #4]
    1d68:	f04f 0200 	mov.w	r2, #0
    1d6c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1d70:	68fb      	ldr	r3, [r7, #12]
    1d72:	f04f 0200 	mov.w	r2, #0
    1d76:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1d78:	68fb      	ldr	r3, [r7, #12]
    1d7a:	f04f 0200 	mov.w	r2, #0
    1d7e:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    1d80:	68fb      	ldr	r3, [r7, #12]
    1d82:	f04f 0200 	mov.w	r2, #0
    1d86:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1d88:	68fb      	ldr	r3, [r7, #12]
    1d8a:	f04f 0200 	mov.w	r2, #0
    1d8e:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1d90:	68fa      	ldr	r2, [r7, #12]
    1d92:	f242 33ad 	movw	r3, #9133	; 0x23ad
    1d96:	f2c0 0300 	movt	r3, #0
    1d9a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1d9c:	68fb      	ldr	r3, [r7, #12]
    1d9e:	f04f 0200 	mov.w	r2, #0
    1da2:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1da4:	68fb      	ldr	r3, [r7, #12]
    1da6:	f04f 0200 	mov.w	r2, #0
    1daa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1dac:	68fb      	ldr	r3, [r7, #12]
    1dae:	f04f 0200 	mov.w	r2, #0
    1db2:	729a      	strb	r2, [r3, #10]
}
    1db4:	f107 0720 	add.w	r7, r7, #32
    1db8:	46bd      	mov	sp, r7
    1dba:	bd80      	pop	{r7, pc}

00001dbc <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1dbc:	b480      	push	{r7}
    1dbe:	b089      	sub	sp, #36	; 0x24
    1dc0:	af00      	add	r7, sp, #0
    1dc2:	60f8      	str	r0, [r7, #12]
    1dc4:	60b9      	str	r1, [r7, #8]
    1dc6:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    1dc8:	f04f 0300 	mov.w	r3, #0
    1dcc:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1dce:	68fa      	ldr	r2, [r7, #12]
    1dd0:	f64a 1388 	movw	r3, #43400	; 0xa988
    1dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dd8:	429a      	cmp	r2, r3
    1dda:	d007      	beq.n	1dec <MSS_UART_polled_tx+0x30>
    1ddc:	68fa      	ldr	r2, [r7, #12]
    1dde:	f64a 1360 	movw	r3, #43360	; 0xa960
    1de2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1de6:	429a      	cmp	r2, r3
    1de8:	d000      	beq.n	1dec <MSS_UART_polled_tx+0x30>
    1dea:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    1dec:	68bb      	ldr	r3, [r7, #8]
    1dee:	2b00      	cmp	r3, #0
    1df0:	d100      	bne.n	1df4 <MSS_UART_polled_tx+0x38>
    1df2:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1df4:	687b      	ldr	r3, [r7, #4]
    1df6:	2b00      	cmp	r3, #0
    1df8:	d100      	bne.n	1dfc <MSS_UART_polled_tx+0x40>
    1dfa:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1dfc:	68fa      	ldr	r2, [r7, #12]
    1dfe:	f64a 1388 	movw	r3, #43400	; 0xa988
    1e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e06:	429a      	cmp	r2, r3
    1e08:	d006      	beq.n	1e18 <MSS_UART_polled_tx+0x5c>
    1e0a:	68fa      	ldr	r2, [r7, #12]
    1e0c:	f64a 1360 	movw	r3, #43360	; 0xa960
    1e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e14:	429a      	cmp	r2, r3
    1e16:	d13d      	bne.n	1e94 <MSS_UART_polled_tx+0xd8>
    1e18:	68bb      	ldr	r3, [r7, #8]
    1e1a:	2b00      	cmp	r3, #0
    1e1c:	d03a      	beq.n	1e94 <MSS_UART_polled_tx+0xd8>
    1e1e:	687b      	ldr	r3, [r7, #4]
    1e20:	2b00      	cmp	r3, #0
    1e22:	d037      	beq.n	1e94 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1e24:	68fb      	ldr	r3, [r7, #12]
    1e26:	681b      	ldr	r3, [r3, #0]
    1e28:	7d1b      	ldrb	r3, [r3, #20]
    1e2a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    1e2c:	68fb      	ldr	r3, [r7, #12]
    1e2e:	7a9a      	ldrb	r2, [r3, #10]
    1e30:	7efb      	ldrb	r3, [r7, #27]
    1e32:	ea42 0303 	orr.w	r3, r2, r3
    1e36:	b2da      	uxtb	r2, r3
    1e38:	68fb      	ldr	r3, [r7, #12]
    1e3a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    1e3c:	7efb      	ldrb	r3, [r7, #27]
    1e3e:	f003 0320 	and.w	r3, r3, #32
    1e42:	2b00      	cmp	r3, #0
    1e44:	d023      	beq.n	1e8e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    1e46:	f04f 0310 	mov.w	r3, #16
    1e4a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1e4c:	687b      	ldr	r3, [r7, #4]
    1e4e:	2b0f      	cmp	r3, #15
    1e50:	d801      	bhi.n	1e56 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    1e52:	687b      	ldr	r3, [r7, #4]
    1e54:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1e56:	f04f 0300 	mov.w	r3, #0
    1e5a:	617b      	str	r3, [r7, #20]
    1e5c:	e00e      	b.n	1e7c <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    1e5e:	68fb      	ldr	r3, [r7, #12]
    1e60:	681b      	ldr	r3, [r3, #0]
    1e62:	68b9      	ldr	r1, [r7, #8]
    1e64:	693a      	ldr	r2, [r7, #16]
    1e66:	440a      	add	r2, r1
    1e68:	7812      	ldrb	r2, [r2, #0]
    1e6a:	701a      	strb	r2, [r3, #0]
    1e6c:	693b      	ldr	r3, [r7, #16]
    1e6e:	f103 0301 	add.w	r3, r3, #1
    1e72:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1e74:	697b      	ldr	r3, [r7, #20]
    1e76:	f103 0301 	add.w	r3, r3, #1
    1e7a:	617b      	str	r3, [r7, #20]
    1e7c:	697a      	ldr	r2, [r7, #20]
    1e7e:	69fb      	ldr	r3, [r7, #28]
    1e80:	429a      	cmp	r2, r3
    1e82:	d3ec      	bcc.n	1e5e <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    1e84:	687a      	ldr	r2, [r7, #4]
    1e86:	697b      	ldr	r3, [r7, #20]
    1e88:	ebc3 0302 	rsb	r3, r3, r2
    1e8c:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    1e8e:	687b      	ldr	r3, [r7, #4]
    1e90:	2b00      	cmp	r3, #0
    1e92:	d1c7      	bne.n	1e24 <MSS_UART_polled_tx+0x68>
    }
}
    1e94:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1e98:	46bd      	mov	sp, r7
    1e9a:	bc80      	pop	{r7}
    1e9c:	4770      	bx	lr
    1e9e:	bf00      	nop

00001ea0 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    1ea0:	b480      	push	{r7}
    1ea2:	b087      	sub	sp, #28
    1ea4:	af00      	add	r7, sp, #0
    1ea6:	6078      	str	r0, [r7, #4]
    1ea8:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    1eaa:	f04f 0300 	mov.w	r3, #0
    1eae:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1eb0:	687a      	ldr	r2, [r7, #4]
    1eb2:	f64a 1388 	movw	r3, #43400	; 0xa988
    1eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eba:	429a      	cmp	r2, r3
    1ebc:	d007      	beq.n	1ece <MSS_UART_polled_tx_string+0x2e>
    1ebe:	687a      	ldr	r2, [r7, #4]
    1ec0:	f64a 1360 	movw	r3, #43360	; 0xa960
    1ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ec8:	429a      	cmp	r2, r3
    1eca:	d000      	beq.n	1ece <MSS_UART_polled_tx_string+0x2e>
    1ecc:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    1ece:	683b      	ldr	r3, [r7, #0]
    1ed0:	2b00      	cmp	r3, #0
    1ed2:	d100      	bne.n	1ed6 <MSS_UART_polled_tx_string+0x36>
    1ed4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1ed6:	687a      	ldr	r2, [r7, #4]
    1ed8:	f64a 1388 	movw	r3, #43400	; 0xa988
    1edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ee0:	429a      	cmp	r2, r3
    1ee2:	d006      	beq.n	1ef2 <MSS_UART_polled_tx_string+0x52>
    1ee4:	687a      	ldr	r2, [r7, #4]
    1ee6:	f64a 1360 	movw	r3, #43360	; 0xa960
    1eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eee:	429a      	cmp	r2, r3
    1ef0:	d138      	bne.n	1f64 <MSS_UART_polled_tx_string+0xc4>
    1ef2:	683b      	ldr	r3, [r7, #0]
    1ef4:	2b00      	cmp	r3, #0
    1ef6:	d035      	beq.n	1f64 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1ef8:	683a      	ldr	r2, [r7, #0]
    1efa:	68bb      	ldr	r3, [r7, #8]
    1efc:	4413      	add	r3, r2
    1efe:	781b      	ldrb	r3, [r3, #0]
    1f00:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1f02:	e02c      	b.n	1f5e <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    1f04:	687b      	ldr	r3, [r7, #4]
    1f06:	681b      	ldr	r3, [r3, #0]
    1f08:	7d1b      	ldrb	r3, [r3, #20]
    1f0a:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    1f0c:	687b      	ldr	r3, [r7, #4]
    1f0e:	7a9a      	ldrb	r2, [r3, #10]
    1f10:	7dfb      	ldrb	r3, [r7, #23]
    1f12:	ea42 0303 	orr.w	r3, r2, r3
    1f16:	b2da      	uxtb	r2, r3
    1f18:	687b      	ldr	r3, [r7, #4]
    1f1a:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    1f1c:	7dfb      	ldrb	r3, [r7, #23]
    1f1e:	f003 0320 	and.w	r3, r3, #32
    1f22:	2b00      	cmp	r3, #0
    1f24:	d0ee      	beq.n	1f04 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    1f26:	f04f 0300 	mov.w	r3, #0
    1f2a:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1f2c:	e011      	b.n	1f52 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    1f2e:	687b      	ldr	r3, [r7, #4]
    1f30:	681b      	ldr	r3, [r3, #0]
    1f32:	693a      	ldr	r2, [r7, #16]
    1f34:	b2d2      	uxtb	r2, r2
    1f36:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    1f38:	68fb      	ldr	r3, [r7, #12]
    1f3a:	f103 0301 	add.w	r3, r3, #1
    1f3e:	60fb      	str	r3, [r7, #12]
                char_idx++;
    1f40:	68bb      	ldr	r3, [r7, #8]
    1f42:	f103 0301 	add.w	r3, r3, #1
    1f46:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1f48:	683a      	ldr	r2, [r7, #0]
    1f4a:	68bb      	ldr	r3, [r7, #8]
    1f4c:	4413      	add	r3, r2
    1f4e:	781b      	ldrb	r3, [r3, #0]
    1f50:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1f52:	693b      	ldr	r3, [r7, #16]
    1f54:	2b00      	cmp	r3, #0
    1f56:	d002      	beq.n	1f5e <MSS_UART_polled_tx_string+0xbe>
    1f58:	68fb      	ldr	r3, [r7, #12]
    1f5a:	2b0f      	cmp	r3, #15
    1f5c:	d9e7      	bls.n	1f2e <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1f5e:	693b      	ldr	r3, [r7, #16]
    1f60:	2b00      	cmp	r3, #0
    1f62:	d1cf      	bne.n	1f04 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    1f64:	f107 071c 	add.w	r7, r7, #28
    1f68:	46bd      	mov	sp, r7
    1f6a:	bc80      	pop	{r7}
    1f6c:	4770      	bx	lr
    1f6e:	bf00      	nop

00001f70 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1f70:	b580      	push	{r7, lr}
    1f72:	b084      	sub	sp, #16
    1f74:	af00      	add	r7, sp, #0
    1f76:	60f8      	str	r0, [r7, #12]
    1f78:	60b9      	str	r1, [r7, #8]
    1f7a:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1f7c:	68fa      	ldr	r2, [r7, #12]
    1f7e:	f64a 1388 	movw	r3, #43400	; 0xa988
    1f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f86:	429a      	cmp	r2, r3
    1f88:	d007      	beq.n	1f9a <MSS_UART_irq_tx+0x2a>
    1f8a:	68fa      	ldr	r2, [r7, #12]
    1f8c:	f64a 1360 	movw	r3, #43360	; 0xa960
    1f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f94:	429a      	cmp	r2, r3
    1f96:	d000      	beq.n	1f9a <MSS_UART_irq_tx+0x2a>
    1f98:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    1f9a:	68bb      	ldr	r3, [r7, #8]
    1f9c:	2b00      	cmp	r3, #0
    1f9e:	d100      	bne.n	1fa2 <MSS_UART_irq_tx+0x32>
    1fa0:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1fa2:	687b      	ldr	r3, [r7, #4]
    1fa4:	2b00      	cmp	r3, #0
    1fa6:	d100      	bne.n	1faa <MSS_UART_irq_tx+0x3a>
    1fa8:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    1faa:	687b      	ldr	r3, [r7, #4]
    1fac:	2b00      	cmp	r3, #0
    1fae:	d032      	beq.n	2016 <MAIN_STACK_SIZE+0x16>
    1fb0:	68bb      	ldr	r3, [r7, #8]
    1fb2:	2b00      	cmp	r3, #0
    1fb4:	d02f      	beq.n	2016 <MAIN_STACK_SIZE+0x16>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    1fb6:	68fa      	ldr	r2, [r7, #12]
    1fb8:	f64a 1388 	movw	r3, #43400	; 0xa988
    1fbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fc0:	429a      	cmp	r2, r3
    1fc2:	d006      	beq.n	1fd2 <MSS_UART_irq_tx+0x62>
    1fc4:	68fa      	ldr	r2, [r7, #12]
    1fc6:	f64a 1360 	movw	r3, #43360	; 0xa960
    1fca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fce:	429a      	cmp	r2, r3
    1fd0:	d121      	bne.n	2016 <MAIN_STACK_SIZE+0x16>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    1fd2:	68fb      	ldr	r3, [r7, #12]
    1fd4:	68ba      	ldr	r2, [r7, #8]
    1fd6:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    1fd8:	68fb      	ldr	r3, [r7, #12]
    1fda:	687a      	ldr	r2, [r7, #4]
    1fdc:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    1fde:	68fb      	ldr	r3, [r7, #12]
    1fe0:	f04f 0200 	mov.w	r2, #0
    1fe4:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1fe6:	68fb      	ldr	r3, [r7, #12]
    1fe8:	891b      	ldrh	r3, [r3, #8]
    1fea:	b21b      	sxth	r3, r3
    1fec:	4618      	mov	r0, r3
    1fee:	f7ff fdc5 	bl	1b7c <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    1ff2:	68fa      	ldr	r2, [r7, #12]
    1ff4:	f242 33ad 	movw	r3, #9133	; 0x23ad
    1ff8:	f2c0 0300 	movt	r3, #0
    1ffc:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    1ffe:	68fb      	ldr	r3, [r7, #12]
    2000:	685b      	ldr	r3, [r3, #4]
    2002:	f04f 0201 	mov.w	r2, #1
    2006:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    200a:	68fb      	ldr	r3, [r7, #12]
    200c:	891b      	ldrh	r3, [r3, #8]
    200e:	b21b      	sxth	r3, r3
    2010:	4618      	mov	r0, r3
    2012:	f7ff fd79 	bl	1b08 <NVIC_EnableIRQ>
    }
}
    2016:	f107 0710 	add.w	r7, r7, #16
    201a:	46bd      	mov	sp, r7
    201c:	bd80      	pop	{r7, pc}
    201e:	bf00      	nop

00002020 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    2020:	b480      	push	{r7}
    2022:	b085      	sub	sp, #20
    2024:	af00      	add	r7, sp, #0
    2026:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    2028:	f04f 0300 	mov.w	r3, #0
    202c:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    202e:	f04f 0300 	mov.w	r3, #0
    2032:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2034:	687a      	ldr	r2, [r7, #4]
    2036:	f64a 1388 	movw	r3, #43400	; 0xa988
    203a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    203e:	429a      	cmp	r2, r3
    2040:	d007      	beq.n	2052 <MSS_UART_tx_complete+0x32>
    2042:	687a      	ldr	r2, [r7, #4]
    2044:	f64a 1360 	movw	r3, #43360	; 0xa960
    2048:	f2c2 0300 	movt	r3, #8192	; 0x2000
    204c:	429a      	cmp	r2, r3
    204e:	d000      	beq.n	2052 <MSS_UART_tx_complete+0x32>
    2050:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2052:	687a      	ldr	r2, [r7, #4]
    2054:	f64a 1388 	movw	r3, #43400	; 0xa988
    2058:	f2c2 0300 	movt	r3, #8192	; 0x2000
    205c:	429a      	cmp	r2, r3
    205e:	d006      	beq.n	206e <MSS_UART_tx_complete+0x4e>
    2060:	687a      	ldr	r2, [r7, #4]
    2062:	f64a 1360 	movw	r3, #43360	; 0xa960
    2066:	f2c2 0300 	movt	r3, #8192	; 0x2000
    206a:	429a      	cmp	r2, r3
    206c:	d117      	bne.n	209e <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    206e:	687b      	ldr	r3, [r7, #4]
    2070:	681b      	ldr	r3, [r3, #0]
    2072:	7d1b      	ldrb	r3, [r3, #20]
    2074:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    2076:	687b      	ldr	r3, [r7, #4]
    2078:	7a9a      	ldrb	r2, [r3, #10]
    207a:	7bfb      	ldrb	r3, [r7, #15]
    207c:	ea42 0303 	orr.w	r3, r2, r3
    2080:	b2da      	uxtb	r2, r3
    2082:	687b      	ldr	r3, [r7, #4]
    2084:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    2086:	687b      	ldr	r3, [r7, #4]
    2088:	691b      	ldr	r3, [r3, #16]
    208a:	2b00      	cmp	r3, #0
    208c:	d107      	bne.n	209e <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    208e:	7bfb      	ldrb	r3, [r7, #15]
    2090:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    2094:	2b00      	cmp	r3, #0
    2096:	d002      	beq.n	209e <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    2098:	f04f 0301 	mov.w	r3, #1
    209c:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    209e:	7bbb      	ldrb	r3, [r7, #14]
    20a0:	b25b      	sxtb	r3, r3
}
    20a2:	4618      	mov	r0, r3
    20a4:	f107 0714 	add.w	r7, r7, #20
    20a8:	46bd      	mov	sp, r7
    20aa:	bc80      	pop	{r7}
    20ac:	4770      	bx	lr
    20ae:	bf00      	nop

000020b0 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    20b0:	b480      	push	{r7}
    20b2:	b087      	sub	sp, #28
    20b4:	af00      	add	r7, sp, #0
    20b6:	60f8      	str	r0, [r7, #12]
    20b8:	60b9      	str	r1, [r7, #8]
    20ba:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    20bc:	f04f 0300 	mov.w	r3, #0
    20c0:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    20c2:	f04f 0300 	mov.w	r3, #0
    20c6:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    20c8:	68fa      	ldr	r2, [r7, #12]
    20ca:	f64a 1388 	movw	r3, #43400	; 0xa988
    20ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20d2:	429a      	cmp	r2, r3
    20d4:	d007      	beq.n	20e6 <MSS_UART_get_rx+0x36>
    20d6:	68fa      	ldr	r2, [r7, #12]
    20d8:	f64a 1360 	movw	r3, #43360	; 0xa960
    20dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20e0:	429a      	cmp	r2, r3
    20e2:	d000      	beq.n	20e6 <MSS_UART_get_rx+0x36>
    20e4:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    20e6:	68bb      	ldr	r3, [r7, #8]
    20e8:	2b00      	cmp	r3, #0
    20ea:	d100      	bne.n	20ee <MSS_UART_get_rx+0x3e>
    20ec:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    20ee:	687b      	ldr	r3, [r7, #4]
    20f0:	2b00      	cmp	r3, #0
    20f2:	d100      	bne.n	20f6 <MSS_UART_get_rx+0x46>
    20f4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    20f6:	68fa      	ldr	r2, [r7, #12]
    20f8:	f64a 1388 	movw	r3, #43400	; 0xa988
    20fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2100:	429a      	cmp	r2, r3
    2102:	d006      	beq.n	2112 <MSS_UART_get_rx+0x62>
    2104:	68fa      	ldr	r2, [r7, #12]
    2106:	f64a 1360 	movw	r3, #43360	; 0xa960
    210a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    210e:	429a      	cmp	r2, r3
    2110:	d134      	bne.n	217c <MSS_UART_get_rx+0xcc>
    2112:	68bb      	ldr	r3, [r7, #8]
    2114:	2b00      	cmp	r3, #0
    2116:	d031      	beq.n	217c <MSS_UART_get_rx+0xcc>
    2118:	687b      	ldr	r3, [r7, #4]
    211a:	2b00      	cmp	r3, #0
    211c:	d02e      	beq.n	217c <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    211e:	68fb      	ldr	r3, [r7, #12]
    2120:	681b      	ldr	r3, [r3, #0]
    2122:	7d1b      	ldrb	r3, [r3, #20]
    2124:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    2126:	68fb      	ldr	r3, [r7, #12]
    2128:	7a9a      	ldrb	r2, [r3, #10]
    212a:	7dfb      	ldrb	r3, [r7, #23]
    212c:	ea42 0303 	orr.w	r3, r2, r3
    2130:	b2da      	uxtb	r2, r3
    2132:	68fb      	ldr	r3, [r7, #12]
    2134:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    2136:	e017      	b.n	2168 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    2138:	68ba      	ldr	r2, [r7, #8]
    213a:	693b      	ldr	r3, [r7, #16]
    213c:	4413      	add	r3, r2
    213e:	68fa      	ldr	r2, [r7, #12]
    2140:	6812      	ldr	r2, [r2, #0]
    2142:	7812      	ldrb	r2, [r2, #0]
    2144:	b2d2      	uxtb	r2, r2
    2146:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    2148:	693b      	ldr	r3, [r7, #16]
    214a:	f103 0301 	add.w	r3, r3, #1
    214e:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    2150:	68fb      	ldr	r3, [r7, #12]
    2152:	681b      	ldr	r3, [r3, #0]
    2154:	7d1b      	ldrb	r3, [r3, #20]
    2156:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    2158:	68fb      	ldr	r3, [r7, #12]
    215a:	7a9a      	ldrb	r2, [r3, #10]
    215c:	7dfb      	ldrb	r3, [r7, #23]
    215e:	ea42 0303 	orr.w	r3, r2, r3
    2162:	b2da      	uxtb	r2, r3
    2164:	68fb      	ldr	r3, [r7, #12]
    2166:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    2168:	7dfb      	ldrb	r3, [r7, #23]
    216a:	f003 0301 	and.w	r3, r3, #1
    216e:	b2db      	uxtb	r3, r3
    2170:	2b00      	cmp	r3, #0
    2172:	d003      	beq.n	217c <MSS_UART_get_rx+0xcc>
    2174:	693a      	ldr	r2, [r7, #16]
    2176:	687b      	ldr	r3, [r7, #4]
    2178:	429a      	cmp	r2, r3
    217a:	d3dd      	bcc.n	2138 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    217c:	693b      	ldr	r3, [r7, #16]
}
    217e:	4618      	mov	r0, r3
    2180:	f107 071c 	add.w	r7, r7, #28
    2184:	46bd      	mov	sp, r7
    2186:	bc80      	pop	{r7}
    2188:	4770      	bx	lr
    218a:	bf00      	nop

0000218c <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    218c:	b580      	push	{r7, lr}
    218e:	b082      	sub	sp, #8
    2190:	af00      	add	r7, sp, #0
    2192:	6078      	str	r0, [r7, #4]
    2194:	460b      	mov	r3, r1
    2196:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2198:	687a      	ldr	r2, [r7, #4]
    219a:	f64a 1388 	movw	r3, #43400	; 0xa988
    219e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21a2:	429a      	cmp	r2, r3
    21a4:	d007      	beq.n	21b6 <MSS_UART_enable_irq+0x2a>
    21a6:	687a      	ldr	r2, [r7, #4]
    21a8:	f64a 1360 	movw	r3, #43360	; 0xa960
    21ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21b0:	429a      	cmp	r2, r3
    21b2:	d000      	beq.n	21b6 <MSS_UART_enable_irq+0x2a>
    21b4:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    21b6:	687a      	ldr	r2, [r7, #4]
    21b8:	f64a 1388 	movw	r3, #43400	; 0xa988
    21bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21c0:	429a      	cmp	r2, r3
    21c2:	d006      	beq.n	21d2 <MSS_UART_enable_irq+0x46>
    21c4:	687a      	ldr	r2, [r7, #4]
    21c6:	f64a 1360 	movw	r3, #43360	; 0xa960
    21ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21ce:	429a      	cmp	r2, r3
    21d0:	d116      	bne.n	2200 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    21d2:	687b      	ldr	r3, [r7, #4]
    21d4:	891b      	ldrh	r3, [r3, #8]
    21d6:	b21b      	sxth	r3, r3
    21d8:	4618      	mov	r0, r3
    21da:	f7ff fccf 	bl	1b7c <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    21de:	687b      	ldr	r3, [r7, #4]
    21e0:	681b      	ldr	r3, [r3, #0]
    21e2:	687a      	ldr	r2, [r7, #4]
    21e4:	6812      	ldr	r2, [r2, #0]
    21e6:	7912      	ldrb	r2, [r2, #4]
    21e8:	b2d1      	uxtb	r1, r2
    21ea:	78fa      	ldrb	r2, [r7, #3]
    21ec:	ea41 0202 	orr.w	r2, r1, r2
    21f0:	b2d2      	uxtb	r2, r2
    21f2:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    21f4:	687b      	ldr	r3, [r7, #4]
    21f6:	891b      	ldrh	r3, [r3, #8]
    21f8:	b21b      	sxth	r3, r3
    21fa:	4618      	mov	r0, r3
    21fc:	f7ff fc84 	bl	1b08 <NVIC_EnableIRQ>
    }
}
    2200:	f107 0708 	add.w	r7, r7, #8
    2204:	46bd      	mov	sp, r7
    2206:	bd80      	pop	{r7, pc}

00002208 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    2208:	b580      	push	{r7, lr}
    220a:	b082      	sub	sp, #8
    220c:	af00      	add	r7, sp, #0
    220e:	6078      	str	r0, [r7, #4]
    2210:	460b      	mov	r3, r1
    2212:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2214:	687a      	ldr	r2, [r7, #4]
    2216:	f64a 1388 	movw	r3, #43400	; 0xa988
    221a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    221e:	429a      	cmp	r2, r3
    2220:	d007      	beq.n	2232 <MSS_UART_disable_irq+0x2a>
    2222:	687a      	ldr	r2, [r7, #4]
    2224:	f64a 1360 	movw	r3, #43360	; 0xa960
    2228:	f2c2 0300 	movt	r3, #8192	; 0x2000
    222c:	429a      	cmp	r2, r3
    222e:	d000      	beq.n	2232 <MSS_UART_disable_irq+0x2a>
    2230:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2232:	687a      	ldr	r2, [r7, #4]
    2234:	f64a 1388 	movw	r3, #43400	; 0xa988
    2238:	f2c2 0300 	movt	r3, #8192	; 0x2000
    223c:	429a      	cmp	r2, r3
    223e:	d006      	beq.n	224e <MSS_UART_disable_irq+0x46>
    2240:	687a      	ldr	r2, [r7, #4]
    2242:	f64a 1360 	movw	r3, #43360	; 0xa960
    2246:	f2c2 0300 	movt	r3, #8192	; 0x2000
    224a:	429a      	cmp	r2, r3
    224c:	d11c      	bne.n	2288 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    224e:	687b      	ldr	r3, [r7, #4]
    2250:	681b      	ldr	r3, [r3, #0]
    2252:	687a      	ldr	r2, [r7, #4]
    2254:	6812      	ldr	r2, [r2, #0]
    2256:	7912      	ldrb	r2, [r2, #4]
    2258:	b2d1      	uxtb	r1, r2
    225a:	78fa      	ldrb	r2, [r7, #3]
    225c:	ea6f 0202 	mvn.w	r2, r2
    2260:	b2d2      	uxtb	r2, r2
    2262:	ea01 0202 	and.w	r2, r1, r2
    2266:	b2d2      	uxtb	r2, r2
    2268:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    226a:	687b      	ldr	r3, [r7, #4]
    226c:	891b      	ldrh	r3, [r3, #8]
    226e:	b21b      	sxth	r3, r3
    2270:	4618      	mov	r0, r3
    2272:	f7ff fc83 	bl	1b7c <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    2276:	78fb      	ldrb	r3, [r7, #3]
    2278:	2b0f      	cmp	r3, #15
    227a:	d105      	bne.n	2288 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    227c:	687b      	ldr	r3, [r7, #4]
    227e:	891b      	ldrh	r3, [r3, #8]
    2280:	b21b      	sxth	r3, r3
    2282:	4618      	mov	r0, r3
    2284:	f7ff fc5c 	bl	1b40 <NVIC_DisableIRQ>

        }
    }
}
    2288:	f107 0708 	add.w	r7, r7, #8
    228c:	46bd      	mov	sp, r7
    228e:	bd80      	pop	{r7, pc}

00002290 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    2290:	b580      	push	{r7, lr}
    2292:	b084      	sub	sp, #16
    2294:	af00      	add	r7, sp, #0
    2296:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2298:	687a      	ldr	r2, [r7, #4]
    229a:	f64a 1388 	movw	r3, #43400	; 0xa988
    229e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22a2:	429a      	cmp	r2, r3
    22a4:	d007      	beq.n	22b6 <MSS_UART_isr+0x26>
    22a6:	687a      	ldr	r2, [r7, #4]
    22a8:	f64a 1360 	movw	r3, #43360	; 0xa960
    22ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22b0:	429a      	cmp	r2, r3
    22b2:	d000      	beq.n	22b6 <MSS_UART_isr+0x26>
    22b4:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    22b6:	687a      	ldr	r2, [r7, #4]
    22b8:	f64a 1388 	movw	r3, #43400	; 0xa988
    22bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22c0:	429a      	cmp	r2, r3
    22c2:	d006      	beq.n	22d2 <MSS_UART_isr+0x42>
    22c4:	687a      	ldr	r2, [r7, #4]
    22c6:	f64a 1360 	movw	r3, #43360	; 0xa960
    22ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22ce:	429a      	cmp	r2, r3
    22d0:	d167      	bne.n	23a2 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    22d2:	687b      	ldr	r3, [r7, #4]
    22d4:	681b      	ldr	r3, [r3, #0]
    22d6:	7a1b      	ldrb	r3, [r3, #8]
    22d8:	b2db      	uxtb	r3, r3
    22da:	f003 030f 	and.w	r3, r3, #15
    22de:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    22e0:	7bfb      	ldrb	r3, [r7, #15]
    22e2:	2b0c      	cmp	r3, #12
    22e4:	d854      	bhi.n	2390 <MSS_UART_isr+0x100>
    22e6:	a201      	add	r2, pc, #4	; (adr r2, 22ec <MSS_UART_isr+0x5c>)
    22e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    22ec:	00002321 	.word	0x00002321
    22f0:	00002391 	.word	0x00002391
    22f4:	0000233d 	.word	0x0000233d
    22f8:	00002391 	.word	0x00002391
    22fc:	00002359 	.word	0x00002359
    2300:	00002391 	.word	0x00002391
    2304:	00002375 	.word	0x00002375
    2308:	00002391 	.word	0x00002391
    230c:	00002391 	.word	0x00002391
    2310:	00002391 	.word	0x00002391
    2314:	00002391 	.word	0x00002391
    2318:	00002391 	.word	0x00002391
    231c:	00002359 	.word	0x00002359
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    2320:	687b      	ldr	r3, [r7, #4]
    2322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2324:	2b00      	cmp	r3, #0
    2326:	d100      	bne.n	232a <MSS_UART_isr+0x9a>
    2328:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    232a:	687b      	ldr	r3, [r7, #4]
    232c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    232e:	2b00      	cmp	r3, #0
    2330:	d030      	beq.n	2394 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    2332:	687b      	ldr	r3, [r7, #4]
    2334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2336:	6878      	ldr	r0, [r7, #4]
    2338:	4798      	blx	r3
                }
            }
            break;
    233a:	e032      	b.n	23a2 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    233c:	687b      	ldr	r3, [r7, #4]
    233e:	6a1b      	ldr	r3, [r3, #32]
    2340:	2b00      	cmp	r3, #0
    2342:	d100      	bne.n	2346 <MSS_UART_isr+0xb6>
    2344:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    2346:	687b      	ldr	r3, [r7, #4]
    2348:	6a1b      	ldr	r3, [r3, #32]
    234a:	2b00      	cmp	r3, #0
    234c:	d024      	beq.n	2398 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    234e:	687b      	ldr	r3, [r7, #4]
    2350:	6a1b      	ldr	r3, [r3, #32]
    2352:	6878      	ldr	r0, [r7, #4]
    2354:	4798      	blx	r3
                }
            }
            break;
    2356:	e024      	b.n	23a2 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    2358:	687b      	ldr	r3, [r7, #4]
    235a:	69db      	ldr	r3, [r3, #28]
    235c:	2b00      	cmp	r3, #0
    235e:	d100      	bne.n	2362 <MSS_UART_isr+0xd2>
    2360:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    2362:	687b      	ldr	r3, [r7, #4]
    2364:	69db      	ldr	r3, [r3, #28]
    2366:	2b00      	cmp	r3, #0
    2368:	d018      	beq.n	239c <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    236a:	687b      	ldr	r3, [r7, #4]
    236c:	69db      	ldr	r3, [r3, #28]
    236e:	6878      	ldr	r0, [r7, #4]
    2370:	4798      	blx	r3
                }
            }
            break;
    2372:	e016      	b.n	23a2 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    2374:	687b      	ldr	r3, [r7, #4]
    2376:	699b      	ldr	r3, [r3, #24]
    2378:	2b00      	cmp	r3, #0
    237a:	d100      	bne.n	237e <MSS_UART_isr+0xee>
    237c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    237e:	687b      	ldr	r3, [r7, #4]
    2380:	699b      	ldr	r3, [r3, #24]
    2382:	2b00      	cmp	r3, #0
    2384:	d00c      	beq.n	23a0 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    2386:	687b      	ldr	r3, [r7, #4]
    2388:	699b      	ldr	r3, [r3, #24]
    238a:	6878      	ldr	r0, [r7, #4]
    238c:	4798      	blx	r3
                }
            }
            break;
    238e:	e008      	b.n	23a2 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    2390:	be00      	bkpt	0x0000
    2392:	e006      	b.n	23a2 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    2394:	bf00      	nop
    2396:	e004      	b.n	23a2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    2398:	bf00      	nop
    239a:	e002      	b.n	23a2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    239c:	bf00      	nop
    239e:	e000      	b.n	23a2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    23a0:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    23a2:	f107 0710 	add.w	r7, r7, #16
    23a6:	46bd      	mov	sp, r7
    23a8:	bd80      	pop	{r7, pc}
    23aa:	bf00      	nop

000023ac <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    23ac:	b480      	push	{r7}
    23ae:	b087      	sub	sp, #28
    23b0:	af00      	add	r7, sp, #0
    23b2:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    23b4:	687a      	ldr	r2, [r7, #4]
    23b6:	f64a 1388 	movw	r3, #43400	; 0xa988
    23ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23be:	429a      	cmp	r2, r3
    23c0:	d007      	beq.n	23d2 <default_tx_handler+0x26>
    23c2:	687a      	ldr	r2, [r7, #4]
    23c4:	f64a 1360 	movw	r3, #43360	; 0xa960
    23c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23cc:	429a      	cmp	r2, r3
    23ce:	d000      	beq.n	23d2 <default_tx_handler+0x26>
    23d0:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    23d2:	687b      	ldr	r3, [r7, #4]
    23d4:	68db      	ldr	r3, [r3, #12]
    23d6:	2b00      	cmp	r3, #0
    23d8:	d100      	bne.n	23dc <default_tx_handler+0x30>
    23da:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    23dc:	687b      	ldr	r3, [r7, #4]
    23de:	691b      	ldr	r3, [r3, #16]
    23e0:	2b00      	cmp	r3, #0
    23e2:	d100      	bne.n	23e6 <default_tx_handler+0x3a>
    23e4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    23e6:	687a      	ldr	r2, [r7, #4]
    23e8:	f64a 1388 	movw	r3, #43400	; 0xa988
    23ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23f0:	429a      	cmp	r2, r3
    23f2:	d006      	beq.n	2402 <default_tx_handler+0x56>
    23f4:	687a      	ldr	r2, [r7, #4]
    23f6:	f64a 1360 	movw	r3, #43360	; 0xa960
    23fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23fe:	429a      	cmp	r2, r3
    2400:	d152      	bne.n	24a8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    2402:	687b      	ldr	r3, [r7, #4]
    2404:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2406:	2b00      	cmp	r3, #0
    2408:	d04e      	beq.n	24a8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    240a:	687b      	ldr	r3, [r7, #4]
    240c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    240e:	2b00      	cmp	r3, #0
    2410:	d04a      	beq.n	24a8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2412:	687b      	ldr	r3, [r7, #4]
    2414:	681b      	ldr	r3, [r3, #0]
    2416:	7d1b      	ldrb	r3, [r3, #20]
    2418:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    241a:	687b      	ldr	r3, [r7, #4]
    241c:	7a9a      	ldrb	r2, [r3, #10]
    241e:	7afb      	ldrb	r3, [r7, #11]
    2420:	ea42 0303 	orr.w	r3, r2, r3
    2424:	b2da      	uxtb	r2, r3
    2426:	687b      	ldr	r3, [r7, #4]
    2428:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    242a:	7afb      	ldrb	r3, [r7, #11]
    242c:	f003 0320 	and.w	r3, r3, #32
    2430:	2b00      	cmp	r3, #0
    2432:	d029      	beq.n	2488 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    2434:	f04f 0310 	mov.w	r3, #16
    2438:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    243a:	687b      	ldr	r3, [r7, #4]
    243c:	691a      	ldr	r2, [r3, #16]
    243e:	687b      	ldr	r3, [r7, #4]
    2440:	695b      	ldr	r3, [r3, #20]
    2442:	ebc3 0302 	rsb	r3, r3, r2
    2446:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    2448:	697b      	ldr	r3, [r7, #20]
    244a:	2b0f      	cmp	r3, #15
    244c:	d801      	bhi.n	2452 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    244e:	697b      	ldr	r3, [r7, #20]
    2450:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2452:	f04f 0300 	mov.w	r3, #0
    2456:	60fb      	str	r3, [r7, #12]
    2458:	e012      	b.n	2480 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    245a:	687b      	ldr	r3, [r7, #4]
    245c:	681b      	ldr	r3, [r3, #0]
    245e:	687a      	ldr	r2, [r7, #4]
    2460:	68d1      	ldr	r1, [r2, #12]
    2462:	687a      	ldr	r2, [r7, #4]
    2464:	6952      	ldr	r2, [r2, #20]
    2466:	440a      	add	r2, r1
    2468:	7812      	ldrb	r2, [r2, #0]
    246a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    246c:	687b      	ldr	r3, [r7, #4]
    246e:	695b      	ldr	r3, [r3, #20]
    2470:	f103 0201 	add.w	r2, r3, #1
    2474:	687b      	ldr	r3, [r7, #4]
    2476:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2478:	68fb      	ldr	r3, [r7, #12]
    247a:	f103 0301 	add.w	r3, r3, #1
    247e:	60fb      	str	r3, [r7, #12]
    2480:	68fa      	ldr	r2, [r7, #12]
    2482:	693b      	ldr	r3, [r7, #16]
    2484:	429a      	cmp	r2, r3
    2486:	d3e8      	bcc.n	245a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    2488:	687b      	ldr	r3, [r7, #4]
    248a:	695a      	ldr	r2, [r3, #20]
    248c:	687b      	ldr	r3, [r7, #4]
    248e:	691b      	ldr	r3, [r3, #16]
    2490:	429a      	cmp	r2, r3
    2492:	d109      	bne.n	24a8 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    2494:	687b      	ldr	r3, [r7, #4]
    2496:	f04f 0200 	mov.w	r2, #0
    249a:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    249c:	687b      	ldr	r3, [r7, #4]
    249e:	685b      	ldr	r3, [r3, #4]
    24a0:	f04f 0200 	mov.w	r2, #0
    24a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    24a8:	f107 071c 	add.w	r7, r7, #28
    24ac:	46bd      	mov	sp, r7
    24ae:	bc80      	pop	{r7}
    24b0:	4770      	bx	lr
    24b2:	bf00      	nop

000024b4 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    24b4:	b580      	push	{r7, lr}
    24b6:	b084      	sub	sp, #16
    24b8:	af00      	add	r7, sp, #0
    24ba:	60f8      	str	r0, [r7, #12]
    24bc:	60b9      	str	r1, [r7, #8]
    24be:	4613      	mov	r3, r2
    24c0:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    24c2:	68fa      	ldr	r2, [r7, #12]
    24c4:	f64a 1388 	movw	r3, #43400	; 0xa988
    24c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24cc:	429a      	cmp	r2, r3
    24ce:	d007      	beq.n	24e0 <MSS_UART_set_rx_handler+0x2c>
    24d0:	68fa      	ldr	r2, [r7, #12]
    24d2:	f64a 1360 	movw	r3, #43360	; 0xa960
    24d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24da:	429a      	cmp	r2, r3
    24dc:	d000      	beq.n	24e0 <MSS_UART_set_rx_handler+0x2c>
    24de:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    24e0:	68bb      	ldr	r3, [r7, #8]
    24e2:	2b00      	cmp	r3, #0
    24e4:	d100      	bne.n	24e8 <MSS_UART_set_rx_handler+0x34>
    24e6:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    24e8:	79fb      	ldrb	r3, [r7, #7]
    24ea:	2bc0      	cmp	r3, #192	; 0xc0
    24ec:	d900      	bls.n	24f0 <MSS_UART_set_rx_handler+0x3c>
    24ee:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    24f0:	68fa      	ldr	r2, [r7, #12]
    24f2:	f64a 1388 	movw	r3, #43400	; 0xa988
    24f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24fa:	429a      	cmp	r2, r3
    24fc:	d006      	beq.n	250c <MSS_UART_set_rx_handler+0x58>
    24fe:	68fa      	ldr	r2, [r7, #12]
    2500:	f64a 1360 	movw	r3, #43360	; 0xa960
    2504:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2508:	429a      	cmp	r2, r3
    250a:	d123      	bne.n	2554 <MSS_UART_set_rx_handler+0xa0>
    250c:	68bb      	ldr	r3, [r7, #8]
    250e:	2b00      	cmp	r3, #0
    2510:	d020      	beq.n	2554 <MSS_UART_set_rx_handler+0xa0>
    2512:	79fb      	ldrb	r3, [r7, #7]
    2514:	2bc0      	cmp	r3, #192	; 0xc0
    2516:	d81d      	bhi.n	2554 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    2518:	68fb      	ldr	r3, [r7, #12]
    251a:	68ba      	ldr	r2, [r7, #8]
    251c:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    251e:	68fb      	ldr	r3, [r7, #12]
    2520:	681a      	ldr	r2, [r3, #0]
    2522:	79fb      	ldrb	r3, [r7, #7]
    2524:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    2528:	f043 030a 	orr.w	r3, r3, #10
    252c:	b2db      	uxtb	r3, r3
    252e:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2530:	68fb      	ldr	r3, [r7, #12]
    2532:	891b      	ldrh	r3, [r3, #8]
    2534:	b21b      	sxth	r3, r3
    2536:	4618      	mov	r0, r3
    2538:	f7ff fb20 	bl	1b7c <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    253c:	68fb      	ldr	r3, [r7, #12]
    253e:	685b      	ldr	r3, [r3, #4]
    2540:	f04f 0201 	mov.w	r2, #1
    2544:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2548:	68fb      	ldr	r3, [r7, #12]
    254a:	891b      	ldrh	r3, [r3, #8]
    254c:	b21b      	sxth	r3, r3
    254e:	4618      	mov	r0, r3
    2550:	f7ff fada 	bl	1b08 <NVIC_EnableIRQ>
    }
}
    2554:	f107 0710 	add.w	r7, r7, #16
    2558:	46bd      	mov	sp, r7
    255a:	bd80      	pop	{r7, pc}

0000255c <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    255c:	b480      	push	{r7}
    255e:	b083      	sub	sp, #12
    2560:	af00      	add	r7, sp, #0
    2562:	6078      	str	r0, [r7, #4]
    2564:	460b      	mov	r3, r1
    2566:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2568:	687a      	ldr	r2, [r7, #4]
    256a:	f64a 1388 	movw	r3, #43400	; 0xa988
    256e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2572:	429a      	cmp	r2, r3
    2574:	d007      	beq.n	2586 <MSS_UART_set_loopback+0x2a>
    2576:	687a      	ldr	r2, [r7, #4]
    2578:	f64a 1360 	movw	r3, #43360	; 0xa960
    257c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2580:	429a      	cmp	r2, r3
    2582:	d000      	beq.n	2586 <MSS_UART_set_loopback+0x2a>
    2584:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2586:	687a      	ldr	r2, [r7, #4]
    2588:	f64a 1388 	movw	r3, #43400	; 0xa988
    258c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2590:	429a      	cmp	r2, r3
    2592:	d006      	beq.n	25a2 <MSS_UART_set_loopback+0x46>
    2594:	687a      	ldr	r2, [r7, #4]
    2596:	f64a 1360 	movw	r3, #43360	; 0xa960
    259a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    259e:	429a      	cmp	r2, r3
    25a0:	d10f      	bne.n	25c2 <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    25a2:	78fb      	ldrb	r3, [r7, #3]
    25a4:	2b00      	cmp	r3, #0
    25a6:	d106      	bne.n	25b6 <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    25a8:	687b      	ldr	r3, [r7, #4]
    25aa:	685b      	ldr	r3, [r3, #4]
    25ac:	f04f 0200 	mov.w	r2, #0
    25b0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    25b4:	e005      	b.n	25c2 <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    25b6:	687b      	ldr	r3, [r7, #4]
    25b8:	685b      	ldr	r3, [r3, #4]
    25ba:	f04f 0201 	mov.w	r2, #1
    25be:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    25c2:	f107 070c 	add.w	r7, r7, #12
    25c6:	46bd      	mov	sp, r7
    25c8:	bc80      	pop	{r7}
    25ca:	4770      	bx	lr

000025cc <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    25cc:	4668      	mov	r0, sp
    25ce:	f020 0107 	bic.w	r1, r0, #7
    25d2:	468d      	mov	sp, r1
    25d4:	b589      	push	{r0, r3, r7, lr}
    25d6:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    25d8:	f64a 1088 	movw	r0, #43400	; 0xa988
    25dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    25e0:	f7ff fe56 	bl	2290 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    25e4:	f04f 000a 	mov.w	r0, #10
    25e8:	f7ff fac8 	bl	1b7c <NVIC_ClearPendingIRQ>
}
    25ec:	46bd      	mov	sp, r7
    25ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    25f2:	4685      	mov	sp, r0
    25f4:	4770      	bx	lr
    25f6:	bf00      	nop

000025f8 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    25f8:	4668      	mov	r0, sp
    25fa:	f020 0107 	bic.w	r1, r0, #7
    25fe:	468d      	mov	sp, r1
    2600:	b589      	push	{r0, r3, r7, lr}
    2602:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    2604:	f64a 1060 	movw	r0, #43360	; 0xa960
    2608:	f2c2 0000 	movt	r0, #8192	; 0x2000
    260c:	f7ff fe40 	bl	2290 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    2610:	f04f 000b 	mov.w	r0, #11
    2614:	f7ff fab2 	bl	1b7c <NVIC_ClearPendingIRQ>
}
    2618:	46bd      	mov	sp, r7
    261a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    261e:	4685      	mov	sp, r0
    2620:	4770      	bx	lr
    2622:	bf00      	nop

00002624 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2624:	b580      	push	{r7, lr}
    2626:	b082      	sub	sp, #8
    2628:	af00      	add	r7, sp, #0
    262a:	6078      	str	r0, [r7, #4]
    262c:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    262e:	687a      	ldr	r2, [r7, #4]
    2630:	f64a 1388 	movw	r3, #43400	; 0xa988
    2634:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2638:	429a      	cmp	r2, r3
    263a:	d007      	beq.n	264c <MSS_UART_set_rxstatus_handler+0x28>
    263c:	687a      	ldr	r2, [r7, #4]
    263e:	f64a 1360 	movw	r3, #43360	; 0xa960
    2642:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2646:	429a      	cmp	r2, r3
    2648:	d000      	beq.n	264c <MSS_UART_set_rxstatus_handler+0x28>
    264a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    264c:	683b      	ldr	r3, [r7, #0]
    264e:	2b00      	cmp	r3, #0
    2650:	d100      	bne.n	2654 <MSS_UART_set_rxstatus_handler+0x30>
    2652:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2654:	687a      	ldr	r2, [r7, #4]
    2656:	f64a 1388 	movw	r3, #43400	; 0xa988
    265a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    265e:	429a      	cmp	r2, r3
    2660:	d006      	beq.n	2670 <MSS_UART_set_rxstatus_handler+0x4c>
    2662:	687a      	ldr	r2, [r7, #4]
    2664:	f64a 1360 	movw	r3, #43360	; 0xa960
    2668:	f2c2 0300 	movt	r3, #8192	; 0x2000
    266c:	429a      	cmp	r2, r3
    266e:	d117      	bne.n	26a0 <MSS_UART_set_rxstatus_handler+0x7c>
    2670:	683b      	ldr	r3, [r7, #0]
    2672:	2b00      	cmp	r3, #0
    2674:	d014      	beq.n	26a0 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    2676:	687b      	ldr	r3, [r7, #4]
    2678:	683a      	ldr	r2, [r7, #0]
    267a:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    267c:	687b      	ldr	r3, [r7, #4]
    267e:	891b      	ldrh	r3, [r3, #8]
    2680:	b21b      	sxth	r3, r3
    2682:	4618      	mov	r0, r3
    2684:	f7ff fa7a 	bl	1b7c <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    2688:	687b      	ldr	r3, [r7, #4]
    268a:	685b      	ldr	r3, [r3, #4]
    268c:	f04f 0201 	mov.w	r2, #1
    2690:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2694:	687b      	ldr	r3, [r7, #4]
    2696:	891b      	ldrh	r3, [r3, #8]
    2698:	b21b      	sxth	r3, r3
    269a:	4618      	mov	r0, r3
    269c:	f7ff fa34 	bl	1b08 <NVIC_EnableIRQ>
    }
}
    26a0:	f107 0708 	add.w	r7, r7, #8
    26a4:	46bd      	mov	sp, r7
    26a6:	bd80      	pop	{r7, pc}

000026a8 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    26a8:	b580      	push	{r7, lr}
    26aa:	b082      	sub	sp, #8
    26ac:	af00      	add	r7, sp, #0
    26ae:	6078      	str	r0, [r7, #4]
    26b0:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    26b2:	687a      	ldr	r2, [r7, #4]
    26b4:	f64a 1388 	movw	r3, #43400	; 0xa988
    26b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26bc:	429a      	cmp	r2, r3
    26be:	d007      	beq.n	26d0 <MSS_UART_set_tx_handler+0x28>
    26c0:	687a      	ldr	r2, [r7, #4]
    26c2:	f64a 1360 	movw	r3, #43360	; 0xa960
    26c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ca:	429a      	cmp	r2, r3
    26cc:	d000      	beq.n	26d0 <MSS_UART_set_tx_handler+0x28>
    26ce:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    26d0:	683b      	ldr	r3, [r7, #0]
    26d2:	2b00      	cmp	r3, #0
    26d4:	d100      	bne.n	26d8 <MSS_UART_set_tx_handler+0x30>
    26d6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    26d8:	687a      	ldr	r2, [r7, #4]
    26da:	f64a 1388 	movw	r3, #43400	; 0xa988
    26de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26e2:	429a      	cmp	r2, r3
    26e4:	d006      	beq.n	26f4 <MSS_UART_set_tx_handler+0x4c>
    26e6:	687a      	ldr	r2, [r7, #4]
    26e8:	f64a 1360 	movw	r3, #43360	; 0xa960
    26ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26f0:	429a      	cmp	r2, r3
    26f2:	d11f      	bne.n	2734 <MSS_UART_set_tx_handler+0x8c>
    26f4:	683b      	ldr	r3, [r7, #0]
    26f6:	2b00      	cmp	r3, #0
    26f8:	d01c      	beq.n	2734 <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    26fa:	687b      	ldr	r3, [r7, #4]
    26fc:	683a      	ldr	r2, [r7, #0]
    26fe:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    2700:	687b      	ldr	r3, [r7, #4]
    2702:	f04f 0200 	mov.w	r2, #0
    2706:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    2708:	687b      	ldr	r3, [r7, #4]
    270a:	f04f 0200 	mov.w	r2, #0
    270e:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2710:	687b      	ldr	r3, [r7, #4]
    2712:	891b      	ldrh	r3, [r3, #8]
    2714:	b21b      	sxth	r3, r3
    2716:	4618      	mov	r0, r3
    2718:	f7ff fa30 	bl	1b7c <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    271c:	687b      	ldr	r3, [r7, #4]
    271e:	685b      	ldr	r3, [r3, #4]
    2720:	f04f 0201 	mov.w	r2, #1
    2724:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2728:	687b      	ldr	r3, [r7, #4]
    272a:	891b      	ldrh	r3, [r3, #8]
    272c:	b21b      	sxth	r3, r3
    272e:	4618      	mov	r0, r3
    2730:	f7ff f9ea 	bl	1b08 <NVIC_EnableIRQ>
    }
}
    2734:	f107 0708 	add.w	r7, r7, #8
    2738:	46bd      	mov	sp, r7
    273a:	bd80      	pop	{r7, pc}

0000273c <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    273c:	b580      	push	{r7, lr}
    273e:	b082      	sub	sp, #8
    2740:	af00      	add	r7, sp, #0
    2742:	6078      	str	r0, [r7, #4]
    2744:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2746:	687a      	ldr	r2, [r7, #4]
    2748:	f64a 1388 	movw	r3, #43400	; 0xa988
    274c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2750:	429a      	cmp	r2, r3
    2752:	d007      	beq.n	2764 <MSS_UART_set_modemstatus_handler+0x28>
    2754:	687a      	ldr	r2, [r7, #4]
    2756:	f64a 1360 	movw	r3, #43360	; 0xa960
    275a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    275e:	429a      	cmp	r2, r3
    2760:	d000      	beq.n	2764 <MSS_UART_set_modemstatus_handler+0x28>
    2762:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2764:	683b      	ldr	r3, [r7, #0]
    2766:	2b00      	cmp	r3, #0
    2768:	d100      	bne.n	276c <MSS_UART_set_modemstatus_handler+0x30>
    276a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    276c:	687a      	ldr	r2, [r7, #4]
    276e:	f64a 1388 	movw	r3, #43400	; 0xa988
    2772:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2776:	429a      	cmp	r2, r3
    2778:	d006      	beq.n	2788 <MSS_UART_set_modemstatus_handler+0x4c>
    277a:	687a      	ldr	r2, [r7, #4]
    277c:	f64a 1360 	movw	r3, #43360	; 0xa960
    2780:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2784:	429a      	cmp	r2, r3
    2786:	d117      	bne.n	27b8 <MSS_UART_set_modemstatus_handler+0x7c>
    2788:	683b      	ldr	r3, [r7, #0]
    278a:	2b00      	cmp	r3, #0
    278c:	d014      	beq.n	27b8 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    278e:	687b      	ldr	r3, [r7, #4]
    2790:	683a      	ldr	r2, [r7, #0]
    2792:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2794:	687b      	ldr	r3, [r7, #4]
    2796:	891b      	ldrh	r3, [r3, #8]
    2798:	b21b      	sxth	r3, r3
    279a:	4618      	mov	r0, r3
    279c:	f7ff f9ee 	bl	1b7c <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    27a0:	687b      	ldr	r3, [r7, #4]
    27a2:	685b      	ldr	r3, [r3, #4]
    27a4:	f04f 0201 	mov.w	r2, #1
    27a8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    27ac:	687b      	ldr	r3, [r7, #4]
    27ae:	891b      	ldrh	r3, [r3, #8]
    27b0:	b21b      	sxth	r3, r3
    27b2:	4618      	mov	r0, r3
    27b4:	f7ff f9a8 	bl	1b08 <NVIC_EnableIRQ>
    }
}
    27b8:	f107 0708 	add.w	r7, r7, #8
    27bc:	46bd      	mov	sp, r7
    27be:	bd80      	pop	{r7, pc}

000027c0 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    27c0:	b480      	push	{r7}
    27c2:	b089      	sub	sp, #36	; 0x24
    27c4:	af00      	add	r7, sp, #0
    27c6:	60f8      	str	r0, [r7, #12]
    27c8:	60b9      	str	r1, [r7, #8]
    27ca:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    27cc:	f04f 0300 	mov.w	r3, #0
    27d0:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    27d2:	f04f 0300 	mov.w	r3, #0
    27d6:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    27d8:	68fa      	ldr	r2, [r7, #12]
    27da:	f64a 1388 	movw	r3, #43400	; 0xa988
    27de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27e2:	429a      	cmp	r2, r3
    27e4:	d007      	beq.n	27f6 <MSS_UART_fill_tx_fifo+0x36>
    27e6:	68fa      	ldr	r2, [r7, #12]
    27e8:	f64a 1360 	movw	r3, #43360	; 0xa960
    27ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27f0:	429a      	cmp	r2, r3
    27f2:	d000      	beq.n	27f6 <MSS_UART_fill_tx_fifo+0x36>
    27f4:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    27f6:	68bb      	ldr	r3, [r7, #8]
    27f8:	2b00      	cmp	r3, #0
    27fa:	d100      	bne.n	27fe <MSS_UART_fill_tx_fifo+0x3e>
    27fc:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    27fe:	687b      	ldr	r3, [r7, #4]
    2800:	2b00      	cmp	r3, #0
    2802:	d100      	bne.n	2806 <MSS_UART_fill_tx_fifo+0x46>
    2804:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    2806:	68fa      	ldr	r2, [r7, #12]
    2808:	f64a 1388 	movw	r3, #43400	; 0xa988
    280c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2810:	429a      	cmp	r2, r3
    2812:	d006      	beq.n	2822 <MSS_UART_fill_tx_fifo+0x62>
    2814:	68fa      	ldr	r2, [r7, #12]
    2816:	f64a 1360 	movw	r3, #43360	; 0xa960
    281a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    281e:	429a      	cmp	r2, r3
    2820:	d131      	bne.n	2886 <MSS_UART_fill_tx_fifo+0xc6>
    2822:	68bb      	ldr	r3, [r7, #8]
    2824:	2b00      	cmp	r3, #0
    2826:	d02e      	beq.n	2886 <MSS_UART_fill_tx_fifo+0xc6>
    2828:	687b      	ldr	r3, [r7, #4]
    282a:	2b00      	cmp	r3, #0
    282c:	d02b      	beq.n	2886 <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    282e:	68fb      	ldr	r3, [r7, #12]
    2830:	681b      	ldr	r3, [r3, #0]
    2832:	7d1b      	ldrb	r3, [r3, #20]
    2834:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    2836:	68fb      	ldr	r3, [r7, #12]
    2838:	7a9a      	ldrb	r2, [r3, #10]
    283a:	7dfb      	ldrb	r3, [r7, #23]
    283c:	ea42 0303 	orr.w	r3, r2, r3
    2840:	b2da      	uxtb	r2, r3
    2842:	68fb      	ldr	r3, [r7, #12]
    2844:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    2846:	7dfb      	ldrb	r3, [r7, #23]
    2848:	f003 0320 	and.w	r3, r3, #32
    284c:	2b00      	cmp	r3, #0
    284e:	d01a      	beq.n	2886 <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    2850:	f04f 0310 	mov.w	r3, #16
    2854:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    2856:	687b      	ldr	r3, [r7, #4]
    2858:	2b0f      	cmp	r3, #15
    285a:	d801      	bhi.n	2860 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    285c:	687b      	ldr	r3, [r7, #4]
    285e:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2860:	f04f 0300 	mov.w	r3, #0
    2864:	61bb      	str	r3, [r7, #24]
    2866:	e00a      	b.n	287e <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    2868:	68fb      	ldr	r3, [r7, #12]
    286a:	681b      	ldr	r3, [r3, #0]
    286c:	68b9      	ldr	r1, [r7, #8]
    286e:	69ba      	ldr	r2, [r7, #24]
    2870:	440a      	add	r2, r1
    2872:	7812      	ldrb	r2, [r2, #0]
    2874:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2876:	69bb      	ldr	r3, [r7, #24]
    2878:	f103 0301 	add.w	r3, r3, #1
    287c:	61bb      	str	r3, [r7, #24]
    287e:	69ba      	ldr	r2, [r7, #24]
    2880:	69fb      	ldr	r3, [r7, #28]
    2882:	429a      	cmp	r2, r3
    2884:	d3f0      	bcc.n	2868 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    2886:	69bb      	ldr	r3, [r7, #24]
}
    2888:	4618      	mov	r0, r3
    288a:	f107 0724 	add.w	r7, r7, #36	; 0x24
    288e:	46bd      	mov	sp, r7
    2890:	bc80      	pop	{r7}
    2892:	4770      	bx	lr

00002894 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    2894:	b480      	push	{r7}
    2896:	b085      	sub	sp, #20
    2898:	af00      	add	r7, sp, #0
    289a:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    289c:	f04f 33ff 	mov.w	r3, #4294967295
    28a0:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    28a2:	687a      	ldr	r2, [r7, #4]
    28a4:	f64a 1388 	movw	r3, #43400	; 0xa988
    28a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28ac:	429a      	cmp	r2, r3
    28ae:	d007      	beq.n	28c0 <MSS_UART_get_rx_status+0x2c>
    28b0:	687a      	ldr	r2, [r7, #4]
    28b2:	f64a 1360 	movw	r3, #43360	; 0xa960
    28b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28ba:	429a      	cmp	r2, r3
    28bc:	d000      	beq.n	28c0 <MSS_UART_get_rx_status+0x2c>
    28be:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    28c0:	687a      	ldr	r2, [r7, #4]
    28c2:	f64a 1388 	movw	r3, #43400	; 0xa988
    28c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28ca:	429a      	cmp	r2, r3
    28cc:	d006      	beq.n	28dc <MSS_UART_get_rx_status+0x48>
    28ce:	687a      	ldr	r2, [r7, #4]
    28d0:	f64a 1360 	movw	r3, #43360	; 0xa960
    28d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28d8:	429a      	cmp	r2, r3
    28da:	d113      	bne.n	2904 <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    28dc:	687b      	ldr	r3, [r7, #4]
    28de:	7a9a      	ldrb	r2, [r3, #10]
    28e0:	687b      	ldr	r3, [r7, #4]
    28e2:	681b      	ldr	r3, [r3, #0]
    28e4:	7d1b      	ldrb	r3, [r3, #20]
    28e6:	b2db      	uxtb	r3, r3
    28e8:	ea42 0303 	orr.w	r3, r2, r3
    28ec:	b2da      	uxtb	r2, r3
    28ee:	687b      	ldr	r3, [r7, #4]
    28f0:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    28f2:	687b      	ldr	r3, [r7, #4]
    28f4:	7a9b      	ldrb	r3, [r3, #10]
    28f6:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    28fa:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    28fc:	687b      	ldr	r3, [r7, #4]
    28fe:	f04f 0200 	mov.w	r2, #0
    2902:	729a      	strb	r2, [r3, #10]
    }
    return status;
    2904:	7bfb      	ldrb	r3, [r7, #15]
}
    2906:	4618      	mov	r0, r3
    2908:	f107 0714 	add.w	r7, r7, #20
    290c:	46bd      	mov	sp, r7
    290e:	bc80      	pop	{r7}
    2910:	4770      	bx	lr
    2912:	bf00      	nop

00002914 <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    2914:	b480      	push	{r7}
    2916:	b085      	sub	sp, #20
    2918:	af00      	add	r7, sp, #0
    291a:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    291c:	f04f 33ff 	mov.w	r3, #4294967295
    2920:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2922:	687a      	ldr	r2, [r7, #4]
    2924:	f64a 1388 	movw	r3, #43400	; 0xa988
    2928:	f2c2 0300 	movt	r3, #8192	; 0x2000
    292c:	429a      	cmp	r2, r3
    292e:	d007      	beq.n	2940 <MSS_UART_get_modem_status+0x2c>
    2930:	687a      	ldr	r2, [r7, #4]
    2932:	f64a 1360 	movw	r3, #43360	; 0xa960
    2936:	f2c2 0300 	movt	r3, #8192	; 0x2000
    293a:	429a      	cmp	r2, r3
    293c:	d000      	beq.n	2940 <MSS_UART_get_modem_status+0x2c>
    293e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2940:	687a      	ldr	r2, [r7, #4]
    2942:	f64a 1388 	movw	r3, #43400	; 0xa988
    2946:	f2c2 0300 	movt	r3, #8192	; 0x2000
    294a:	429a      	cmp	r2, r3
    294c:	d006      	beq.n	295c <MSS_UART_get_modem_status+0x48>
    294e:	687a      	ldr	r2, [r7, #4]
    2950:	f64a 1360 	movw	r3, #43360	; 0xa960
    2954:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2958:	429a      	cmp	r2, r3
    295a:	d103      	bne.n	2964 <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    295c:	687b      	ldr	r3, [r7, #4]
    295e:	681b      	ldr	r3, [r3, #0]
    2960:	7e1b      	ldrb	r3, [r3, #24]
    2962:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2964:	7bfb      	ldrb	r3, [r7, #15]
}
    2966:	4618      	mov	r0, r3
    2968:	f107 0714 	add.w	r7, r7, #20
    296c:	46bd      	mov	sp, r7
    296e:	bc80      	pop	{r7}
    2970:	4770      	bx	lr
    2972:	bf00      	nop

00002974 <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    2974:	b480      	push	{r7}
    2976:	b085      	sub	sp, #20
    2978:	af00      	add	r7, sp, #0
    297a:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    297c:	f04f 0300 	mov.w	r3, #0
    2980:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2982:	687a      	ldr	r2, [r7, #4]
    2984:	f64a 1388 	movw	r3, #43400	; 0xa988
    2988:	f2c2 0300 	movt	r3, #8192	; 0x2000
    298c:	429a      	cmp	r2, r3
    298e:	d007      	beq.n	29a0 <MSS_UART_get_tx_status+0x2c>
    2990:	687a      	ldr	r2, [r7, #4]
    2992:	f64a 1360 	movw	r3, #43360	; 0xa960
    2996:	f2c2 0300 	movt	r3, #8192	; 0x2000
    299a:	429a      	cmp	r2, r3
    299c:	d000      	beq.n	29a0 <MSS_UART_get_tx_status+0x2c>
    299e:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    29a0:	687a      	ldr	r2, [r7, #4]
    29a2:	f64a 1388 	movw	r3, #43400	; 0xa988
    29a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29aa:	429a      	cmp	r2, r3
    29ac:	d006      	beq.n	29bc <MSS_UART_get_tx_status+0x48>
    29ae:	687a      	ldr	r2, [r7, #4]
    29b0:	f64a 1360 	movw	r3, #43360	; 0xa960
    29b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29b8:	429a      	cmp	r2, r3
    29ba:	d10f      	bne.n	29dc <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    29bc:	687b      	ldr	r3, [r7, #4]
    29be:	681b      	ldr	r3, [r3, #0]
    29c0:	7d1b      	ldrb	r3, [r3, #20]
    29c2:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    29c4:	687b      	ldr	r3, [r7, #4]
    29c6:	7a9a      	ldrb	r2, [r3, #10]
    29c8:	7bfb      	ldrb	r3, [r7, #15]
    29ca:	ea42 0303 	orr.w	r3, r2, r3
    29ce:	b2da      	uxtb	r2, r3
    29d0:	687b      	ldr	r3, [r7, #4]
    29d2:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    29d4:	7bfb      	ldrb	r3, [r7, #15]
    29d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
    29da:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    29dc:	7bfb      	ldrb	r3, [r7, #15]
}
    29de:	4618      	mov	r0, r3
    29e0:	f107 0714 	add.w	r7, r7, #20
    29e4:	46bd      	mov	sp, r7
    29e6:	bc80      	pop	{r7}
    29e8:	4770      	bx	lr
    29ea:	bf00      	nop

000029ec <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    29ec:	b480      	push	{r7}
    29ee:	b083      	sub	sp, #12
    29f0:	af00      	add	r7, sp, #0
    29f2:	4603      	mov	r3, r0
    29f4:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    29f6:	f24e 1300 	movw	r3, #57600	; 0xe100
    29fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    29fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2a02:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2a06:	88f9      	ldrh	r1, [r7, #6]
    2a08:	f001 011f 	and.w	r1, r1, #31
    2a0c:	f04f 0001 	mov.w	r0, #1
    2a10:	fa00 f101 	lsl.w	r1, r0, r1
    2a14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2a18:	f107 070c 	add.w	r7, r7, #12
    2a1c:	46bd      	mov	sp, r7
    2a1e:	bc80      	pop	{r7}
    2a20:	4770      	bx	lr
    2a22:	bf00      	nop

00002a24 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2a24:	b480      	push	{r7}
    2a26:	b083      	sub	sp, #12
    2a28:	af00      	add	r7, sp, #0
    2a2a:	4603      	mov	r3, r0
    2a2c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2a2e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2a32:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2a36:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2a3a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2a3e:	88f9      	ldrh	r1, [r7, #6]
    2a40:	f001 011f 	and.w	r1, r1, #31
    2a44:	f04f 0001 	mov.w	r0, #1
    2a48:	fa00 f101 	lsl.w	r1, r0, r1
    2a4c:	f102 0220 	add.w	r2, r2, #32
    2a50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2a54:	f107 070c 	add.w	r7, r7, #12
    2a58:	46bd      	mov	sp, r7
    2a5a:	bc80      	pop	{r7}
    2a5c:	4770      	bx	lr
    2a5e:	bf00      	nop

00002a60 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2a60:	b480      	push	{r7}
    2a62:	b083      	sub	sp, #12
    2a64:	af00      	add	r7, sp, #0
    2a66:	4603      	mov	r3, r0
    2a68:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2a6a:	f24e 1300 	movw	r3, #57600	; 0xe100
    2a6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2a72:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2a76:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2a7a:	88f9      	ldrh	r1, [r7, #6]
    2a7c:	f001 011f 	and.w	r1, r1, #31
    2a80:	f04f 0001 	mov.w	r0, #1
    2a84:	fa00 f101 	lsl.w	r1, r0, r1
    2a88:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2a8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2a90:	f107 070c 	add.w	r7, r7, #12
    2a94:	46bd      	mov	sp, r7
    2a96:	bc80      	pop	{r7}
    2a98:	4770      	bx	lr
    2a9a:	bf00      	nop

00002a9c <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
    2a9c:	b580      	push	{r7, lr}
    2a9e:	b084      	sub	sp, #16
    2aa0:	af00      	add	r7, sp, #0
    2aa2:	6078      	str	r0, [r7, #4]
    2aa4:	4613      	mov	r3, r2
    2aa6:	460a      	mov	r2, r1
    2aa8:	70fa      	strb	r2, [r7, #3]
    2aaa:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    2aac:	78bb      	ldrb	r3, [r7, #2]
    2aae:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2ab0:	687a      	ldr	r2, [r7, #4]
    2ab2:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    2ab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aba:	429a      	cmp	r2, r3
    2abc:	d007      	beq.n	2ace <MSS_I2C_init+0x32>
    2abe:	687a      	ldr	r2, [r7, #4]
    2ac0:	f64a 2324 	movw	r3, #43556	; 0xaa24
    2ac4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ac8:	429a      	cmp	r2, r3
    2aca:	d000      	beq.n	2ace <MSS_I2C_init+0x32>
    2acc:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    2ace:	f001 f98f 	bl	3df0 <disable_interrupts>
    2ad2:	4603      	mov	r3, r0
    2ad4:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    2ad6:	6878      	ldr	r0, [r7, #4]
    2ad8:	f04f 0100 	mov.w	r1, #0
    2adc:	f04f 0274 	mov.w	r2, #116	; 0x74
    2ae0:	f012 f996 	bl	14e10 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    2ae4:	687a      	ldr	r2, [r7, #4]
    2ae6:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    2aea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aee:	429a      	cmp	r2, r3
    2af0:	d12c      	bne.n	2b4c <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
    2af2:	687b      	ldr	r3, [r7, #4]
    2af4:	f04f 020e 	mov.w	r2, #14
    2af8:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
    2afa:	687a      	ldr	r2, [r7, #4]
    2afc:	f242 0300 	movw	r3, #8192	; 0x2000
    2b00:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2b04:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
    2b06:	687a      	ldr	r2, [r7, #4]
    2b08:	f240 0300 	movw	r3, #0
    2b0c:	f2c4 2304 	movt	r3, #16900	; 0x4204
    2b10:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
    2b12:	f242 0300 	movw	r3, #8192	; 0x2000
    2b16:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2b1a:	f242 0200 	movw	r2, #8192	; 0x2000
    2b1e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2b22:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2b24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    2b28:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
    2b2a:	f04f 000e 	mov.w	r0, #14
    2b2e:	f7ff ff97 	bl	2a60 <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    2b32:	f242 0300 	movw	r3, #8192	; 0x2000
    2b36:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2b3a:	f242 0200 	movw	r2, #8192	; 0x2000
    2b3e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2b42:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2b44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    2b48:	631a      	str	r2, [r3, #48]	; 0x30
    2b4a:	e02b      	b.n	2ba4 <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
    2b4c:	687b      	ldr	r3, [r7, #4]
    2b4e:	f04f 0211 	mov.w	r2, #17
    2b52:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
    2b54:	687a      	ldr	r2, [r7, #4]
    2b56:	f242 0300 	movw	r3, #8192	; 0x2000
    2b5a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2b5e:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
    2b60:	687a      	ldr	r2, [r7, #4]
    2b62:	f240 0300 	movw	r3, #0
    2b66:	f2c4 2324 	movt	r3, #16932	; 0x4224
    2b6a:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
    2b6c:	f242 0300 	movw	r3, #8192	; 0x2000
    2b70:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2b74:	f242 0200 	movw	r2, #8192	; 0x2000
    2b78:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2b7c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2b7e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    2b82:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
    2b84:	f04f 0011 	mov.w	r0, #17
    2b88:	f7ff ff6a 	bl	2a60 <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    2b8c:	f242 0300 	movw	r3, #8192	; 0x2000
    2b90:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2b94:	f242 0200 	movw	r2, #8192	; 0x2000
    2b98:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2b9c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2b9e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    2ba2:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
    2ba4:	687b      	ldr	r3, [r7, #4]
    2ba6:	699b      	ldr	r3, [r3, #24]
    2ba8:	461a      	mov	r2, r3
    2baa:	687b      	ldr	r3, [r7, #4]
    2bac:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
    2bae:	78fb      	ldrb	r3, [r7, #3]
    2bb0:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2bb4:	687b      	ldr	r3, [r7, #4]
    2bb6:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
    2bb8:	687b      	ldr	r3, [r7, #4]
    2bba:	699b      	ldr	r3, [r3, #24]
    2bbc:	68fa      	ldr	r2, [r7, #12]
    2bbe:	ea4f 0292 	mov.w	r2, r2, lsr #2
    2bc2:	f002 0201 	and.w	r2, r2, #1
    2bc6:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
    2bc8:	687b      	ldr	r3, [r7, #4]
    2bca:	699b      	ldr	r3, [r3, #24]
    2bcc:	68fa      	ldr	r2, [r7, #12]
    2bce:	ea4f 0252 	mov.w	r2, r2, lsr #1
    2bd2:	f002 0201 	and.w	r2, r2, #1
    2bd6:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
    2bd8:	687b      	ldr	r3, [r7, #4]
    2bda:	699b      	ldr	r3, [r3, #24]
    2bdc:	68fa      	ldr	r2, [r7, #12]
    2bde:	f002 0201 	and.w	r2, r2, #1
    2be2:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
    2be4:	687b      	ldr	r3, [r7, #4]
    2be6:	695b      	ldr	r3, [r3, #20]
    2be8:	687a      	ldr	r2, [r7, #4]
    2bea:	6812      	ldr	r2, [r2, #0]
    2bec:	b2d2      	uxtb	r2, r2
    2bee:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
    2bf0:	687b      	ldr	r3, [r7, #4]
    2bf2:	699b      	ldr	r3, [r3, #24]
    2bf4:	f04f 0201 	mov.w	r2, #1
    2bf8:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
    2bfa:	68b8      	ldr	r0, [r7, #8]
    2bfc:	f001 f90a 	bl	3e14 <restore_interrupts>
}
    2c00:	f107 0710 	add.w	r7, r7, #16
    2c04:	46bd      	mov	sp, r7
    2c06:	bd80      	pop	{r7, pc}

00002c08 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    2c08:	b580      	push	{r7, lr}
    2c0a:	b086      	sub	sp, #24
    2c0c:	af00      	add	r7, sp, #0
    2c0e:	60f8      	str	r0, [r7, #12]
    2c10:	607a      	str	r2, [r7, #4]
    2c12:	460a      	mov	r2, r1
    2c14:	72fa      	strb	r2, [r7, #11]
    2c16:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2c18:	68fa      	ldr	r2, [r7, #12]
    2c1a:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    2c1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c22:	429a      	cmp	r2, r3
    2c24:	d007      	beq.n	2c36 <MSS_I2C_write+0x2e>
    2c26:	68fa      	ldr	r2, [r7, #12]
    2c28:	f64a 2324 	movw	r3, #43556	; 0xaa24
    2c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c30:	429a      	cmp	r2, r3
    2c32:	d000      	beq.n	2c36 <MSS_I2C_write+0x2e>
    2c34:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2c36:	f001 f8db 	bl	3df0 <disable_interrupts>
    2c3a:	4603      	mov	r3, r0
    2c3c:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2c3e:	68fb      	ldr	r3, [r7, #12]
    2c40:	7a1b      	ldrb	r3, [r3, #8]
    2c42:	2b00      	cmp	r3, #0
    2c44:	d103      	bne.n	2c4e <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    2c46:	68fb      	ldr	r3, [r7, #12]
    2c48:	f04f 0201 	mov.w	r2, #1
    2c4c:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    2c4e:	68fb      	ldr	r3, [r7, #12]
    2c50:	f04f 0201 	mov.w	r2, #1
    2c54:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2c58:	7afb      	ldrb	r3, [r7, #11]
    2c5a:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2c5e:	68fb      	ldr	r3, [r7, #12]
    2c60:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
    2c62:	68fb      	ldr	r3, [r7, #12]
    2c64:	f04f 0200 	mov.w	r2, #0
    2c68:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
    2c6a:	68fb      	ldr	r3, [r7, #12]
    2c6c:	687a      	ldr	r2, [r7, #4]
    2c6e:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
    2c70:	887a      	ldrh	r2, [r7, #2]
    2c72:	68fb      	ldr	r3, [r7, #12]
    2c74:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
    2c76:	68fb      	ldr	r3, [r7, #12]
    2c78:	f04f 0200 	mov.w	r2, #0
    2c7c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2c7e:	68fb      	ldr	r3, [r7, #12]
    2c80:	f04f 0201 	mov.w	r2, #1
    2c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    2c88:	68fb      	ldr	r3, [r7, #12]
    2c8a:	f897 2020 	ldrb.w	r2, [r7, #32]
    2c8e:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2c90:	68fb      	ldr	r3, [r7, #12]
    2c92:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2c96:	b2db      	uxtb	r3, r3
    2c98:	2b01      	cmp	r3, #1
    2c9a:	d105      	bne.n	2ca8 <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    2c9c:	68fb      	ldr	r3, [r7, #12]
    2c9e:	f04f 0201 	mov.w	r2, #1
    2ca2:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2ca6:	e004      	b.n	2cb2 <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2ca8:	68fb      	ldr	r3, [r7, #12]
    2caa:	699b      	ldr	r3, [r3, #24]
    2cac:	f04f 0201 	mov.w	r2, #1
    2cb0:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2cb2:	68fb      	ldr	r3, [r7, #12]
    2cb4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2cb8:	2b01      	cmp	r3, #1
    2cba:	d111      	bne.n	2ce0 <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2cbc:	68fb      	ldr	r3, [r7, #12]
    2cbe:	699b      	ldr	r3, [r3, #24]
    2cc0:	f04f 0200 	mov.w	r2, #0
    2cc4:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2cc6:	68fb      	ldr	r3, [r7, #12]
    2cc8:	695b      	ldr	r3, [r3, #20]
    2cca:	791b      	ldrb	r3, [r3, #4]
    2ccc:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2cce:	7cfb      	ldrb	r3, [r7, #19]
    2cd0:	b2db      	uxtb	r3, r3
    2cd2:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2cd4:	68fb      	ldr	r3, [r7, #12]
    2cd6:	8a5b      	ldrh	r3, [r3, #18]
    2cd8:	b21b      	sxth	r3, r3
    2cda:	4618      	mov	r0, r3
    2cdc:	f7ff fec0 	bl	2a60 <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2ce0:	68fb      	ldr	r3, [r7, #12]
    2ce2:	8a5b      	ldrh	r3, [r3, #18]
    2ce4:	b21b      	sxth	r3, r3
    2ce6:	4618      	mov	r0, r3
    2ce8:	f7ff fe80 	bl	29ec <NVIC_EnableIRQ>

    restore_interrupts( primask );
    2cec:	6978      	ldr	r0, [r7, #20]
    2cee:	f001 f891 	bl	3e14 <restore_interrupts>
}
    2cf2:	f107 0718 	add.w	r7, r7, #24
    2cf6:	46bd      	mov	sp, r7
    2cf8:	bd80      	pop	{r7, pc}
    2cfa:	bf00      	nop

00002cfc <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2cfc:	b580      	push	{r7, lr}
    2cfe:	b086      	sub	sp, #24
    2d00:	af00      	add	r7, sp, #0
    2d02:	60f8      	str	r0, [r7, #12]
    2d04:	607a      	str	r2, [r7, #4]
    2d06:	460a      	mov	r2, r1
    2d08:	72fa      	strb	r2, [r7, #11]
    2d0a:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2d0c:	68fa      	ldr	r2, [r7, #12]
    2d0e:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    2d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d16:	429a      	cmp	r2, r3
    2d18:	d007      	beq.n	2d2a <MSS_I2C_read+0x2e>
    2d1a:	68fa      	ldr	r2, [r7, #12]
    2d1c:	f64a 2324 	movw	r3, #43556	; 0xaa24
    2d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d24:	429a      	cmp	r2, r3
    2d26:	d000      	beq.n	2d2a <MSS_I2C_read+0x2e>
    2d28:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2d2a:	f001 f861 	bl	3df0 <disable_interrupts>
    2d2e:	4603      	mov	r3, r0
    2d30:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2d32:	68fb      	ldr	r3, [r7, #12]
    2d34:	7a1b      	ldrb	r3, [r3, #8]
    2d36:	2b00      	cmp	r3, #0
    2d38:	d103      	bne.n	2d42 <MSS_I2C_read+0x46>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    2d3a:	68fb      	ldr	r3, [r7, #12]
    2d3c:	f04f 0202 	mov.w	r2, #2
    2d40:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    2d42:	68fb      	ldr	r3, [r7, #12]
    2d44:	f04f 0202 	mov.w	r2, #2
    2d48:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2d4c:	7afb      	ldrb	r3, [r7, #11]
    2d4e:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2d52:	68fb      	ldr	r3, [r7, #12]
    2d54:	605a      	str	r2, [r3, #4]

    this_i2c->dir = READ_DIR;
    2d56:	68fb      	ldr	r3, [r7, #12]
    2d58:	f04f 0201 	mov.w	r2, #1
    2d5c:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
    2d5e:	68fb      	ldr	r3, [r7, #12]
    2d60:	687a      	ldr	r2, [r7, #4]
    2d62:	631a      	str	r2, [r3, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
    2d64:	887a      	ldrh	r2, [r7, #2]
    2d66:	68fb      	ldr	r3, [r7, #12]
    2d68:	635a      	str	r2, [r3, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
    2d6a:	68fb      	ldr	r3, [r7, #12]
    2d6c:	f04f 0200 	mov.w	r2, #0
    2d70:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2d72:	68fb      	ldr	r3, [r7, #12]
    2d74:	f04f 0201 	mov.w	r2, #1
    2d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    2d7c:	68fb      	ldr	r3, [r7, #12]
    2d7e:	f897 2020 	ldrb.w	r2, [r7, #32]
    2d82:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2d84:	68fb      	ldr	r3, [r7, #12]
    2d86:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2d8a:	b2db      	uxtb	r3, r3
    2d8c:	2b01      	cmp	r3, #1
    2d8e:	d105      	bne.n	2d9c <MSS_I2C_read+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    2d90:	68fb      	ldr	r3, [r7, #12]
    2d92:	f04f 0201 	mov.w	r2, #1
    2d96:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2d9a:	e004      	b.n	2da6 <MSS_I2C_read+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2d9c:	68fb      	ldr	r3, [r7, #12]
    2d9e:	699b      	ldr	r3, [r3, #24]
    2da0:	f04f 0201 	mov.w	r2, #1
    2da4:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2da6:	68fb      	ldr	r3, [r7, #12]
    2da8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2dac:	2b01      	cmp	r3, #1
    2dae:	d111      	bne.n	2dd4 <MSS_I2C_read+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2db0:	68fb      	ldr	r3, [r7, #12]
    2db2:	699b      	ldr	r3, [r3, #24]
    2db4:	f04f 0200 	mov.w	r2, #0
    2db8:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2dba:	68fb      	ldr	r3, [r7, #12]
    2dbc:	695b      	ldr	r3, [r3, #20]
    2dbe:	791b      	ldrb	r3, [r3, #4]
    2dc0:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2dc2:	7cfb      	ldrb	r3, [r7, #19]
    2dc4:	b2db      	uxtb	r3, r3
    2dc6:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2dc8:	68fb      	ldr	r3, [r7, #12]
    2dca:	8a5b      	ldrh	r3, [r3, #18]
    2dcc:	b21b      	sxth	r3, r3
    2dce:	4618      	mov	r0, r3
    2dd0:	f7ff fe46 	bl	2a60 <NVIC_ClearPendingIRQ>
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2dd4:	68fb      	ldr	r3, [r7, #12]
    2dd6:	8a5b      	ldrh	r3, [r3, #18]
    2dd8:	b21b      	sxth	r3, r3
    2dda:	4618      	mov	r0, r3
    2ddc:	f7ff fe06 	bl	29ec <NVIC_EnableIRQ>
    restore_interrupts( primask );
    2de0:	6978      	ldr	r0, [r7, #20]
    2de2:	f001 f817 	bl	3e14 <restore_interrupts>
}
    2de6:	f107 0718 	add.w	r7, r7, #24
    2dea:	46bd      	mov	sp, r7
    2dec:	bd80      	pop	{r7, pc}
    2dee:	bf00      	nop

00002df0 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2df0:	b580      	push	{r7, lr}
    2df2:	b086      	sub	sp, #24
    2df4:	af00      	add	r7, sp, #0
    2df6:	60f8      	str	r0, [r7, #12]
    2df8:	607a      	str	r2, [r7, #4]
    2dfa:	460a      	mov	r2, r1
    2dfc:	72fa      	strb	r2, [r7, #11]
    2dfe:	807b      	strh	r3, [r7, #2]
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2e00:	68fa      	ldr	r2, [r7, #12]
    2e02:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    2e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e0a:	429a      	cmp	r2, r3
    2e0c:	d007      	beq.n	2e1e <MSS_I2C_write_read+0x2e>
    2e0e:	68fa      	ldr	r2, [r7, #12]
    2e10:	f64a 2324 	movw	r3, #43556	; 0xaa24
    2e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e18:	429a      	cmp	r2, r3
    2e1a:	d000      	beq.n	2e1e <MSS_I2C_write_read+0x2e>
    2e1c:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
    2e1e:	887b      	ldrh	r3, [r7, #2]
    2e20:	2b00      	cmp	r3, #0
    2e22:	d100      	bne.n	2e26 <MSS_I2C_write_read+0x36>
    2e24:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
    2e26:	687b      	ldr	r3, [r7, #4]
    2e28:	2b00      	cmp	r3, #0
    2e2a:	d100      	bne.n	2e2e <MSS_I2C_write_read+0x3e>
    2e2c:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
    2e2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    2e30:	2b00      	cmp	r3, #0
    2e32:	d100      	bne.n	2e36 <MSS_I2C_write_read+0x46>
    2e34:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
    2e36:	6a3b      	ldr	r3, [r7, #32]
    2e38:	2b00      	cmp	r3, #0
    2e3a:	d100      	bne.n	2e3e <MSS_I2C_write_read+0x4e>
    2e3c:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
    2e3e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    2e40:	2b00      	cmp	r3, #0
    2e42:	d06a      	beq.n	2f1a <MSS_I2C_write_read+0x12a>
    2e44:	887b      	ldrh	r3, [r7, #2]
    2e46:	2b00      	cmp	r3, #0
    2e48:	d067      	beq.n	2f1a <MSS_I2C_write_read+0x12a>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
    2e4a:	f000 ffd1 	bl	3df0 <disable_interrupts>
    2e4e:	4603      	mov	r3, r0
    2e50:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    2e52:	68fb      	ldr	r3, [r7, #12]
    2e54:	7a1b      	ldrb	r3, [r3, #8]
    2e56:	2b00      	cmp	r3, #0
    2e58:	d103      	bne.n	2e62 <MSS_I2C_write_read+0x72>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    2e5a:	68fb      	ldr	r3, [r7, #12]
    2e5c:	f04f 0203 	mov.w	r2, #3
    2e60:	721a      	strb	r2, [r3, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    2e62:	68fb      	ldr	r3, [r7, #12]
    2e64:	f04f 0203 	mov.w	r2, #3
    2e68:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2e6c:	7afb      	ldrb	r3, [r7, #11]
    2e6e:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2e72:	68fb      	ldr	r3, [r7, #12]
    2e74:	605a      	str	r2, [r3, #4]

        this_i2c->dir = WRITE_DIR;
    2e76:	68fb      	ldr	r3, [r7, #12]
    2e78:	f04f 0200 	mov.w	r2, #0
    2e7c:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
    2e7e:	68fb      	ldr	r3, [r7, #12]
    2e80:	687a      	ldr	r2, [r7, #4]
    2e82:	621a      	str	r2, [r3, #32]
        this_i2c->master_tx_size = offset_size;
    2e84:	887a      	ldrh	r2, [r7, #2]
    2e86:	68fb      	ldr	r3, [r7, #12]
    2e88:	625a      	str	r2, [r3, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
    2e8a:	68fb      	ldr	r3, [r7, #12]
    2e8c:	f04f 0200 	mov.w	r2, #0
    2e90:	629a      	str	r2, [r3, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
    2e92:	68fb      	ldr	r3, [r7, #12]
    2e94:	6a3a      	ldr	r2, [r7, #32]
    2e96:	631a      	str	r2, [r3, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
    2e98:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    2e9a:	68fb      	ldr	r3, [r7, #12]
    2e9c:	635a      	str	r2, [r3, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
    2e9e:	68fb      	ldr	r3, [r7, #12]
    2ea0:	f04f 0200 	mov.w	r2, #0
    2ea4:	639a      	str	r2, [r3, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2ea6:	68fb      	ldr	r3, [r7, #12]
    2ea8:	f04f 0201 	mov.w	r2, #1
    2eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        this_i2c->options = options;
    2eb0:	68fb      	ldr	r3, [r7, #12]
    2eb2:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    2eb6:	741a      	strb	r2, [r3, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2eb8:	68fb      	ldr	r3, [r7, #12]
    2eba:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2ebe:	b2db      	uxtb	r3, r3
    2ec0:	2b01      	cmp	r3, #1
    2ec2:	d105      	bne.n	2ed0 <MSS_I2C_write_read+0xe0>
        {
            this_i2c->is_transaction_pending = 1u;
    2ec4:	68fb      	ldr	r3, [r7, #12]
    2ec6:	f04f 0201 	mov.w	r2, #1
    2eca:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2ece:	e004      	b.n	2eda <MSS_I2C_write_read+0xea>
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2ed0:	68fb      	ldr	r3, [r7, #12]
    2ed2:	699b      	ldr	r3, [r3, #24]
    2ed4:	f04f 0201 	mov.w	r2, #1
    2ed8:	615a      	str	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2eda:	68fb      	ldr	r3, [r7, #12]
    2edc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2ee0:	2b01      	cmp	r3, #1
    2ee2:	d111      	bne.n	2f08 <MSS_I2C_write_read+0x118>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2ee4:	68fb      	ldr	r3, [r7, #12]
    2ee6:	699b      	ldr	r3, [r3, #24]
    2ee8:	f04f 0200 	mov.w	r2, #0
    2eec:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
    2eee:	68fb      	ldr	r3, [r7, #12]
    2ef0:	695b      	ldr	r3, [r3, #20]
    2ef2:	791b      	ldrb	r3, [r3, #4]
    2ef4:	74fb      	strb	r3, [r7, #19]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2ef6:	7cfb      	ldrb	r3, [r7, #19]
    2ef8:	b2db      	uxtb	r3, r3
    2efa:	74fb      	strb	r3, [r7, #19]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
    2efc:	68fb      	ldr	r3, [r7, #12]
    2efe:	8a5b      	ldrh	r3, [r3, #18]
    2f00:	b21b      	sxth	r3, r3
    2f02:	4618      	mov	r0, r3
    2f04:	f7ff fdac 	bl	2a60 <NVIC_ClearPendingIRQ>
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
    2f08:	68fb      	ldr	r3, [r7, #12]
    2f0a:	8a5b      	ldrh	r3, [r3, #18]
    2f0c:	b21b      	sxth	r3, r3
    2f0e:	4618      	mov	r0, r3
    2f10:	f7ff fd6c 	bl	29ec <NVIC_EnableIRQ>

        restore_interrupts( primask );
    2f14:	6978      	ldr	r0, [r7, #20]
    2f16:	f000 ff7d 	bl	3e14 <restore_interrupts>
    }
}
    2f1a:	f107 0718 	add.w	r7, r7, #24
    2f1e:	46bd      	mov	sp, r7
    2f20:	bd80      	pop	{r7, pc}
    2f22:	bf00      	nop

00002f24 <MSS_I2C_get_status>:
 */
mss_i2c_status_t MSS_I2C_get_status
(
    mss_i2c_instance_t * this_i2c
)
{
    2f24:	b480      	push	{r7}
    2f26:	b085      	sub	sp, #20
    2f28:	af00      	add	r7, sp, #0
    2f2a:	6078      	str	r0, [r7, #4]
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2f2c:	687a      	ldr	r2, [r7, #4]
    2f2e:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    2f32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f36:	429a      	cmp	r2, r3
    2f38:	d007      	beq.n	2f4a <MSS_I2C_get_status+0x26>
    2f3a:	687a      	ldr	r2, [r7, #4]
    2f3c:	f64a 2324 	movw	r3, #43556	; 0xaa24
    2f40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f44:	429a      	cmp	r2, r3
    2f46:	d000      	beq.n	2f4a <MSS_I2C_get_status+0x26>
    2f48:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
    2f4a:	687b      	ldr	r3, [r7, #4]
    2f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    2f50:	73fb      	strb	r3, [r7, #15]
    return i2c_status;
    2f52:	7bfb      	ldrb	r3, [r7, #15]
}
    2f54:	4618      	mov	r0, r3
    2f56:	f107 0714 	add.w	r7, r7, #20
    2f5a:	46bd      	mov	sp, r7
    2f5c:	bc80      	pop	{r7}
    2f5e:	4770      	bx	lr

00002f60 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    2f60:	b480      	push	{r7}
    2f62:	b085      	sub	sp, #20
    2f64:	af00      	add	r7, sp, #0
    2f66:	6078      	str	r0, [r7, #4]
    2f68:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2f6a:	687a      	ldr	r2, [r7, #4]
    2f6c:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    2f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f74:	429a      	cmp	r2, r3
    2f76:	d007      	beq.n	2f88 <MSS_I2C_wait_complete+0x28>
    2f78:	687a      	ldr	r2, [r7, #4]
    2f7a:	f64a 2324 	movw	r3, #43556	; 0xaa24
    2f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f82:	429a      	cmp	r2, r3
    2f84:	d000      	beq.n	2f88 <MSS_I2C_wait_complete+0x28>
    2f86:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
    2f88:	687b      	ldr	r3, [r7, #4]
    2f8a:	683a      	ldr	r2, [r7, #0]
    2f8c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    2f8e:	687b      	ldr	r3, [r7, #4]
    2f90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    2f94:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
    2f96:	7bfb      	ldrb	r3, [r7, #15]
    2f98:	2b01      	cmp	r3, #1
    2f9a:	d0f8      	beq.n	2f8e <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
    2f9c:	7bfb      	ldrb	r3, [r7, #15]
}
    2f9e:	4618      	mov	r0, r3
    2fa0:	f107 0714 	add.w	r7, r7, #20
    2fa4:	46bd      	mov	sp, r7
    2fa6:	bc80      	pop	{r7}
    2fa8:	4770      	bx	lr
    2faa:	bf00      	nop

00002fac <MSS_I2C_system_tick>:
void MSS_I2C_system_tick
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    2fac:	b480      	push	{r7}
    2fae:	b083      	sub	sp, #12
    2fb0:	af00      	add	r7, sp, #0
    2fb2:	6078      	str	r0, [r7, #4]
    2fb4:	6039      	str	r1, [r7, #0]
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
    2fb6:	687b      	ldr	r3, [r7, #4]
    2fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    2fba:	2b00      	cmp	r3, #0
    2fbc:	d01e      	beq.n	2ffc <MSS_I2C_system_tick+0x50>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
    2fbe:	687b      	ldr	r3, [r7, #4]
    2fc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    2fc2:	683b      	ldr	r3, [r7, #0]
    2fc4:	429a      	cmp	r2, r3
    2fc6:	d907      	bls.n	2fd8 <MSS_I2C_system_tick+0x2c>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
    2fc8:	687b      	ldr	r3, [r7, #4]
    2fca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    2fcc:	683b      	ldr	r3, [r7, #0]
    2fce:	ebc3 0202 	rsb	r2, r3, r2
    2fd2:	687b      	ldr	r3, [r7, #4]
    2fd4:	641a      	str	r2, [r3, #64]	; 0x40
    2fd6:	e011      	b.n	2ffc <MSS_I2C_system_tick+0x50>
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
    2fd8:	687b      	ldr	r3, [r7, #4]
    2fda:	f04f 0203 	mov.w	r2, #3
    2fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    2fe2:	687b      	ldr	r3, [r7, #4]
    2fe4:	f04f 0200 	mov.w	r2, #0
    2fe8:	721a      	strb	r2, [r3, #8]
            this_i2c->is_transaction_pending = 0;
    2fea:	687b      	ldr	r3, [r7, #4]
    2fec:	f04f 0200 	mov.w	r2, #0
    2ff0:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
    2ff4:	687b      	ldr	r3, [r7, #4]
    2ff6:	f04f 0200 	mov.w	r2, #0
    2ffa:	641a      	str	r2, [r3, #64]	; 0x40
        }
    }
}
    2ffc:	f107 070c 	add.w	r7, r7, #12
    3000:	46bd      	mov	sp, r7
    3002:	bc80      	pop	{r7}
    3004:	4770      	bx	lr
    3006:	bf00      	nop

00003008 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
    3008:	b580      	push	{r7, lr}
    300a:	b086      	sub	sp, #24
    300c:	af00      	add	r7, sp, #0
    300e:	60f8      	str	r0, [r7, #12]
    3010:	60b9      	str	r1, [r7, #8]
    3012:	4613      	mov	r3, r2
    3014:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3016:	68fa      	ldr	r2, [r7, #12]
    3018:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    301c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3020:	429a      	cmp	r2, r3
    3022:	d007      	beq.n	3034 <MSS_I2C_set_slave_tx_buffer+0x2c>
    3024:	68fa      	ldr	r2, [r7, #12]
    3026:	f64a 2324 	movw	r3, #43556	; 0xaa24
    302a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    302e:	429a      	cmp	r2, r3
    3030:	d000      	beq.n	3034 <MSS_I2C_set_slave_tx_buffer+0x2c>
    3032:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    3034:	f000 fedc 	bl	3df0 <disable_interrupts>
    3038:	4603      	mov	r3, r0
    303a:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_tx_buffer = tx_buffer;
    303c:	68fb      	ldr	r3, [r7, #12]
    303e:	68ba      	ldr	r2, [r7, #8]
    3040:	645a      	str	r2, [r3, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
    3042:	88fa      	ldrh	r2, [r7, #6]
    3044:	68fb      	ldr	r3, [r7, #12]
    3046:	649a      	str	r2, [r3, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
    3048:	68fb      	ldr	r3, [r7, #12]
    304a:	f04f 0200 	mov.w	r2, #0
    304e:	64da      	str	r2, [r3, #76]	; 0x4c
    
    restore_interrupts( primask );
    3050:	6978      	ldr	r0, [r7, #20]
    3052:	f000 fedf 	bl	3e14 <restore_interrupts>
}
    3056:	f107 0718 	add.w	r7, r7, #24
    305a:	46bd      	mov	sp, r7
    305c:	bd80      	pop	{r7, pc}
    305e:	bf00      	nop

00003060 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
    3060:	b580      	push	{r7, lr}
    3062:	b086      	sub	sp, #24
    3064:	af00      	add	r7, sp, #0
    3066:	60f8      	str	r0, [r7, #12]
    3068:	60b9      	str	r1, [r7, #8]
    306a:	4613      	mov	r3, r2
    306c:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    306e:	68fa      	ldr	r2, [r7, #12]
    3070:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    3074:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3078:	429a      	cmp	r2, r3
    307a:	d007      	beq.n	308c <MSS_I2C_set_slave_rx_buffer+0x2c>
    307c:	68fa      	ldr	r2, [r7, #12]
    307e:	f64a 2324 	movw	r3, #43556	; 0xaa24
    3082:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3086:	429a      	cmp	r2, r3
    3088:	d000      	beq.n	308c <MSS_I2C_set_slave_rx_buffer+0x2c>
    308a:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    308c:	f000 feb0 	bl	3df0 <disable_interrupts>
    3090:	4603      	mov	r3, r0
    3092:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_rx_buffer = rx_buffer;
    3094:	68fb      	ldr	r3, [r7, #12]
    3096:	68ba      	ldr	r2, [r7, #8]
    3098:	651a      	str	r2, [r3, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
    309a:	88fa      	ldrh	r2, [r7, #6]
    309c:	68fb      	ldr	r3, [r7, #12]
    309e:	655a      	str	r2, [r3, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
    30a0:	68fb      	ldr	r3, [r7, #12]
    30a2:	f04f 0200 	mov.w	r2, #0
    30a6:	659a      	str	r2, [r3, #88]	; 0x58

    restore_interrupts( primask );
    30a8:	6978      	ldr	r0, [r7, #20]
    30aa:	f000 feb3 	bl	3e14 <restore_interrupts>
}
    30ae:	f107 0718 	add.w	r7, r7, #24
    30b2:	46bd      	mov	sp, r7
    30b4:	bd80      	pop	{r7, pc}
    30b6:	bf00      	nop

000030b8 <MSS_I2C_set_slave_mem_offset_length>:
void MSS_I2C_set_slave_mem_offset_length
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    30b8:	b480      	push	{r7}
    30ba:	b083      	sub	sp, #12
    30bc:	af00      	add	r7, sp, #0
    30be:	6078      	str	r0, [r7, #4]
    30c0:	460b      	mov	r3, r1
    30c2:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    30c4:	687a      	ldr	r2, [r7, #4]
    30c6:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    30ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30ce:	429a      	cmp	r2, r3
    30d0:	d007      	beq.n	30e2 <MSS_I2C_set_slave_mem_offset_length+0x2a>
    30d2:	687a      	ldr	r2, [r7, #4]
    30d4:	f64a 2324 	movw	r3, #43556	; 0xaa24
    30d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30dc:	429a      	cmp	r2, r3
    30de:	d000      	beq.n	30e2 <MSS_I2C_set_slave_mem_offset_length+0x2a>
    30e0:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
    30e2:	78fb      	ldrb	r3, [r7, #3]
    30e4:	2b02      	cmp	r3, #2
    30e6:	d900      	bls.n	30ea <MSS_I2C_set_slave_mem_offset_length+0x32>
    30e8:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    30ea:	78fb      	ldrb	r3, [r7, #3]
    30ec:	2b02      	cmp	r3, #2
    30ee:	d904      	bls.n	30fa <MSS_I2C_set_slave_mem_offset_length+0x42>
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
    30f0:	687b      	ldr	r3, [r7, #4]
    30f2:	f04f 0202 	mov.w	r2, #2
    30f6:	661a      	str	r2, [r3, #96]	; 0x60
    30f8:	e002      	b.n	3100 <MSS_I2C_set_slave_mem_offset_length+0x48>
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
    30fa:	78fa      	ldrb	r2, [r7, #3]
    30fc:	687b      	ldr	r3, [r7, #4]
    30fe:	661a      	str	r2, [r3, #96]	; 0x60
    }
}
    3100:	f107 070c 	add.w	r7, r7, #12
    3104:	46bd      	mov	sp, r7
    3106:	bc80      	pop	{r7}
    3108:	4770      	bx	lr
    310a:	bf00      	nop

0000310c <MSS_I2C_register_write_handler>:
void MSS_I2C_register_write_handler
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    310c:	b480      	push	{r7}
    310e:	b083      	sub	sp, #12
    3110:	af00      	add	r7, sp, #0
    3112:	6078      	str	r0, [r7, #4]
    3114:	6039      	str	r1, [r7, #0]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3116:	687a      	ldr	r2, [r7, #4]
    3118:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    311c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3120:	429a      	cmp	r2, r3
    3122:	d007      	beq.n	3134 <MSS_I2C_register_write_handler+0x28>
    3124:	687a      	ldr	r2, [r7, #4]
    3126:	f64a 2324 	movw	r3, #43556	; 0xaa24
    312a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    312e:	429a      	cmp	r2, r3
    3130:	d000      	beq.n	3134 <MSS_I2C_register_write_handler+0x28>
    3132:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
    3134:	687b      	ldr	r3, [r7, #4]
    3136:	683a      	ldr	r2, [r7, #0]
    3138:	665a      	str	r2, [r3, #100]	; 0x64
}
    313a:	f107 070c 	add.w	r7, r7, #12
    313e:	46bd      	mov	sp, r7
    3140:	bc80      	pop	{r7}
    3142:	4770      	bx	lr

00003144 <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3144:	b580      	push	{r7, lr}
    3146:	b084      	sub	sp, #16
    3148:	af00      	add	r7, sp, #0
    314a:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    314c:	687a      	ldr	r2, [r7, #4]
    314e:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    3152:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3156:	429a      	cmp	r2, r3
    3158:	d007      	beq.n	316a <MSS_I2C_enable_slave+0x26>
    315a:	687a      	ldr	r2, [r7, #4]
    315c:	f64a 2324 	movw	r3, #43556	; 0xaa24
    3160:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3164:	429a      	cmp	r2, r3
    3166:	d000      	beq.n	316a <MSS_I2C_enable_slave+0x26>
    3168:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    316a:	f000 fe41 	bl	3df0 <disable_interrupts>
    316e:	4603      	mov	r3, r0
    3170:	60fb      	str	r3, [r7, #12]

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3172:	687b      	ldr	r3, [r7, #4]
    3174:	699b      	ldr	r3, [r3, #24]
    3176:	f04f 0201 	mov.w	r2, #1
    317a:	609a      	str	r2, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
    317c:	687b      	ldr	r3, [r7, #4]
    317e:	f04f 0201 	mov.w	r2, #1
    3182:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    3186:	68f8      	ldr	r0, [r7, #12]
    3188:	f000 fe44 	bl	3e14 <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
    318c:	687b      	ldr	r3, [r7, #4]
    318e:	8a5b      	ldrh	r3, [r3, #18]
    3190:	b21b      	sxth	r3, r3
    3192:	4618      	mov	r0, r3
    3194:	f7ff fc2a 	bl	29ec <NVIC_EnableIRQ>
}
    3198:	f107 0710 	add.w	r7, r7, #16
    319c:	46bd      	mov	sp, r7
    319e:	bd80      	pop	{r7, pc}

000031a0 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    31a0:	b580      	push	{r7, lr}
    31a2:	b084      	sub	sp, #16
    31a4:	af00      	add	r7, sp, #0
    31a6:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    31a8:	687a      	ldr	r2, [r7, #4]
    31aa:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    31ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31b2:	429a      	cmp	r2, r3
    31b4:	d007      	beq.n	31c6 <MSS_I2C_disable_slave+0x26>
    31b6:	687a      	ldr	r2, [r7, #4]
    31b8:	f64a 2324 	movw	r3, #43556	; 0xaa24
    31bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31c0:	429a      	cmp	r2, r3
    31c2:	d000      	beq.n	31c6 <MSS_I2C_disable_slave+0x26>
    31c4:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    31c6:	f000 fe13 	bl	3df0 <disable_interrupts>
    31ca:	4603      	mov	r3, r0
    31cc:	60fb      	str	r3, [r7, #12]

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
    31ce:	687b      	ldr	r3, [r7, #4]
    31d0:	699b      	ldr	r3, [r3, #24]
    31d2:	f04f 0200 	mov.w	r2, #0
    31d6:	609a      	str	r2, [r3, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
    31d8:	687b      	ldr	r3, [r7, #4]
    31da:	f04f 0200 	mov.w	r2, #0
    31de:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    31e2:	68f8      	ldr	r0, [r7, #12]
    31e4:	f000 fe16 	bl	3e14 <restore_interrupts>
}
    31e8:	f107 0710 	add.w	r7, r7, #16
    31ec:	46bd      	mov	sp, r7
    31ee:	bd80      	pop	{r7, pc}

000031f0 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    31f0:	b480      	push	{r7}
    31f2:	b083      	sub	sp, #12
    31f4:	af00      	add	r7, sp, #0
    31f6:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
    31f8:	687b      	ldr	r3, [r7, #4]
    31fa:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    31fe:	2b00      	cmp	r3, #0
    3200:	d004      	beq.n	320c <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
    3202:	687b      	ldr	r3, [r7, #4]
    3204:	699b      	ldr	r3, [r3, #24]
    3206:	f04f 0201 	mov.w	r2, #1
    320a:	609a      	str	r2, [r3, #8]
    }
}
    320c:	f107 070c 	add.w	r7, r7, #12
    3210:	46bd      	mov	sp, r7
    3212:	bc80      	pop	{r7}
    3214:	4770      	bx	lr
    3216:	bf00      	nop

00003218 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
    3218:	b580      	push	{r7, lr}
    321a:	b084      	sub	sp, #16
    321c:	af00      	add	r7, sp, #0
    321e:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    3220:	f04f 0301 	mov.w	r3, #1
    3224:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3226:	687a      	ldr	r2, [r7, #4]
    3228:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    322c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3230:	429a      	cmp	r2, r3
    3232:	d007      	beq.n	3244 <mss_i2c_isr+0x2c>
    3234:	687a      	ldr	r2, [r7, #4]
    3236:	f64a 2324 	movw	r3, #43556	; 0xaa24
    323a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    323e:	429a      	cmp	r2, r3
    3240:	d000      	beq.n	3244 <mss_i2c_isr+0x2c>
    3242:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
    3244:	687b      	ldr	r3, [r7, #4]
    3246:	695b      	ldr	r3, [r3, #20]
    3248:	791b      	ldrb	r3, [r3, #4]
    324a:	72fb      	strb	r3, [r7, #11]

    switch( status )
    324c:	7afb      	ldrb	r3, [r7, #11]
    324e:	b2db      	uxtb	r3, r3
    3250:	f1a3 0308 	sub.w	r3, r3, #8
    3254:	2bd0      	cmp	r3, #208	; 0xd0
    3256:	f200 841c 	bhi.w	3a92 <mss_i2c_isr+0x87a>
    325a:	a201      	add	r2, pc, #4	; (adr r2, 3260 <mss_i2c_isr+0x48>)
    325c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    3260:	000035a5 	.word	0x000035a5
    3264:	00003a93 	.word	0x00003a93
    3268:	00003a93 	.word	0x00003a93
    326c:	00003a93 	.word	0x00003a93
    3270:	00003a93 	.word	0x00003a93
    3274:	00003a93 	.word	0x00003a93
    3278:	00003a93 	.word	0x00003a93
    327c:	00003a93 	.word	0x00003a93
    3280:	000035a5 	.word	0x000035a5
    3284:	00003a93 	.word	0x00003a93
    3288:	00003a93 	.word	0x00003a93
    328c:	00003a93 	.word	0x00003a93
    3290:	00003a93 	.word	0x00003a93
    3294:	00003a93 	.word	0x00003a93
    3298:	00003a93 	.word	0x00003a93
    329c:	00003a93 	.word	0x00003a93
    32a0:	00003649 	.word	0x00003649
    32a4:	00003a93 	.word	0x00003a93
    32a8:	00003a93 	.word	0x00003a93
    32ac:	00003a93 	.word	0x00003a93
    32b0:	00003a93 	.word	0x00003a93
    32b4:	00003a93 	.word	0x00003a93
    32b8:	00003a93 	.word	0x00003a93
    32bc:	00003a93 	.word	0x00003a93
    32c0:	00003625 	.word	0x00003625
    32c4:	00003a93 	.word	0x00003a93
    32c8:	00003a93 	.word	0x00003a93
    32cc:	00003a93 	.word	0x00003a93
    32d0:	00003a93 	.word	0x00003a93
    32d4:	00003a93 	.word	0x00003a93
    32d8:	00003a93 	.word	0x00003a93
    32dc:	00003a93 	.word	0x00003a93
    32e0:	00003649 	.word	0x00003649
    32e4:	00003a93 	.word	0x00003a93
    32e8:	00003a93 	.word	0x00003a93
    32ec:	00003a93 	.word	0x00003a93
    32f0:	00003a93 	.word	0x00003a93
    32f4:	00003a93 	.word	0x00003a93
    32f8:	00003a93 	.word	0x00003a93
    32fc:	00003a93 	.word	0x00003a93
    3300:	000036dd 	.word	0x000036dd
    3304:	00003a93 	.word	0x00003a93
    3308:	00003a93 	.word	0x00003a93
    330c:	00003a93 	.word	0x00003a93
    3310:	00003a93 	.word	0x00003a93
    3314:	00003a93 	.word	0x00003a93
    3318:	00003a93 	.word	0x00003a93
    331c:	00003a93 	.word	0x00003a93
    3320:	00003619 	.word	0x00003619
    3324:	00003a93 	.word	0x00003a93
    3328:	00003a93 	.word	0x00003a93
    332c:	00003a93 	.word	0x00003a93
    3330:	00003a93 	.word	0x00003a93
    3334:	00003a93 	.word	0x00003a93
    3338:	00003a93 	.word	0x00003a93
    333c:	00003a93 	.word	0x00003a93
    3340:	00003701 	.word	0x00003701
    3344:	00003a93 	.word	0x00003a93
    3348:	00003a93 	.word	0x00003a93
    334c:	00003a93 	.word	0x00003a93
    3350:	00003a93 	.word	0x00003a93
    3354:	00003a93 	.word	0x00003a93
    3358:	00003a93 	.word	0x00003a93
    335c:	00003a93 	.word	0x00003a93
    3360:	00003751 	.word	0x00003751
    3364:	00003a93 	.word	0x00003a93
    3368:	00003a93 	.word	0x00003a93
    336c:	00003a93 	.word	0x00003a93
    3370:	00003a93 	.word	0x00003a93
    3374:	00003a93 	.word	0x00003a93
    3378:	00003a93 	.word	0x00003a93
    337c:	00003a93 	.word	0x00003a93
    3380:	00003775 	.word	0x00003775
    3384:	00003a93 	.word	0x00003a93
    3388:	00003a93 	.word	0x00003a93
    338c:	00003a93 	.word	0x00003a93
    3390:	00003a93 	.word	0x00003a93
    3394:	00003a93 	.word	0x00003a93
    3398:	00003a93 	.word	0x00003a93
    339c:	00003a93 	.word	0x00003a93
    33a0:	000037af 	.word	0x000037af
    33a4:	00003a93 	.word	0x00003a93
    33a8:	00003a93 	.word	0x00003a93
    33ac:	00003a93 	.word	0x00003a93
    33b0:	00003a93 	.word	0x00003a93
    33b4:	00003a93 	.word	0x00003a93
    33b8:	00003a93 	.word	0x00003a93
    33bc:	00003a93 	.word	0x00003a93
    33c0:	00003851 	.word	0x00003851
    33c4:	00003a93 	.word	0x00003a93
    33c8:	00003a93 	.word	0x00003a93
    33cc:	00003a93 	.word	0x00003a93
    33d0:	00003a93 	.word	0x00003a93
    33d4:	00003a93 	.word	0x00003a93
    33d8:	00003a93 	.word	0x00003a93
    33dc:	00003a93 	.word	0x00003a93
    33e0:	00003847 	.word	0x00003847
    33e4:	00003a93 	.word	0x00003a93
    33e8:	00003a93 	.word	0x00003a93
    33ec:	00003a93 	.word	0x00003a93
    33f0:	00003a93 	.word	0x00003a93
    33f4:	00003a93 	.word	0x00003a93
    33f8:	00003a93 	.word	0x00003a93
    33fc:	00003a93 	.word	0x00003a93
    3400:	00003851 	.word	0x00003851
    3404:	00003a93 	.word	0x00003a93
    3408:	00003a93 	.word	0x00003a93
    340c:	00003a93 	.word	0x00003a93
    3410:	00003a93 	.word	0x00003a93
    3414:	00003a93 	.word	0x00003a93
    3418:	00003a93 	.word	0x00003a93
    341c:	00003a93 	.word	0x00003a93
    3420:	00003847 	.word	0x00003847
    3424:	00003a93 	.word	0x00003a93
    3428:	00003a93 	.word	0x00003a93
    342c:	00003a93 	.word	0x00003a93
    3430:	00003a93 	.word	0x00003a93
    3434:	00003a93 	.word	0x00003a93
    3438:	00003a93 	.word	0x00003a93
    343c:	00003a93 	.word	0x00003a93
    3440:	00003893 	.word	0x00003893
    3444:	00003a93 	.word	0x00003a93
    3448:	00003a93 	.word	0x00003a93
    344c:	00003a93 	.word	0x00003a93
    3450:	00003a93 	.word	0x00003a93
    3454:	00003a93 	.word	0x00003a93
    3458:	00003a93 	.word	0x00003a93
    345c:	00003a93 	.word	0x00003a93
    3460:	00003813 	.word	0x00003813
    3464:	00003a93 	.word	0x00003a93
    3468:	00003a93 	.word	0x00003a93
    346c:	00003a93 	.word	0x00003a93
    3470:	00003a93 	.word	0x00003a93
    3474:	00003a93 	.word	0x00003a93
    3478:	00003a93 	.word	0x00003a93
    347c:	00003a93 	.word	0x00003a93
    3480:	00003893 	.word	0x00003893
    3484:	00003a93 	.word	0x00003a93
    3488:	00003a93 	.word	0x00003a93
    348c:	00003a93 	.word	0x00003a93
    3490:	00003a93 	.word	0x00003a93
    3494:	00003a93 	.word	0x00003a93
    3498:	00003a93 	.word	0x00003a93
    349c:	00003a93 	.word	0x00003a93
    34a0:	00003813 	.word	0x00003813
    34a4:	00003a93 	.word	0x00003a93
    34a8:	00003a93 	.word	0x00003a93
    34ac:	00003a93 	.word	0x00003a93
    34b0:	00003a93 	.word	0x00003a93
    34b4:	00003a93 	.word	0x00003a93
    34b8:	00003a93 	.word	0x00003a93
    34bc:	00003a93 	.word	0x00003a93
    34c0:	000038ef 	.word	0x000038ef
    34c4:	00003a93 	.word	0x00003a93
    34c8:	00003a93 	.word	0x00003a93
    34cc:	00003a93 	.word	0x00003a93
    34d0:	00003a93 	.word	0x00003a93
    34d4:	00003a93 	.word	0x00003a93
    34d8:	00003a93 	.word	0x00003a93
    34dc:	00003a93 	.word	0x00003a93
    34e0:	000039c7 	.word	0x000039c7
    34e4:	00003a93 	.word	0x00003a93
    34e8:	00003a93 	.word	0x00003a93
    34ec:	00003a93 	.word	0x00003a93
    34f0:	00003a93 	.word	0x00003a93
    34f4:	00003a93 	.word	0x00003a93
    34f8:	00003a93 	.word	0x00003a93
    34fc:	00003a93 	.word	0x00003a93
    3500:	000039c7 	.word	0x000039c7
    3504:	00003a93 	.word	0x00003a93
    3508:	00003a93 	.word	0x00003a93
    350c:	00003a93 	.word	0x00003a93
    3510:	00003a93 	.word	0x00003a93
    3514:	00003a93 	.word	0x00003a93
    3518:	00003a93 	.word	0x00003a93
    351c:	00003a93 	.word	0x00003a93
    3520:	000039c7 	.word	0x000039c7
    3524:	00003a93 	.word	0x00003a93
    3528:	00003a93 	.word	0x00003a93
    352c:	00003a93 	.word	0x00003a93
    3530:	00003a93 	.word	0x00003a93
    3534:	00003a93 	.word	0x00003a93
    3538:	00003a93 	.word	0x00003a93
    353c:	00003a93 	.word	0x00003a93
    3540:	00003a59 	.word	0x00003a59
    3544:	00003a93 	.word	0x00003a93
    3548:	00003a93 	.word	0x00003a93
    354c:	00003a93 	.word	0x00003a93
    3550:	00003a93 	.word	0x00003a93
    3554:	00003a93 	.word	0x00003a93
    3558:	00003a93 	.word	0x00003a93
    355c:	00003a93 	.word	0x00003a93
    3560:	00003a59 	.word	0x00003a59
    3564:	00003a93 	.word	0x00003a93
    3568:	00003a93 	.word	0x00003a93
    356c:	00003a93 	.word	0x00003a93
    3570:	00003a93 	.word	0x00003a93
    3574:	00003a93 	.word	0x00003a93
    3578:	00003a93 	.word	0x00003a93
    357c:	00003a93 	.word	0x00003a93
    3580:	00003a93 	.word	0x00003a93
    3584:	00003a93 	.word	0x00003a93
    3588:	00003a93 	.word	0x00003a93
    358c:	00003a93 	.word	0x00003a93
    3590:	00003a93 	.word	0x00003a93
    3594:	00003a93 	.word	0x00003a93
    3598:	00003a93 	.word	0x00003a93
    359c:	00003a93 	.word	0x00003a93
    35a0:	00003999 	.word	0x00003999
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
    35a4:	687b      	ldr	r3, [r7, #4]
    35a6:	699b      	ldr	r3, [r3, #24]
    35a8:	f04f 0200 	mov.w	r2, #0
    35ac:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
    35ae:	687b      	ldr	r3, [r7, #4]
    35b0:	695b      	ldr	r3, [r3, #20]
    35b2:	687a      	ldr	r2, [r7, #4]
    35b4:	6852      	ldr	r2, [r2, #4]
    35b6:	b2d2      	uxtb	r2, r2
    35b8:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
    35ba:	687b      	ldr	r3, [r7, #4]
    35bc:	699b      	ldr	r3, [r3, #24]
    35be:	687a      	ldr	r2, [r7, #4]
    35c0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    35c2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
    35c6:	687b      	ldr	r3, [r7, #4]
    35c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    35ca:	2b00      	cmp	r3, #0
    35cc:	d104      	bne.n	35d8 <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
    35ce:	687b      	ldr	r3, [r7, #4]
    35d0:	f04f 0200 	mov.w	r2, #0
    35d4:	629a      	str	r2, [r3, #40]	; 0x28
    35d6:	e007      	b.n	35e8 <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
    35d8:	687b      	ldr	r3, [r7, #4]
    35da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    35dc:	2b01      	cmp	r3, #1
    35de:	d103      	bne.n	35e8 <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
    35e0:	687b      	ldr	r3, [r7, #4]
    35e2:	f04f 0200 	mov.w	r2, #0
    35e6:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    35e8:	687b      	ldr	r3, [r7, #4]
    35ea:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    35ee:	2b00      	cmp	r3, #0
    35f0:	d004      	beq.n	35fc <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
    35f2:	687b      	ldr	r3, [r7, #4]
    35f4:	f04f 0200 	mov.w	r2, #0
    35f8:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    35fc:	687b      	ldr	r3, [r7, #4]
    35fe:	7a1a      	ldrb	r2, [r3, #8]
    3600:	687b      	ldr	r3, [r7, #4]
    3602:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
    3606:	429a      	cmp	r2, r3
    3608:	f000 8267 	beq.w	3ada <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    360c:	687b      	ldr	r3, [r7, #4]
    360e:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
    3612:	687b      	ldr	r3, [r7, #4]
    3614:	721a      	strb	r2, [r3, #8]
            }
            break;
    3616:	e269      	b.n	3aec <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3618:	687b      	ldr	r3, [r7, #4]
    361a:	699b      	ldr	r3, [r3, #24]
    361c:	f04f 0201 	mov.w	r2, #1
    3620:	615a      	str	r2, [r3, #20]
            break;
    3622:	e263      	b.n	3aec <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3624:	687b      	ldr	r3, [r7, #4]
    3626:	699b      	ldr	r3, [r3, #24]
    3628:	f04f 0201 	mov.w	r2, #1
    362c:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    362e:	687b      	ldr	r3, [r7, #4]
    3630:	f04f 0202 	mov.w	r2, #2
    3634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    3638:	687b      	ldr	r3, [r7, #4]
    363a:	f04f 0200 	mov.w	r2, #0
    363e:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3640:	6878      	ldr	r0, [r7, #4]
    3642:	f7ff fdd5 	bl	31f0 <enable_slave_if_required>
            break;
    3646:	e251      	b.n	3aec <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    3648:	687b      	ldr	r3, [r7, #4]
    364a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    364c:	687b      	ldr	r3, [r7, #4]
    364e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3650:	429a      	cmp	r2, r3
    3652:	d20d      	bcs.n	3670 <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
    3654:	687b      	ldr	r3, [r7, #4]
    3656:	695a      	ldr	r2, [r3, #20]
    3658:	687b      	ldr	r3, [r7, #4]
    365a:	6a19      	ldr	r1, [r3, #32]
    365c:	687b      	ldr	r3, [r7, #4]
    365e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3660:	4419      	add	r1, r3
    3662:	7809      	ldrb	r1, [r1, #0]
    3664:	7211      	strb	r1, [r2, #8]
    3666:	f103 0201 	add.w	r2, r3, #1
    366a:	687b      	ldr	r3, [r7, #4]
    366c:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    366e:	e23d      	b.n	3aec <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    3670:	687b      	ldr	r3, [r7, #4]
    3672:	7a1b      	ldrb	r3, [r3, #8]
    3674:	2b03      	cmp	r3, #3
    3676:	d109      	bne.n	368c <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    3678:	687b      	ldr	r3, [r7, #4]
    367a:	f04f 0201 	mov.w	r2, #1
    367e:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3680:	687b      	ldr	r3, [r7, #4]
    3682:	699b      	ldr	r3, [r3, #24]
    3684:	f04f 0201 	mov.w	r2, #1
    3688:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    368a:	e22f      	b.n	3aec <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    368c:	687b      	ldr	r3, [r7, #4]
    368e:	f04f 0200 	mov.w	r2, #0
    3692:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
    3694:	687b      	ldr	r3, [r7, #4]
    3696:	7c1b      	ldrb	r3, [r3, #16]
    3698:	f003 0301 	and.w	r3, r3, #1
    369c:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    369e:	687b      	ldr	r3, [r7, #4]
    36a0:	7b7a      	ldrb	r2, [r7, #13]
    36a2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
    36a6:	7b7b      	ldrb	r3, [r7, #13]
    36a8:	2b00      	cmp	r3, #0
    36aa:	d108      	bne.n	36be <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
    36ac:	687b      	ldr	r3, [r7, #4]
    36ae:	699b      	ldr	r3, [r3, #24]
    36b0:	f04f 0201 	mov.w	r2, #1
    36b4:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
    36b6:	6878      	ldr	r0, [r7, #4]
    36b8:	f7ff fd9a 	bl	31f0 <enable_slave_if_required>
    36bc:	e008      	b.n	36d0 <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
    36be:	687b      	ldr	r3, [r7, #4]
    36c0:	8a5b      	ldrh	r3, [r3, #18]
    36c2:	b21b      	sxth	r3, r3
    36c4:	4618      	mov	r0, r3
    36c6:	f7ff f9ad 	bl	2a24 <NVIC_DisableIRQ>
                    clear_irq = 0u;
    36ca:	f04f 0300 	mov.w	r3, #0
    36ce:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
    36d0:	687b      	ldr	r3, [r7, #4]
    36d2:	f04f 0200 	mov.w	r2, #0
    36d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
    36da:	e207      	b.n	3aec <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    36dc:	687b      	ldr	r3, [r7, #4]
    36de:	699b      	ldr	r3, [r3, #24]
    36e0:	f04f 0201 	mov.w	r2, #1
    36e4:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    36e6:	687b      	ldr	r3, [r7, #4]
    36e8:	f04f 0202 	mov.w	r2, #2
    36ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    36f0:	687b      	ldr	r3, [r7, #4]
    36f2:	f04f 0200 	mov.w	r2, #0
    36f6:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    36f8:	6878      	ldr	r0, [r7, #4]
    36fa:	f7ff fd79 	bl	31f0 <enable_slave_if_required>

            break;
    36fe:	e1f5      	b.n	3aec <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    3700:	687b      	ldr	r3, [r7, #4]
    3702:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3704:	2b01      	cmp	r3, #1
    3706:	d905      	bls.n	3714 <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3708:	687b      	ldr	r3, [r7, #4]
    370a:	699b      	ldr	r3, [r3, #24]
    370c:	f04f 0201 	mov.w	r2, #1
    3710:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    3712:	e1eb      	b.n	3aec <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
    3714:	687b      	ldr	r3, [r7, #4]
    3716:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3718:	2b01      	cmp	r3, #1
    371a:	d105      	bne.n	3728 <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    371c:	687b      	ldr	r3, [r7, #4]
    371e:	699b      	ldr	r3, [r3, #24]
    3720:	f04f 0200 	mov.w	r2, #0
    3724:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    3726:	e1e1      	b.n	3aec <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3728:	687b      	ldr	r3, [r7, #4]
    372a:	699b      	ldr	r3, [r3, #24]
    372c:	f04f 0201 	mov.w	r2, #1
    3730:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3732:	687b      	ldr	r3, [r7, #4]
    3734:	699b      	ldr	r3, [r3, #24]
    3736:	f04f 0201 	mov.w	r2, #1
    373a:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
    373c:	687b      	ldr	r3, [r7, #4]
    373e:	f04f 0200 	mov.w	r2, #0
    3742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
    3746:	687b      	ldr	r3, [r7, #4]
    3748:	f04f 0200 	mov.w	r2, #0
    374c:	721a      	strb	r2, [r3, #8]
            }
            break;
    374e:	e1cd      	b.n	3aec <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3750:	687b      	ldr	r3, [r7, #4]
    3752:	699b      	ldr	r3, [r3, #24]
    3754:	f04f 0201 	mov.w	r2, #1
    3758:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    375a:	687b      	ldr	r3, [r7, #4]
    375c:	f04f 0202 	mov.w	r2, #2
    3760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3764:	687b      	ldr	r3, [r7, #4]
    3766:	f04f 0200 	mov.w	r2, #0
    376a:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    376c:	6878      	ldr	r0, [r7, #4]
    376e:	f7ff fd3f 	bl	31f0 <enable_slave_if_required>
            break;
    3772:	e1bb      	b.n	3aec <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
    3774:	687b      	ldr	r3, [r7, #4]
    3776:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    3778:	687b      	ldr	r3, [r7, #4]
    377a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    377c:	441a      	add	r2, r3
    377e:	6879      	ldr	r1, [r7, #4]
    3780:	6949      	ldr	r1, [r1, #20]
    3782:	7a09      	ldrb	r1, [r1, #8]
    3784:	b2c9      	uxtb	r1, r1
    3786:	7011      	strb	r1, [r2, #0]
    3788:	f103 0201 	add.w	r2, r3, #1
    378c:	687b      	ldr	r3, [r7, #4]
    378e:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    3790:	687b      	ldr	r3, [r7, #4]
    3792:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    3794:	687b      	ldr	r3, [r7, #4]
    3796:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3798:	f103 33ff 	add.w	r3, r3, #4294967295
    379c:	429a      	cmp	r2, r3
    379e:	f0c0 819e 	bcc.w	3ade <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    37a2:	687b      	ldr	r3, [r7, #4]
    37a4:	699b      	ldr	r3, [r3, #24]
    37a6:	f04f 0200 	mov.w	r2, #0
    37aa:	609a      	str	r2, [r3, #8]
            }
            break;
    37ac:	e19e      	b.n	3aec <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
    37ae:	687b      	ldr	r3, [r7, #4]
    37b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    37b2:	687b      	ldr	r3, [r7, #4]
    37b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    37b6:	4413      	add	r3, r2
    37b8:	687a      	ldr	r2, [r7, #4]
    37ba:	6952      	ldr	r2, [r2, #20]
    37bc:	7a12      	ldrb	r2, [r2, #8]
    37be:	b2d2      	uxtb	r2, r2
    37c0:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
    37c2:	687b      	ldr	r3, [r7, #4]
    37c4:	7c1b      	ldrb	r3, [r3, #16]
    37c6:	f003 0301 	and.w	r3, r3, #1
    37ca:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    37cc:	687b      	ldr	r3, [r7, #4]
    37ce:	7b7a      	ldrb	r2, [r7, #13]
    37d0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
    37d4:	7b7b      	ldrb	r3, [r7, #13]
    37d6:	2b00      	cmp	r3, #0
    37d8:	d108      	bne.n	37ec <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
    37da:	687b      	ldr	r3, [r7, #4]
    37dc:	699b      	ldr	r3, [r3, #24]
    37de:	f04f 0201 	mov.w	r2, #1
    37e2:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    37e4:	6878      	ldr	r0, [r7, #4]
    37e6:	f7ff fd03 	bl	31f0 <enable_slave_if_required>
    37ea:	e008      	b.n	37fe <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
    37ec:	687b      	ldr	r3, [r7, #4]
    37ee:	8a5b      	ldrh	r3, [r3, #18]
    37f0:	b21b      	sxth	r3, r3
    37f2:	4618      	mov	r0, r3
    37f4:	f7ff f916 	bl	2a24 <NVIC_DisableIRQ>
                clear_irq = 0u;
    37f8:	f04f 0300 	mov.w	r3, #0
    37fc:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    37fe:	687b      	ldr	r3, [r7, #4]
    3800:	f04f 0200 	mov.w	r2, #0
    3804:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
    3806:	687b      	ldr	r3, [r7, #4]
    3808:	f04f 0200 	mov.w	r2, #0
    380c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
    3810:	e16c      	b.n	3aec <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3812:	687b      	ldr	r3, [r7, #4]
    3814:	699b      	ldr	r3, [r3, #24]
    3816:	f04f 0201 	mov.w	r2, #1
    381a:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
    381c:	687b      	ldr	r3, [r7, #4]
    381e:	f04f 0200 	mov.w	r2, #0
    3822:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3824:	687b      	ldr	r3, [r7, #4]
    3826:	f04f 0200 	mov.w	r2, #0
    382a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    382e:	687b      	ldr	r3, [r7, #4]
    3830:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3834:	2b00      	cmp	r3, #0
    3836:	f000 8154 	beq.w	3ae2 <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    383a:	687b      	ldr	r3, [r7, #4]
    383c:	699b      	ldr	r3, [r3, #24]
    383e:	f04f 0201 	mov.w	r2, #1
    3842:	615a      	str	r2, [r3, #20]
            }
            break;
    3844:	e152      	b.n	3aec <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    3846:	687b      	ldr	r3, [r7, #4]
    3848:	f04f 0201 	mov.w	r2, #1
    384c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    3850:	687b      	ldr	r3, [r7, #4]
    3852:	f04f 0204 	mov.w	r2, #4
    3856:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
    3858:	687b      	ldr	r3, [r7, #4]
    385a:	f04f 0200 	mov.w	r2, #0
    385e:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
    3860:	687b      	ldr	r3, [r7, #4]
    3862:	f04f 0200 	mov.w	r2, #0
    3866:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
    3868:	687b      	ldr	r3, [r7, #4]
    386a:	699b      	ldr	r3, [r3, #24]
    386c:	695b      	ldr	r3, [r3, #20]
    386e:	2b00      	cmp	r3, #0
    3870:	d009      	beq.n	3886 <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    3872:	687b      	ldr	r3, [r7, #4]
    3874:	699b      	ldr	r3, [r3, #24]
    3876:	f04f 0200 	mov.w	r2, #0
    387a:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
    387c:	687b      	ldr	r3, [r7, #4]
    387e:	f04f 0201 	mov.w	r2, #1
    3882:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3886:	687b      	ldr	r3, [r7, #4]
    3888:	f04f 0201 	mov.w	r2, #1
    388c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    3890:	e12c      	b.n	3aec <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    3892:	687b      	ldr	r3, [r7, #4]
    3894:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    3896:	2b00      	cmp	r3, #0
    3898:	d01c      	beq.n	38d4 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    389a:	687b      	ldr	r3, [r7, #4]
    389c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    389e:	687b      	ldr	r3, [r7, #4]
    38a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    38a2:	429a      	cmp	r2, r3
    38a4:	d216      	bcs.n	38d4 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
    38a6:	687b      	ldr	r3, [r7, #4]
    38a8:	695b      	ldr	r3, [r3, #20]
    38aa:	7a1b      	ldrb	r3, [r3, #8]
    38ac:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    38ae:	687b      	ldr	r3, [r7, #4]
    38b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    38b2:	687b      	ldr	r3, [r7, #4]
    38b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    38b6:	441a      	add	r2, r3
    38b8:	7b39      	ldrb	r1, [r7, #12]
    38ba:	7011      	strb	r1, [r2, #0]
    38bc:	f103 0201 	add.w	r2, r3, #1
    38c0:	687b      	ldr	r3, [r7, #4]
    38c2:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    38c4:	687b      	ldr	r3, [r7, #4]
    38c6:	68db      	ldr	r3, [r3, #12]
    38c8:	ea4f 2203 	mov.w	r2, r3, lsl #8
    38cc:	7b3b      	ldrb	r3, [r7, #12]
    38ce:	441a      	add	r2, r3
    38d0:	687b      	ldr	r3, [r7, #4]
    38d2:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    38d4:	687b      	ldr	r3, [r7, #4]
    38d6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    38d8:	687b      	ldr	r3, [r7, #4]
    38da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    38dc:	429a      	cmp	r2, r3
    38de:	f0c0 8102 	bcc.w	3ae6 <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
    38e2:	687b      	ldr	r3, [r7, #4]
    38e4:	699b      	ldr	r3, [r3, #24]
    38e6:	f04f 0200 	mov.w	r2, #0
    38ea:	609a      	str	r2, [r3, #8]
            }
            break;
    38ec:	e0fe      	b.n	3aec <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    38ee:	687b      	ldr	r3, [r7, #4]
    38f0:	7a1b      	ldrb	r3, [r3, #8]
    38f2:	2b04      	cmp	r3, #4
    38f4:	d135      	bne.n	3962 <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    38f6:	687b      	ldr	r3, [r7, #4]
    38f8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    38fa:	687b      	ldr	r3, [r7, #4]
    38fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    38fe:	429a      	cmp	r2, r3
    3900:	d103      	bne.n	390a <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    3902:	687b      	ldr	r3, [r7, #4]
    3904:	68da      	ldr	r2, [r3, #12]
    3906:	687b      	ldr	r3, [r7, #4]
    3908:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
    390a:	687b      	ldr	r3, [r7, #4]
    390c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    390e:	2b00      	cmp	r3, #0
    3910:	d021      	beq.n	3956 <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    3912:	687b      	ldr	r3, [r7, #4]
    3914:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    3916:	687a      	ldr	r2, [r7, #4]
    3918:	6d11      	ldr	r1, [r2, #80]	; 0x50
    391a:	687a      	ldr	r2, [r7, #4]
    391c:	6d92      	ldr	r2, [r2, #88]	; 0x58
    391e:	b292      	uxth	r2, r2
    3920:	6878      	ldr	r0, [r7, #4]
    3922:	4798      	blx	r3
    3924:	4603      	mov	r3, r0
    3926:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
    3928:	7bfb      	ldrb	r3, [r7, #15]
    392a:	2b00      	cmp	r3, #0
    392c:	d108      	bne.n	3940 <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
    392e:	6878      	ldr	r0, [r7, #4]
    3930:	f7ff fc5e 	bl	31f0 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3934:	687b      	ldr	r3, [r7, #4]
    3936:	699b      	ldr	r3, [r3, #24]
    3938:	f04f 0201 	mov.w	r2, #1
    393c:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    393e:	e017      	b.n	3970 <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3940:	687b      	ldr	r3, [r7, #4]
    3942:	699b      	ldr	r3, [r3, #24]
    3944:	f04f 0200 	mov.w	r2, #0
    3948:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
    394a:	687b      	ldr	r3, [r7, #4]
    394c:	f04f 0200 	mov.w	r2, #0
    3950:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3954:	e00c      	b.n	3970 <mss_i2c_isr+0x758>
    3956:	687b      	ldr	r3, [r7, #4]
    3958:	699b      	ldr	r3, [r3, #24]
    395a:	f04f 0201 	mov.w	r2, #1
    395e:	609a      	str	r2, [r3, #8]
    3960:	e006      	b.n	3970 <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    3962:	687b      	ldr	r3, [r7, #4]
    3964:	f04f 0200 	mov.w	r2, #0
    3968:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    396a:	6878      	ldr	r0, [r7, #4]
    396c:	f7ff fc40 	bl	31f0 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3970:	687b      	ldr	r3, [r7, #4]
    3972:	f04f 0200 	mov.w	r2, #0
    3976:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    397a:	687b      	ldr	r3, [r7, #4]
    397c:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3980:	2b00      	cmp	r3, #0
    3982:	d004      	beq.n	398e <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3984:	687b      	ldr	r3, [r7, #4]
    3986:	699b      	ldr	r3, [r3, #24]
    3988:	f04f 0201 	mov.w	r2, #1
    398c:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    398e:	687b      	ldr	r3, [r7, #4]
    3990:	f04f 0200 	mov.w	r2, #0
    3994:	721a      	strb	r2, [r3, #8]
            break;
    3996:	e0a9      	b.n	3aec <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    3998:	687b      	ldr	r3, [r7, #4]
    399a:	f04f 0200 	mov.w	r2, #0
    399e:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    39a0:	687b      	ldr	r3, [r7, #4]
    39a2:	f04f 0200 	mov.w	r2, #0
    39a6:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    39a8:	687b      	ldr	r3, [r7, #4]
    39aa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    39ae:	b2db      	uxtb	r3, r3
    39b0:	2b01      	cmp	r3, #1
    39b2:	d104      	bne.n	39be <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    39b4:	687b      	ldr	r3, [r7, #4]
    39b6:	f04f 0202 	mov.w	r2, #2
    39ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    39be:	6878      	ldr	r0, [r7, #4]
    39c0:	f7ff fc16 	bl	31f0 <enable_slave_if_required>

            break;
    39c4:	e092      	b.n	3aec <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    39c6:	7afb      	ldrb	r3, [r7, #11]
    39c8:	b2db      	uxtb	r3, r3
    39ca:	2ba8      	cmp	r3, #168	; 0xa8
    39cc:	d11b      	bne.n	3a06 <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    39ce:	687b      	ldr	r3, [r7, #4]
    39d0:	f04f 0205 	mov.w	r2, #5
    39d4:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
    39d6:	687b      	ldr	r3, [r7, #4]
    39d8:	f04f 0200 	mov.w	r2, #0
    39dc:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    39de:	687b      	ldr	r3, [r7, #4]
    39e0:	f04f 0201 	mov.w	r2, #1
    39e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
    39e8:	687b      	ldr	r3, [r7, #4]
    39ea:	699b      	ldr	r3, [r3, #24]
    39ec:	695b      	ldr	r3, [r3, #20]
    39ee:	2b00      	cmp	r3, #0
    39f0:	d009      	beq.n	3a06 <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    39f2:	687b      	ldr	r3, [r7, #4]
    39f4:	699b      	ldr	r3, [r3, #24]
    39f6:	f04f 0200 	mov.w	r2, #0
    39fa:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
    39fc:	687b      	ldr	r3, [r7, #4]
    39fe:	f04f 0201 	mov.w	r2, #1
    3a02:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    3a06:	687b      	ldr	r3, [r7, #4]
    3a08:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3a0a:	687b      	ldr	r3, [r7, #4]
    3a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3a0e:	429a      	cmp	r2, r3
    3a10:	d305      	bcc.n	3a1e <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
    3a12:	687b      	ldr	r3, [r7, #4]
    3a14:	695b      	ldr	r3, [r3, #20]
    3a16:	f04f 32ff 	mov.w	r2, #4294967295
    3a1a:	721a      	strb	r2, [r3, #8]
    3a1c:	e00c      	b.n	3a38 <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
    3a1e:	687b      	ldr	r3, [r7, #4]
    3a20:	695a      	ldr	r2, [r3, #20]
    3a22:	687b      	ldr	r3, [r7, #4]
    3a24:	6c59      	ldr	r1, [r3, #68]	; 0x44
    3a26:	687b      	ldr	r3, [r7, #4]
    3a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3a2a:	4419      	add	r1, r3
    3a2c:	7809      	ldrb	r1, [r1, #0]
    3a2e:	7211      	strb	r1, [r2, #8]
    3a30:	f103 0201 	add.w	r2, r3, #1
    3a34:	687b      	ldr	r3, [r7, #4]
    3a36:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    3a38:	687b      	ldr	r3, [r7, #4]
    3a3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3a3c:	687b      	ldr	r3, [r7, #4]
    3a3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3a40:	429a      	cmp	r2, r3
    3a42:	d352      	bcc.n	3aea <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3a44:	687b      	ldr	r3, [r7, #4]
    3a46:	699b      	ldr	r3, [r3, #24]
    3a48:	f04f 0200 	mov.w	r2, #0
    3a4c:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    3a4e:	687b      	ldr	r3, [r7, #4]
    3a50:	f04f 0200 	mov.w	r2, #0
    3a54:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
    3a56:	e049      	b.n	3aec <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    3a58:	687b      	ldr	r3, [r7, #4]
    3a5a:	f04f 0200 	mov.w	r2, #0
    3a5e:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3a60:	687b      	ldr	r3, [r7, #4]
    3a62:	699b      	ldr	r3, [r3, #24]
    3a64:	f04f 0201 	mov.w	r2, #1
    3a68:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3a6a:	687b      	ldr	r3, [r7, #4]
    3a6c:	f04f 0200 	mov.w	r2, #0
    3a70:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3a74:	687b      	ldr	r3, [r7, #4]
    3a76:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3a7a:	2b00      	cmp	r3, #0
    3a7c:	d004      	beq.n	3a88 <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3a7e:	687b      	ldr	r3, [r7, #4]
    3a80:	699b      	ldr	r3, [r3, #24]
    3a82:	f04f 0201 	mov.w	r2, #1
    3a86:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3a88:	687b      	ldr	r3, [r7, #4]
    3a8a:	f04f 0200 	mov.w	r2, #0
    3a8e:	721a      	strb	r2, [r3, #8]
            break;
    3a90:	e02c      	b.n	3aec <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
    3a92:	687b      	ldr	r3, [r7, #4]
    3a94:	699b      	ldr	r3, [r3, #24]
    3a96:	f04f 0200 	mov.w	r2, #0
    3a9a:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3a9c:	687b      	ldr	r3, [r7, #4]
    3a9e:	f04f 0200 	mov.w	r2, #0
    3aa2:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3aa4:	687b      	ldr	r3, [r7, #4]
    3aa6:	f04f 0200 	mov.w	r2, #0
    3aaa:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
    3aac:	687b      	ldr	r3, [r7, #4]
    3aae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    3ab2:	b2db      	uxtb	r3, r3
    3ab4:	2b01      	cmp	r3, #1
    3ab6:	d104      	bne.n	3ac2 <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
    3ab8:	687b      	ldr	r3, [r7, #4]
    3aba:	f04f 0202 	mov.w	r2, #2
    3abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3ac2:	687b      	ldr	r3, [r7, #4]
    3ac4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3ac8:	b2db      	uxtb	r3, r3
    3aca:	2b01      	cmp	r3, #1
    3acc:	d10e      	bne.n	3aec <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3ace:	687b      	ldr	r3, [r7, #4]
    3ad0:	f04f 0202 	mov.w	r2, #2
    3ad4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    3ad8:	e008      	b.n	3aec <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
    3ada:	bf00      	nop
    3adc:	e006      	b.n	3aec <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
    3ade:	bf00      	nop
    3ae0:	e004      	b.n	3aec <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
    3ae2:	bf00      	nop
    3ae4:	e002      	b.n	3aec <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
    3ae6:	bf00      	nop
    3ae8:	e000      	b.n	3aec <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
    3aea:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
    3aec:	7bbb      	ldrb	r3, [r7, #14]
    3aee:	2b00      	cmp	r3, #0
    3af0:	d004      	beq.n	3afc <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3af2:	687b      	ldr	r3, [r7, #4]
    3af4:	699b      	ldr	r3, [r3, #24]
    3af6:	f04f 0200 	mov.w	r2, #0
    3afa:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
    3afc:	687b      	ldr	r3, [r7, #4]
    3afe:	695b      	ldr	r3, [r3, #20]
    3b00:	791b      	ldrb	r3, [r3, #4]
    3b02:	72fb      	strb	r3, [r7, #11]
}
    3b04:	f107 0710 	add.w	r7, r7, #16
    3b08:	46bd      	mov	sp, r7
    3b0a:	bd80      	pop	{r7, pc}

00003b0c <MSS_I2C_smbus_init>:
void MSS_I2C_smbus_init
(
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    3b0c:	b480      	push	{r7}
    3b0e:	b083      	sub	sp, #12
    3b10:	af00      	add	r7, sp, #0
    3b12:	6078      	str	r0, [r7, #4]
    3b14:	460b      	mov	r3, r1
    3b16:	70fb      	strb	r3, [r7, #3]
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
    3b18:	687b      	ldr	r3, [r7, #4]
    3b1a:	695b      	ldr	r3, [r3, #20]
    3b1c:	78fa      	ldrb	r2, [r7, #3]
    3b1e:	751a      	strb	r2, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
    3b20:	687b      	ldr	r3, [r7, #4]
    3b22:	695b      	ldr	r3, [r3, #20]
    3b24:	f04f 0254 	mov.w	r2, #84	; 0x54
    3b28:	741a      	strb	r2, [r3, #16]
}
    3b2a:	f107 070c 	add.w	r7, r7, #12
    3b2e:	46bd      	mov	sp, r7
    3b30:	bc80      	pop	{r7}
    3b32:	4770      	bx	lr

00003b34 <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    3b34:	b580      	push	{r7, lr}
    3b36:	b082      	sub	sp, #8
    3b38:	af00      	add	r7, sp, #0
    3b3a:	6078      	str	r0, [r7, #4]
    3b3c:	460b      	mov	r3, r1
    3b3e:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3b40:	687a      	ldr	r2, [r7, #4]
    3b42:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    3b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b4a:	429a      	cmp	r2, r3
    3b4c:	d007      	beq.n	3b5e <MSS_I2C_enable_smbus_irq+0x2a>
    3b4e:	687a      	ldr	r2, [r7, #4]
    3b50:	f64a 2324 	movw	r3, #43556	; 0xaa24
    3b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b58:	429a      	cmp	r2, r3
    3b5a:	d000      	beq.n	3b5e <MSS_I2C_enable_smbus_irq+0x2a>
    3b5c:	be00      	bkpt	0x0000

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    3b5e:	687a      	ldr	r2, [r7, #4]
    3b60:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    3b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b68:	429a      	cmp	r2, r3
    3b6a:	d127      	bne.n	3bbc <MSS_I2C_enable_smbus_irq+0x88>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3b6c:	78fb      	ldrb	r3, [r7, #3]
    3b6e:	f003 0301 	and.w	r3, r3, #1
    3b72:	b2db      	uxtb	r3, r3
    3b74:	2b00      	cmp	r3, #0
    3b76:	d00d      	beq.n	3b94 <MSS_I2C_enable_smbus_irq+0x60>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
    3b78:	f04f 000f 	mov.w	r0, #15
    3b7c:	f7fe ff70 	bl	2a60 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3b80:	687b      	ldr	r3, [r7, #4]
    3b82:	69db      	ldr	r3, [r3, #28]
    3b84:	f04f 0201 	mov.w	r2, #1
    3b88:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
    3b8c:	f04f 000f 	mov.w	r0, #15
    3b90:	f7fe ff2c 	bl	29ec <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3b94:	78fb      	ldrb	r3, [r7, #3]
    3b96:	f003 0302 	and.w	r3, r3, #2
    3b9a:	2b00      	cmp	r3, #0
    3b9c:	d036      	beq.n	3c0c <MSS_I2C_enable_smbus_irq+0xd8>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
    3b9e:	f04f 0010 	mov.w	r0, #16
    3ba2:	f7fe ff5d 	bl	2a60 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    3ba6:	687b      	ldr	r3, [r7, #4]
    3ba8:	69db      	ldr	r3, [r3, #28]
    3baa:	f04f 0201 	mov.w	r2, #1
    3bae:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    3bb2:	f04f 0010 	mov.w	r0, #16
    3bb6:	f7fe ff19 	bl	29ec <NVIC_EnableIRQ>
    3bba:	e028      	b.n	3c0e <MSS_I2C_enable_smbus_irq+0xda>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3bbc:	78fb      	ldrb	r3, [r7, #3]
    3bbe:	f003 0301 	and.w	r3, r3, #1
    3bc2:	b2db      	uxtb	r3, r3
    3bc4:	2b00      	cmp	r3, #0
    3bc6:	d00d      	beq.n	3be4 <MSS_I2C_enable_smbus_irq+0xb0>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
    3bc8:	f04f 0012 	mov.w	r0, #18
    3bcc:	f7fe ff48 	bl	2a60 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3bd0:	687b      	ldr	r3, [r7, #4]
    3bd2:	69db      	ldr	r3, [r3, #28]
    3bd4:	f04f 0201 	mov.w	r2, #1
    3bd8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
    3bdc:	f04f 0012 	mov.w	r0, #18
    3be0:	f7fe ff04 	bl	29ec <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3be4:	78fb      	ldrb	r3, [r7, #3]
    3be6:	f003 0302 	and.w	r3, r3, #2
    3bea:	2b00      	cmp	r3, #0
    3bec:	d00f      	beq.n	3c0e <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
    3bee:	f04f 0013 	mov.w	r0, #19
    3bf2:	f7fe ff35 	bl	2a60 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    3bf6:	687b      	ldr	r3, [r7, #4]
    3bf8:	69db      	ldr	r3, [r3, #28]
    3bfa:	f04f 0201 	mov.w	r2, #1
    3bfe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
    3c02:	f04f 0013 	mov.w	r0, #19
    3c06:	f7fe fef1 	bl	29ec <NVIC_EnableIRQ>
    3c0a:	e000      	b.n	3c0e <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    3c0c:	bf00      	nop
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    3c0e:	f107 0708 	add.w	r7, r7, #8
    3c12:	46bd      	mov	sp, r7
    3c14:	bd80      	pop	{r7, pc}
    3c16:	bf00      	nop

00003c18 <MSS_I2C_disable_smbus_irq>:
void MSS_I2C_disable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    3c18:	b580      	push	{r7, lr}
    3c1a:	b082      	sub	sp, #8
    3c1c:	af00      	add	r7, sp, #0
    3c1e:	6078      	str	r0, [r7, #4]
    3c20:	460b      	mov	r3, r1
    3c22:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3c24:	687a      	ldr	r2, [r7, #4]
    3c26:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    3c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c2e:	429a      	cmp	r2, r3
    3c30:	d007      	beq.n	3c42 <MSS_I2C_disable_smbus_irq+0x2a>
    3c32:	687a      	ldr	r2, [r7, #4]
    3c34:	f64a 2324 	movw	r3, #43556	; 0xaa24
    3c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c3c:	429a      	cmp	r2, r3
    3c3e:	d000      	beq.n	3c42 <MSS_I2C_disable_smbus_irq+0x2a>
    3c40:	be00      	bkpt	0x0000

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    3c42:	687a      	ldr	r2, [r7, #4]
    3c44:	f64a 13b0 	movw	r3, #43440	; 0xa9b0
    3c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c4c:	429a      	cmp	r2, r3
    3c4e:	d11f      	bne.n	3c90 <MSS_I2C_disable_smbus_irq+0x78>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3c50:	78fb      	ldrb	r3, [r7, #3]
    3c52:	f003 0301 	and.w	r3, r3, #1
    3c56:	b2db      	uxtb	r3, r3
    3c58:	2b00      	cmp	r3, #0
    3c5a:	d009      	beq.n	3c70 <MSS_I2C_disable_smbus_irq+0x58>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    3c5c:	687b      	ldr	r3, [r7, #4]
    3c5e:	69db      	ldr	r3, [r3, #28]
    3c60:	f04f 0200 	mov.w	r2, #0
    3c64:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
    3c68:	f04f 000f 	mov.w	r0, #15
    3c6c:	f7fe feda 	bl	2a24 <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3c70:	78fb      	ldrb	r3, [r7, #3]
    3c72:	f003 0302 	and.w	r3, r3, #2
    3c76:	2b00      	cmp	r3, #0
    3c78:	d02a      	beq.n	3cd0 <MSS_I2C_disable_smbus_irq+0xb8>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    3c7a:	687b      	ldr	r3, [r7, #4]
    3c7c:	69db      	ldr	r3, [r3, #28]
    3c7e:	f04f 0200 	mov.w	r2, #0
    3c82:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    3c86:	f04f 0010 	mov.w	r0, #16
    3c8a:	f7fe fecb 	bl	2a24 <NVIC_DisableIRQ>
    3c8e:	e020      	b.n	3cd2 <MSS_I2C_disable_smbus_irq+0xba>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3c90:	78fb      	ldrb	r3, [r7, #3]
    3c92:	f003 0301 	and.w	r3, r3, #1
    3c96:	b2db      	uxtb	r3, r3
    3c98:	2b00      	cmp	r3, #0
    3c9a:	d009      	beq.n	3cb0 <MSS_I2C_disable_smbus_irq+0x98>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    3c9c:	687b      	ldr	r3, [r7, #4]
    3c9e:	69db      	ldr	r3, [r3, #28]
    3ca0:	f04f 0200 	mov.w	r2, #0
    3ca4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
    3ca8:	f04f 0012 	mov.w	r0, #18
    3cac:	f7fe feba 	bl	2a24 <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3cb0:	78fb      	ldrb	r3, [r7, #3]
    3cb2:	f003 0302 	and.w	r3, r3, #2
    3cb6:	2b00      	cmp	r3, #0
    3cb8:	d00b      	beq.n	3cd2 <MSS_I2C_disable_smbus_irq+0xba>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    3cba:	687b      	ldr	r3, [r7, #4]
    3cbc:	69db      	ldr	r3, [r3, #28]
    3cbe:	f04f 0200 	mov.w	r2, #0
    3cc2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
    3cc6:	f04f 0013 	mov.w	r0, #19
    3cca:	f7fe feab 	bl	2a24 <NVIC_DisableIRQ>
    3cce:	e000      	b.n	3cd2 <MSS_I2C_disable_smbus_irq+0xba>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    3cd0:	bf00      	nop
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    3cd2:	f107 0708 	add.w	r7, r7, #8
    3cd6:	46bd      	mov	sp, r7
    3cd8:	bd80      	pop	{r7, pc}
    3cda:	bf00      	nop

00003cdc <MSS_I2C_suspend_smbus_slave>:
 */
void MSS_I2C_suspend_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3cdc:	b480      	push	{r7}
    3cde:	b083      	sub	sp, #12
    3ce0:	af00      	add	r7, sp, #0
    3ce2:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
    3ce4:	687b      	ldr	r3, [r7, #4]
    3ce6:	69db      	ldr	r3, [r3, #28]
    3ce8:	f04f 0200 	mov.w	r2, #0
    3cec:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    3cf0:	f107 070c 	add.w	r7, r7, #12
    3cf4:	46bd      	mov	sp, r7
    3cf6:	bc80      	pop	{r7}
    3cf8:	4770      	bx	lr
    3cfa:	bf00      	nop

00003cfc <MSS_I2C_resume_smbus_slave>:
 */
void MSS_I2C_resume_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3cfc:	b480      	push	{r7}
    3cfe:	b083      	sub	sp, #12
    3d00:	af00      	add	r7, sp, #0
    3d02:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
    3d04:	687b      	ldr	r3, [r7, #4]
    3d06:	69db      	ldr	r3, [r3, #28]
    3d08:	f04f 0201 	mov.w	r2, #1
    3d0c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    3d10:	f107 070c 	add.w	r7, r7, #12
    3d14:	46bd      	mov	sp, r7
    3d16:	bc80      	pop	{r7}
    3d18:	4770      	bx	lr
    3d1a:	bf00      	nop

00003d1c <MSS_I2C_reset_smbus>:
 */
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    3d1c:	b480      	push	{r7}
    3d1e:	b083      	sub	sp, #12
    3d20:	af00      	add	r7, sp, #0
    3d22:	6078      	str	r0, [r7, #4]
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
    3d24:	687b      	ldr	r3, [r7, #4]
    3d26:	69db      	ldr	r3, [r3, #28]
    3d28:	f04f 0201 	mov.w	r2, #1
    3d2c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
    3d30:	f107 070c 	add.w	r7, r7, #12
    3d34:	46bd      	mov	sp, r7
    3d36:	bc80      	pop	{r7}
    3d38:	4770      	bx	lr
    3d3a:	bf00      	nop

00003d3c <MSS_I2C_set_smbus_alert>:
 */
void MSS_I2C_set_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    3d3c:	b480      	push	{r7}
    3d3e:	b083      	sub	sp, #12
    3d40:	af00      	add	r7, sp, #0
    3d42:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
    3d44:	687b      	ldr	r3, [r7, #4]
    3d46:	69db      	ldr	r3, [r3, #28]
    3d48:	f04f 0200 	mov.w	r2, #0
    3d4c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    3d50:	f107 070c 	add.w	r7, r7, #12
    3d54:	46bd      	mov	sp, r7
    3d56:	bc80      	pop	{r7}
    3d58:	4770      	bx	lr
    3d5a:	bf00      	nop

00003d5c <MSS_I2C_clear_smbus_alert>:
 */
void MSS_I2C_clear_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    3d5c:	b480      	push	{r7}
    3d5e:	b083      	sub	sp, #12
    3d60:	af00      	add	r7, sp, #0
    3d62:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
    3d64:	687b      	ldr	r3, [r7, #4]
    3d66:	69db      	ldr	r3, [r3, #28]
    3d68:	f04f 0201 	mov.w	r2, #1
    3d6c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    3d70:	f107 070c 	add.w	r7, r7, #12
    3d74:	46bd      	mov	sp, r7
    3d76:	bc80      	pop	{r7}
    3d78:	4770      	bx	lr
    3d7a:	bf00      	nop

00003d7c <MSS_I2C_set_gca>:

void MSS_I2C_set_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    3d7c:	b480      	push	{r7}
    3d7e:	b083      	sub	sp, #12
    3d80:	af00      	add	r7, sp, #0
    3d82:	6078      	str	r0, [r7, #4]
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
    3d84:	687b      	ldr	r3, [r7, #4]
    3d86:	699b      	ldr	r3, [r3, #24]
    3d88:	f04f 0201 	mov.w	r2, #1
    3d8c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    3d90:	f107 070c 	add.w	r7, r7, #12
    3d94:	46bd      	mov	sp, r7
    3d96:	bc80      	pop	{r7}
    3d98:	4770      	bx	lr
    3d9a:	bf00      	nop

00003d9c <MSS_I2C_clear_gca>:
 */
void MSS_I2C_clear_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    3d9c:	b480      	push	{r7}
    3d9e:	b083      	sub	sp, #12
    3da0:	af00      	add	r7, sp, #0
    3da2:	6078      	str	r0, [r7, #4]
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
    3da4:	687b      	ldr	r3, [r7, #4]
    3da6:	699b      	ldr	r3, [r3, #24]
    3da8:	f04f 0200 	mov.w	r2, #0
    3dac:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    3db0:	f107 070c 	add.w	r7, r7, #12
    3db4:	46bd      	mov	sp, r7
    3db6:	bc80      	pop	{r7}
    3db8:	4770      	bx	lr
    3dba:	bf00      	nop

00003dbc <MSS_I2C_set_user_data>:
void MSS_I2C_set_user_data
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    3dbc:	b480      	push	{r7}
    3dbe:	b083      	sub	sp, #12
    3dc0:	af00      	add	r7, sp, #0
    3dc2:	6078      	str	r0, [r7, #4]
    3dc4:	6039      	str	r1, [r7, #0]
    this_i2c->p_user_data = p_user_data ;
    3dc6:	687b      	ldr	r3, [r7, #4]
    3dc8:	683a      	ldr	r2, [r7, #0]
    3dca:	66da      	str	r2, [r3, #108]	; 0x6c
}
    3dcc:	f107 070c 	add.w	r7, r7, #12
    3dd0:	46bd      	mov	sp, r7
    3dd2:	bc80      	pop	{r7}
    3dd4:	4770      	bx	lr
    3dd6:	bf00      	nop

00003dd8 <MSS_I2C_get_user_data>:
 */
void * MSS_I2C_get_user_data
(
    mss_i2c_instance_t * this_i2c
)
{
    3dd8:	b480      	push	{r7}
    3dda:	b083      	sub	sp, #12
    3ddc:	af00      	add	r7, sp, #0
    3dde:	6078      	str	r0, [r7, #4]
    return( this_i2c->p_user_data);
    3de0:	687b      	ldr	r3, [r7, #4]
    3de2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
}
    3de4:	4618      	mov	r0, r3
    3de6:	f107 070c 	add.w	r7, r7, #12
    3dea:	46bd      	mov	sp, r7
    3dec:	bc80      	pop	{r7}
    3dee:	4770      	bx	lr

00003df0 <disable_interrupts>:
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
    3df0:	b580      	push	{r7, lr}
    3df2:	b082      	sub	sp, #8
    3df4:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
    3df6:	f006 f80f 	bl	9e18 <__get_PRIMASK>
    3dfa:	4603      	mov	r3, r0
    3dfc:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
    3dfe:	f04f 0001 	mov.w	r0, #1
    3e02:	f006 f819 	bl	9e38 <__set_PRIMASK>
    return primask;
    3e06:	687b      	ldr	r3, [r7, #4]
}
    3e08:	4618      	mov	r0, r3
    3e0a:	f107 0708 	add.w	r7, r7, #8
    3e0e:	46bd      	mov	sp, r7
    3e10:	bd80      	pop	{r7, pc}
    3e12:	bf00      	nop

00003e14 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
    3e14:	b580      	push	{r7, lr}
    3e16:	b082      	sub	sp, #8
    3e18:	af00      	add	r7, sp, #0
    3e1a:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
    3e1c:	6878      	ldr	r0, [r7, #4]
    3e1e:	f006 f80b 	bl	9e38 <__set_PRIMASK>
}
    3e22:	f107 0708 	add.w	r7, r7, #8
    3e26:	46bd      	mov	sp, r7
    3e28:	bd80      	pop	{r7, pc}
    3e2a:	bf00      	nop

00003e2c <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
    3e2c:	4668      	mov	r0, sp
    3e2e:	f020 0107 	bic.w	r1, r0, #7
    3e32:	468d      	mov	sp, r1
    3e34:	b589      	push	{r0, r3, r7, lr}
    3e36:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
    3e38:	f64a 10b0 	movw	r0, #43440	; 0xa9b0
    3e3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3e40:	f7ff f9ea 	bl	3218 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
    3e44:	f04f 000e 	mov.w	r0, #14
    3e48:	f7fe fe0a 	bl	2a60 <NVIC_ClearPendingIRQ>
}
    3e4c:	46bd      	mov	sp, r7
    3e4e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e52:	4685      	mov	sp, r0
    3e54:	4770      	bx	lr
    3e56:	bf00      	nop

00003e58 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
    3e58:	4668      	mov	r0, sp
    3e5a:	f020 0107 	bic.w	r1, r0, #7
    3e5e:	468d      	mov	sp, r1
    3e60:	b589      	push	{r0, r3, r7, lr}
    3e62:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
    3e64:	f64a 2024 	movw	r0, #43556	; 0xaa24
    3e68:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3e6c:	f7ff f9d4 	bl	3218 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
    3e70:	f04f 0011 	mov.w	r0, #17
    3e74:	f7fe fdf4 	bl	2a60 <NVIC_ClearPendingIRQ>
}
    3e78:	46bd      	mov	sp, r7
    3e7a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e7e:	4685      	mov	sp, r0
    3e80:	4770      	bx	lr
    3e82:	bf00      	nop

00003e84 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    3e84:	b480      	push	{r7}
    3e86:	b083      	sub	sp, #12
    3e88:	af00      	add	r7, sp, #0
    3e8a:	4603      	mov	r3, r0
    3e8c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    3e8e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3e92:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3e96:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3e9a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3e9e:	88f9      	ldrh	r1, [r7, #6]
    3ea0:	f001 011f 	and.w	r1, r1, #31
    3ea4:	f04f 0001 	mov.w	r0, #1
    3ea8:	fa00 f101 	lsl.w	r1, r0, r1
    3eac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3eb0:	f107 070c 	add.w	r7, r7, #12
    3eb4:	46bd      	mov	sp, r7
    3eb6:	bc80      	pop	{r7}
    3eb8:	4770      	bx	lr
    3eba:	bf00      	nop

00003ebc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    3ebc:	b480      	push	{r7}
    3ebe:	b083      	sub	sp, #12
    3ec0:	af00      	add	r7, sp, #0
    3ec2:	4603      	mov	r3, r0
    3ec4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3ec6:	f24e 1300 	movw	r3, #57600	; 0xe100
    3eca:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3ece:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3ed2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3ed6:	88f9      	ldrh	r1, [r7, #6]
    3ed8:	f001 011f 	and.w	r1, r1, #31
    3edc:	f04f 0001 	mov.w	r0, #1
    3ee0:	fa00 f101 	lsl.w	r1, r0, r1
    3ee4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3ee8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3eec:	f107 070c 	add.w	r7, r7, #12
    3ef0:	46bd      	mov	sp, r7
    3ef2:	bc80      	pop	{r7}
    3ef4:	4770      	bx	lr
    3ef6:	bf00      	nop

00003ef8 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    3ef8:	b580      	push	{r7, lr}
    3efa:	b082      	sub	sp, #8
    3efc:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    3efe:	f242 0300 	movw	r3, #8192	; 0x2000
    3f02:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3f06:	f242 0200 	movw	r2, #8192	; 0x2000
    3f0a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3f0e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3f10:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    3f14:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3f16:	f04f 0300 	mov.w	r3, #0
    3f1a:	607b      	str	r3, [r7, #4]
    3f1c:	e00e      	b.n	3f3c <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    3f1e:	687a      	ldr	r2, [r7, #4]
    3f20:	f24b 23b0 	movw	r3, #45744	; 0xb2b0
    3f24:	f2c0 0301 	movt	r3, #1
    3f28:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3f2c:	b21b      	sxth	r3, r3
    3f2e:	4618      	mov	r0, r3
    3f30:	f7ff ffc4 	bl	3ebc <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3f34:	687b      	ldr	r3, [r7, #4]
    3f36:	f103 0301 	add.w	r3, r3, #1
    3f3a:	607b      	str	r3, [r7, #4]
    3f3c:	687b      	ldr	r3, [r7, #4]
    3f3e:	2b1f      	cmp	r3, #31
    3f40:	d9ed      	bls.n	3f1e <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    3f42:	f242 0300 	movw	r3, #8192	; 0x2000
    3f46:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3f4a:	f242 0200 	movw	r2, #8192	; 0x2000
    3f4e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3f52:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3f54:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    3f58:	631a      	str	r2, [r3, #48]	; 0x30
}
    3f5a:	f107 0708 	add.w	r7, r7, #8
    3f5e:	46bd      	mov	sp, r7
    3f60:	bd80      	pop	{r7, pc}
    3f62:	bf00      	nop

00003f64 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    3f64:	b480      	push	{r7}
    3f66:	b085      	sub	sp, #20
    3f68:	af00      	add	r7, sp, #0
    3f6a:	4603      	mov	r3, r0
    3f6c:	6039      	str	r1, [r7, #0]
    3f6e:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    3f70:	79fb      	ldrb	r3, [r7, #7]
    3f72:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3f74:	68fb      	ldr	r3, [r7, #12]
    3f76:	2b1f      	cmp	r3, #31
    3f78:	d900      	bls.n	3f7c <MSS_GPIO_config+0x18>
    3f7a:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    3f7c:	68fb      	ldr	r3, [r7, #12]
    3f7e:	2b1f      	cmp	r3, #31
    3f80:	d808      	bhi.n	3f94 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    3f82:	68fa      	ldr	r2, [r7, #12]
    3f84:	f24b 2330 	movw	r3, #45616	; 0xb230
    3f88:	f2c0 0301 	movt	r3, #1
    3f8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3f90:	683a      	ldr	r2, [r7, #0]
    3f92:	601a      	str	r2, [r3, #0]
    }
}
    3f94:	f107 0714 	add.w	r7, r7, #20
    3f98:	46bd      	mov	sp, r7
    3f9a:	bc80      	pop	{r7}
    3f9c:	4770      	bx	lr
    3f9e:	bf00      	nop

00003fa0 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    3fa0:	b480      	push	{r7}
    3fa2:	b085      	sub	sp, #20
    3fa4:	af00      	add	r7, sp, #0
    3fa6:	4602      	mov	r2, r0
    3fa8:	460b      	mov	r3, r1
    3faa:	71fa      	strb	r2, [r7, #7]
    3fac:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    3fae:	79fb      	ldrb	r3, [r7, #7]
    3fb0:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3fb2:	68fb      	ldr	r3, [r7, #12]
    3fb4:	2b1f      	cmp	r3, #31
    3fb6:	d900      	bls.n	3fba <MSS_GPIO_set_output+0x1a>
    3fb8:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3fba:	68fb      	ldr	r3, [r7, #12]
    3fbc:	2b1f      	cmp	r3, #31
    3fbe:	d809      	bhi.n	3fd4 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    3fc0:	f240 0300 	movw	r3, #0
    3fc4:	f2c4 2326 	movt	r3, #16934	; 0x4226
    3fc8:	68fa      	ldr	r2, [r7, #12]
    3fca:	79b9      	ldrb	r1, [r7, #6]
    3fcc:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    3fd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    3fd4:	f107 0714 	add.w	r7, r7, #20
    3fd8:	46bd      	mov	sp, r7
    3fda:	bc80      	pop	{r7}
    3fdc:	4770      	bx	lr
    3fde:	bf00      	nop

00003fe0 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    3fe0:	b480      	push	{r7}
    3fe2:	b087      	sub	sp, #28
    3fe4:	af00      	add	r7, sp, #0
    3fe6:	4602      	mov	r2, r0
    3fe8:	460b      	mov	r3, r1
    3fea:	71fa      	strb	r2, [r7, #7]
    3fec:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    3fee:	79fb      	ldrb	r3, [r7, #7]
    3ff0:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3ff2:	697b      	ldr	r3, [r7, #20]
    3ff4:	2b1f      	cmp	r3, #31
    3ff6:	d900      	bls.n	3ffa <MSS_GPIO_drive_inout+0x1a>
    3ff8:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3ffa:	697b      	ldr	r3, [r7, #20]
    3ffc:	2b1f      	cmp	r3, #31
    3ffe:	d87d      	bhi.n	40fc <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    4000:	79bb      	ldrb	r3, [r7, #6]
    4002:	2b01      	cmp	r3, #1
    4004:	d004      	beq.n	4010 <MSS_GPIO_drive_inout+0x30>
    4006:	2b02      	cmp	r3, #2
    4008:	d060      	beq.n	40cc <MSS_GPIO_drive_inout+0xec>
    400a:	2b00      	cmp	r3, #0
    400c:	d02e      	beq.n	406c <MSS_GPIO_drive_inout+0x8c>
    400e:	e074      	b.n	40fa <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    4010:	f243 0300 	movw	r3, #12288	; 0x3000
    4014:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    401c:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    401e:	697b      	ldr	r3, [r7, #20]
    4020:	f04f 0201 	mov.w	r2, #1
    4024:	fa02 f303 	lsl.w	r3, r2, r3
    4028:	68fa      	ldr	r2, [r7, #12]
    402a:	ea42 0303 	orr.w	r3, r2, r3
    402e:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    4030:	f243 0300 	movw	r3, #12288	; 0x3000
    4034:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4038:	68fa      	ldr	r2, [r7, #12]
    403a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    403e:	697a      	ldr	r2, [r7, #20]
    4040:	f24b 2330 	movw	r3, #45616	; 0xb230
    4044:	f2c0 0301 	movt	r3, #1
    4048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    404c:	681b      	ldr	r3, [r3, #0]
    404e:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    4050:	693b      	ldr	r3, [r7, #16]
    4052:	f043 0304 	orr.w	r3, r3, #4
    4056:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    4058:	697a      	ldr	r2, [r7, #20]
    405a:	f24b 2330 	movw	r3, #45616	; 0xb230
    405e:	f2c0 0301 	movt	r3, #1
    4062:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4066:	693a      	ldr	r2, [r7, #16]
    4068:	601a      	str	r2, [r3, #0]
            break;
    406a:	e047      	b.n	40fc <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    406c:	f243 0300 	movw	r3, #12288	; 0x3000
    4070:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4078:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    407a:	697b      	ldr	r3, [r7, #20]
    407c:	f04f 0201 	mov.w	r2, #1
    4080:	fa02 f303 	lsl.w	r3, r2, r3
    4084:	ea6f 0303 	mvn.w	r3, r3
    4088:	68fa      	ldr	r2, [r7, #12]
    408a:	ea02 0303 	and.w	r3, r2, r3
    408e:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    4090:	f243 0300 	movw	r3, #12288	; 0x3000
    4094:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4098:	68fa      	ldr	r2, [r7, #12]
    409a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    409e:	697a      	ldr	r2, [r7, #20]
    40a0:	f24b 2330 	movw	r3, #45616	; 0xb230
    40a4:	f2c0 0301 	movt	r3, #1
    40a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    40ac:	681b      	ldr	r3, [r3, #0]
    40ae:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    40b0:	693b      	ldr	r3, [r7, #16]
    40b2:	f043 0304 	orr.w	r3, r3, #4
    40b6:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    40b8:	697a      	ldr	r2, [r7, #20]
    40ba:	f24b 2330 	movw	r3, #45616	; 0xb230
    40be:	f2c0 0301 	movt	r3, #1
    40c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    40c6:	693a      	ldr	r2, [r7, #16]
    40c8:	601a      	str	r2, [r3, #0]
            break;
    40ca:	e017      	b.n	40fc <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    40cc:	697a      	ldr	r2, [r7, #20]
    40ce:	f24b 2330 	movw	r3, #45616	; 0xb230
    40d2:	f2c0 0301 	movt	r3, #1
    40d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    40da:	681b      	ldr	r3, [r3, #0]
    40dc:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    40de:	693b      	ldr	r3, [r7, #16]
    40e0:	f023 0304 	bic.w	r3, r3, #4
    40e4:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    40e6:	697a      	ldr	r2, [r7, #20]
    40e8:	f24b 2330 	movw	r3, #45616	; 0xb230
    40ec:	f2c0 0301 	movt	r3, #1
    40f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    40f4:	693a      	ldr	r2, [r7, #16]
    40f6:	601a      	str	r2, [r3, #0]
            break;
    40f8:	e000      	b.n	40fc <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    40fa:	be00      	bkpt	0x0000
            break;
        }
    }
}
    40fc:	f107 071c 	add.w	r7, r7, #28
    4100:	46bd      	mov	sp, r7
    4102:	bc80      	pop	{r7}
    4104:	4770      	bx	lr
    4106:	bf00      	nop

00004108 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    4108:	b580      	push	{r7, lr}
    410a:	b084      	sub	sp, #16
    410c:	af00      	add	r7, sp, #0
    410e:	4603      	mov	r3, r0
    4110:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    4112:	79fb      	ldrb	r3, [r7, #7]
    4114:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4116:	68fb      	ldr	r3, [r7, #12]
    4118:	2b1f      	cmp	r3, #31
    411a:	d900      	bls.n	411e <MSS_GPIO_enable_irq+0x16>
    411c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    411e:	68fb      	ldr	r3, [r7, #12]
    4120:	2b1f      	cmp	r3, #31
    4122:	d81e      	bhi.n	4162 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    4124:	68fa      	ldr	r2, [r7, #12]
    4126:	f24b 2330 	movw	r3, #45616	; 0xb230
    412a:	f2c0 0301 	movt	r3, #1
    412e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4132:	681b      	ldr	r3, [r3, #0]
    4134:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    4136:	68fa      	ldr	r2, [r7, #12]
    4138:	f24b 2330 	movw	r3, #45616	; 0xb230
    413c:	f2c0 0301 	movt	r3, #1
    4140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4144:	68ba      	ldr	r2, [r7, #8]
    4146:	f042 0208 	orr.w	r2, r2, #8
    414a:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    414c:	68fa      	ldr	r2, [r7, #12]
    414e:	f24b 23b0 	movw	r3, #45744	; 0xb2b0
    4152:	f2c0 0301 	movt	r3, #1
    4156:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    415a:	b21b      	sxth	r3, r3
    415c:	4618      	mov	r0, r3
    415e:	f7ff fe91 	bl	3e84 <NVIC_EnableIRQ>
    }
}
    4162:	f107 0710 	add.w	r7, r7, #16
    4166:	46bd      	mov	sp, r7
    4168:	bd80      	pop	{r7, pc}
    416a:	bf00      	nop

0000416c <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    416c:	b480      	push	{r7}
    416e:	b085      	sub	sp, #20
    4170:	af00      	add	r7, sp, #0
    4172:	4603      	mov	r3, r0
    4174:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    4176:	79fb      	ldrb	r3, [r7, #7]
    4178:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    417a:	68fb      	ldr	r3, [r7, #12]
    417c:	2b1f      	cmp	r3, #31
    417e:	d900      	bls.n	4182 <MSS_GPIO_disable_irq+0x16>
    4180:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    4182:	68fb      	ldr	r3, [r7, #12]
    4184:	2b1f      	cmp	r3, #31
    4186:	d813      	bhi.n	41b0 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    4188:	68fa      	ldr	r2, [r7, #12]
    418a:	f24b 2330 	movw	r3, #45616	; 0xb230
    418e:	f2c0 0301 	movt	r3, #1
    4192:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4196:	681b      	ldr	r3, [r3, #0]
    4198:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    419a:	68fa      	ldr	r2, [r7, #12]
    419c:	f24b 2330 	movw	r3, #45616	; 0xb230
    41a0:	f2c0 0301 	movt	r3, #1
    41a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    41a8:	68ba      	ldr	r2, [r7, #8]
    41aa:	f022 0208 	bic.w	r2, r2, #8
    41ae:	601a      	str	r2, [r3, #0]
    }
}
    41b0:	f107 0714 	add.w	r7, r7, #20
    41b4:	46bd      	mov	sp, r7
    41b6:	bc80      	pop	{r7}
    41b8:	4770      	bx	lr
    41ba:	bf00      	nop

000041bc <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    41bc:	b580      	push	{r7, lr}
    41be:	b084      	sub	sp, #16
    41c0:	af00      	add	r7, sp, #0
    41c2:	4603      	mov	r3, r0
    41c4:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    41c6:	79fb      	ldrb	r3, [r7, #7]
    41c8:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    41ca:	68fb      	ldr	r3, [r7, #12]
    41cc:	2b1f      	cmp	r3, #31
    41ce:	d900      	bls.n	41d2 <MSS_GPIO_clear_irq+0x16>
    41d0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    41d2:	68fb      	ldr	r3, [r7, #12]
    41d4:	2b1f      	cmp	r3, #31
    41d6:	d815      	bhi.n	4204 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    41d8:	f243 0300 	movw	r3, #12288	; 0x3000
    41dc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    41e0:	68fa      	ldr	r2, [r7, #12]
    41e2:	f04f 0101 	mov.w	r1, #1
    41e6:	fa01 f202 	lsl.w	r2, r1, r2
    41ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    41ee:	68fa      	ldr	r2, [r7, #12]
    41f0:	f24b 23b0 	movw	r3, #45744	; 0xb2b0
    41f4:	f2c0 0301 	movt	r3, #1
    41f8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    41fc:	b21b      	sxth	r3, r3
    41fe:	4618      	mov	r0, r3
    4200:	f7ff fe5c 	bl	3ebc <NVIC_ClearPendingIRQ>
    }
}
    4204:	f107 0710 	add.w	r7, r7, #16
    4208:	46bd      	mov	sp, r7
    420a:	bd80      	pop	{r7, pc}

0000420c <mss_mac_crc32>:
(
    uint32_t value,
    const uint8_t *data,
    uint32_t data_length
)
{
    420c:	b480      	push	{r7}
    420e:	b087      	sub	sp, #28
    4210:	af00      	add	r7, sp, #0
    4212:	60f8      	str	r0, [r7, #12]
    4214:	60b9      	str	r1, [r7, #8]
    4216:	607a      	str	r2, [r7, #4]
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    4218:	f04f 0300 	mov.w	r3, #0
    421c:	617b      	str	r3, [r7, #20]
    421e:	e019      	b.n	4254 <mss_mac_crc32+0x48>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
    4220:	68ba      	ldr	r2, [r7, #8]
    4222:	697b      	ldr	r3, [r7, #20]
    4224:	4413      	add	r3, r2
    4226:	781b      	ldrb	r3, [r3, #0]
    4228:	461a      	mov	r2, r3
    422a:	68fb      	ldr	r3, [r7, #12]
    422c:	ea82 0303 	eor.w	r3, r2, r3
    4230:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    4234:	f24b 23f0 	movw	r3, #45808	; 0xb2f0
    4238:	f2c0 0301 	movt	r3, #1
    423c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    4240:	68fb      	ldr	r3, [r7, #12]
    4242:	ea4f 2313 	mov.w	r3, r3, lsr #8
    4246:	ea82 0303 	eor.w	r3, r2, r3
    424a:	60fb      	str	r3, [r7, #12]
    uint32_t data_length
)
{
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    424c:	697b      	ldr	r3, [r7, #20]
    424e:	f103 0301 	add.w	r3, r3, #1
    4252:	617b      	str	r3, [r7, #20]
    4254:	697a      	ldr	r2, [r7, #20]
    4256:	687b      	ldr	r3, [r7, #4]
    4258:	429a      	cmp	r2, r3
    425a:	d3e1      	bcc.n	4220 <mss_mac_crc32+0x14>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
  }
  
  return value;
    425c:	68fb      	ldr	r3, [r7, #12]
}
    425e:	4618      	mov	r0, r3
    4260:	f107 071c 	add.w	r7, r7, #28
    4264:	46bd      	mov	sp, r7
    4266:	bc80      	pop	{r7}
    4268:	4770      	bx	lr
    426a:	bf00      	nop

0000426c <mss_ethernet_crc>:
mss_ethernet_crc
(
    const uint8_t *data,
    uint32_t data_length
)
{
    426c:	b580      	push	{r7, lr}
    426e:	b082      	sub	sp, #8
    4270:	af00      	add	r7, sp, #0
    4272:	6078      	str	r0, [r7, #4]
    4274:	6039      	str	r1, [r7, #0]
	return mss_mac_crc32( 0xffffffffUL, data, data_length );
    4276:	f04f 30ff 	mov.w	r0, #4294967295
    427a:	6879      	ldr	r1, [r7, #4]
    427c:	683a      	ldr	r2, [r7, #0]
    427e:	f7ff ffc5 	bl	420c <mss_mac_crc32>
    4282:	4603      	mov	r3, r0
}
    4284:	4618      	mov	r0, r3
    4286:	f107 0708 	add.w	r7, r7, #8
    428a:	46bd      	mov	sp, r7
    428c:	bd80      	pop	{r7, pc}
    428e:	bf00      	nop

00004290 <MSS_MAC_init>:
void
MSS_MAC_init
(
	uint8_t phy_address
)
{
    4290:	b580      	push	{r7, lr}
    4292:	b08a      	sub	sp, #40	; 0x28
    4294:	af00      	add	r7, sp, #0
    4296:	4603      	mov	r3, r0
    4298:	71fb      	strb	r3, [r7, #7]
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    429a:	f64b 0240 	movw	r2, #47168	; 0xb840
    429e:	f2c0 0201 	movt	r2, #1
    42a2:	f107 030c 	add.w	r3, r7, #12
    42a6:	e892 0003 	ldmia.w	r2, {r0, r1}
    42aa:	6018      	str	r0, [r3, #0]
    42ac:	f103 0304 	add.w	r3, r3, #4
    42b0:	8019      	strh	r1, [r3, #0]
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    42b2:	f04f 0300 	mov.w	r3, #0
    42b6:	617b      	str	r3, [r7, #20]
    42b8:	e00b      	b.n	42d2 <MSS_MAC_init+0x42>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
    42ba:	697a      	ldr	r2, [r7, #20]
    42bc:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    42c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42c4:	f04f 0100 	mov.w	r1, #0
    42c8:	5499      	strb	r1, [r3, r2]
{
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    42ca:	697b      	ldr	r3, [r7, #20]
    42cc:	f103 0301 	add.w	r3, r3, #1
    42d0:	617b      	str	r3, [r7, #20]
    42d2:	697b      	ldr	r3, [r7, #20]
    42d4:	2b06      	cmp	r3, #6
    42d6:	ddf0      	ble.n	42ba <MSS_MAC_init+0x2a>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
	}
	
    /* Try to reset chip */
    MAC_BITBAND->CSR0_SWR = 1u;
    42d8:	f240 0300 	movw	r3, #0
    42dc:	f2c4 2306 	movt	r3, #16902	; 0x4206
    42e0:	f04f 0201 	mov.w	r2, #1
    42e4:	601a      	str	r2, [r3, #0]

    do
    {
    	vTaskDelay( 10 );
    42e6:	f04f 000a 	mov.w	r0, #10
    42ea:	f00c fc03 	bl	10af4 <vTaskDelay>
    } while ( 1u == MAC_BITBAND->CSR0_SWR );
    42ee:	f240 0300 	movw	r3, #0
    42f2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    42f6:	681b      	ldr	r3, [r3, #0]
    42f8:	2b01      	cmp	r3, #1
    42fa:	d0f4      	beq.n	42e6 <MSS_MAC_init+0x56>

    /* Check reset values of some registers to constrol
     * base address validity */
    configASSERT( MAC->CSR0 == 0xFE000000uL );
    42fc:	f243 0300 	movw	r3, #12288	; 0x3000
    4300:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4304:	681b      	ldr	r3, [r3, #0]
    4306:	f1b3 4f7e 	cmp.w	r3, #4261412864	; 0xfe000000
    430a:	d009      	beq.n	4320 <MSS_MAC_init+0x90>
    430c:	f04f 0328 	mov.w	r3, #40	; 0x28
    4310:	f383 8811 	msr	BASEPRI, r3
    4314:	f3bf 8f6f 	isb	sy
    4318:	f3bf 8f4f 	dsb	sy
    431c:	61bb      	str	r3, [r7, #24]
    431e:	e7fe      	b.n	431e <MSS_MAC_init+0x8e>
    configASSERT( MAC->CSR5 == 0xF0000000uL );
    4320:	f243 0300 	movw	r3, #12288	; 0x3000
    4324:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    432a:	f1b3 4f70 	cmp.w	r3, #4026531840	; 0xf0000000
    432e:	d009      	beq.n	4344 <MSS_MAC_init+0xb4>
    4330:	f04f 0328 	mov.w	r3, #40	; 0x28
    4334:	f383 8811 	msr	BASEPRI, r3
    4338:	f3bf 8f6f 	isb	sy
    433c:	f3bf 8f4f 	dsb	sy
    4340:	61fb      	str	r3, [r7, #28]
    4342:	e7fe      	b.n	4342 <MSS_MAC_init+0xb2>
    configASSERT( MAC->CSR6 == 0x32000040uL );
    4344:	f243 0300 	movw	r3, #12288	; 0x3000
    4348:	f2c4 0300 	movt	r3, #16384	; 0x4000
    434c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    434e:	f240 0340 	movw	r3, #64	; 0x40
    4352:	f2c3 2300 	movt	r3, #12800	; 0x3200
    4356:	429a      	cmp	r2, r3
    4358:	d009      	beq.n	436e <MSS_MAC_init+0xde>
    435a:	f04f 0328 	mov.w	r3, #40	; 0x28
    435e:	f383 8811 	msr	BASEPRI, r3
    4362:	f3bf 8f6f 	isb	sy
    4366:	f3bf 8f4f 	dsb	sy
    436a:	623b      	str	r3, [r7, #32]
    436c:	e7fe      	b.n	436c <MSS_MAC_init+0xdc>

    /* Instance setup */
    MAC_memset_All( &g_mss_mac, 0u );
    436e:	f64a 2098 	movw	r0, #43672	; 0xaa98
    4372:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4376:	f04f 0100 	mov.w	r1, #0
    437a:	f002 f857 	bl	642c <MAC_memset_All>

    g_mss_mac.base_address = MAC_BASE;
    437e:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4382:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4386:	f243 0200 	movw	r2, #12288	; 0x3000
    438a:	f2c4 0200 	movt	r2, #16384	; 0x4000
    438e:	601a      	str	r2, [r3, #0]
    g_mss_mac.phy_address = phy_address;
    4390:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4394:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4398:	79fa      	ldrb	r2, [r7, #7]
    439a:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

    for( a=0; a<RX_RING_SIZE; a++ )
    439e:	f04f 0300 	mov.w	r3, #0
    43a2:	617b      	str	r3, [r7, #20]
    43a4:	e03b      	b.n	441e <MSS_MAC_init+0x18e>
    {
        /* Give the ownership to the MAC */
        g_mss_mac.rx_descriptors[a].descriptor_0 = RDES0_OWN;
    43a6:	697a      	ldr	r2, [r7, #20]
    43a8:	f64a 2398 	movw	r3, #43672	; 0xaa98
    43ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    43b0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    43b4:	4413      	add	r3, r2
    43b6:	f103 0398 	add.w	r3, r3, #152	; 0x98
    43ba:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    43be:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].descriptor_1 = (MSS_RX_BUFF_SIZE << RDES1_RBS1_OFFSET);
    43c0:	697a      	ldr	r2, [r7, #20]
    43c2:	f64a 2398 	movw	r3, #43672	; 0xaa98
    43c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    43ca:	ea4f 1202 	mov.w	r2, r2, lsl #4
    43ce:	4413      	add	r3, r2
    43d0:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    43d4:	f44f 62be 	mov.w	r2, #1520	; 0x5f0
    43d8:	601a      	str	r2, [r3, #0]
		
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
    43da:	6979      	ldr	r1, [r7, #20]
    43dc:	f240 6330 	movw	r3, #1584	; 0x630
    43e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    43e4:	697a      	ldr	r2, [r7, #20]
    43e6:	f44f 60ba 	mov.w	r0, #1488	; 0x5d0
    43ea:	fb00 f202 	mul.w	r2, r0, r2
    43ee:	4413      	add	r3, r2
    43f0:	461a      	mov	r2, r3
    43f2:	f64a 2398 	movw	r3, #43672	; 0xaa98
    43f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    43fa:	f101 010a 	add.w	r1, r1, #10
    43fe:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4402:	440b      	add	r3, r1
    4404:	601a      	str	r2, [r3, #0]
		ucMACBufferInUse[ a ] = pdTRUE;
    4406:	697a      	ldr	r2, [r7, #20]
    4408:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    440c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4410:	f04f 0101 	mov.w	r1, #1
    4414:	5499      	strb	r1, [r3, r2]
    MAC_memset_All( &g_mss_mac, 0u );

    g_mss_mac.base_address = MAC_BASE;
    g_mss_mac.phy_address = phy_address;

    for( a=0; a<RX_RING_SIZE; a++ )
    4416:	697b      	ldr	r3, [r7, #20]
    4418:	f103 0301 	add.w	r3, r3, #1
    441c:	617b      	str	r3, [r7, #20]
    441e:	697b      	ldr	r3, [r7, #20]
    4420:	2b04      	cmp	r3, #4
    4422:	ddc0      	ble.n	43a6 <MSS_MAC_init+0x116>
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;
    4424:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4428:	f2c2 0300 	movt	r3, #8192	; 0x2000
    442c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
    4430:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    4434:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4438:	f2c2 0300 	movt	r3, #8192	; 0x2000
    443c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

    for( a = 0; a < TX_RING_SIZE; a++ )
    4440:	f04f 0300 	mov.w	r3, #0
    4444:	617b      	str	r3, [r7, #20]
    4446:	e010      	b.n	446a <MSS_MAC_init+0x1da>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    4448:	697a      	ldr	r2, [r7, #20]
    444a:	f64a 2398 	movw	r3, #43672	; 0xaa98
    444e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4452:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4456:	4413      	add	r3, r2
    4458:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    445c:	f04f 0200 	mov.w	r2, #0
    4460:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;

    for( a = 0; a < TX_RING_SIZE; a++ )
    4462:	697b      	ldr	r3, [r7, #20]
    4464:	f103 0301 	add.w	r3, r3, #1
    4468:	617b      	str	r3, [r7, #20]
    446a:	697b      	ldr	r3, [r7, #20]
    446c:	2b01      	cmp	r3, #1
    446e:	ddeb      	ble.n	4448 <MSS_MAC_init+0x1b8>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    }
    g_mss_mac.tx_descriptors[TX_RING_SIZE - 1].descriptor_1 |= TDES1_TER;
    4470:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4474:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    447c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    4480:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4484:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4488:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configurable settings */
    MAC_BITBAND->CSR0_DBO = DESCRIPTOR_BYTE_ORDERING_MODE;
    448c:	f240 0300 	movw	r3, #0
    4490:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4494:	f04f 0200 	mov.w	r2, #0
    4498:	651a      	str	r2, [r3, #80]	; 0x50
    MAC->CSR0 = (MAC->CSR0 & ~CSR0_PBL_MASK) | ((uint32_t)PROGRAMMABLE_BURST_LENGTH << CSR0_PBL_SHIFT);
    449a:	f243 0300 	movw	r3, #12288	; 0x3000
    449e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    44a2:	f243 0200 	movw	r2, #12288	; 0x3000
    44a6:	f2c4 0200 	movt	r2, #16384	; 0x4000
    44aa:	6812      	ldr	r2, [r2, #0]
    44ac:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
    44b0:	601a      	str	r2, [r3, #0]
    MAC_BITBAND->CSR0_BLE = BUFFER_BYTE_ORDERING_MODE;
    44b2:	f240 0300 	movw	r3, #0
    44b6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    44ba:	f04f 0200 	mov.w	r2, #0
    44be:	61da      	str	r2, [r3, #28]
    MAC_BITBAND->CSR0_BAR = (uint32_t)BUS_ARBITRATION_SCHEME;
    44c0:	f240 0300 	movw	r3, #0
    44c4:	f2c4 2306 	movt	r3, #16902	; 0x4206
    44c8:	f04f 0200 	mov.w	r2, #0
    44cc:	605a      	str	r2, [r3, #4]

    /* Fixed settings */
    /* No space between descriptors */
    MAC->CSR0 = MAC->CSR0 &~ CSR0_DSL_MASK;
    44ce:	f243 0300 	movw	r3, #12288	; 0x3000
    44d2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    44d6:	f243 0200 	movw	r2, #12288	; 0x3000
    44da:	f2c4 0200 	movt	r2, #16384	; 0x4000
    44de:	6812      	ldr	r2, [r2, #0]
    44e0:	f022 027c 	bic.w	r2, r2, #124	; 0x7c
    44e4:	601a      	str	r2, [r3, #0]
    /* General-purpose timer works in continuous mode */
    MAC_BITBAND->CSR11_CON = 1u;
    44e6:	f240 0300 	movw	r3, #0
    44ea:	f2c4 2306 	movt	r3, #16902	; 0x4206
    44ee:	f04f 0201 	mov.w	r2, #1
    44f2:	f8c3 2b40 	str.w	r2, [r3, #2880]	; 0xb40
    /* Start general-purpose */
    MAC->CSR11 =  (MAC->CSR11 & ~CSR11_TIM_MASK) | (0x0000FFFFuL << CSR11_TIM_SHIFT);
    44f6:	f243 0300 	movw	r3, #12288	; 0x3000
    44fa:	f2c4 0300 	movt	r3, #16384	; 0x4000
    44fe:	f243 0200 	movw	r2, #12288	; 0x3000
    4502:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4506:	6d92      	ldr	r2, [r2, #88]	; 0x58
    4508:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    450c:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    4510:	659a      	str	r2, [r3, #88]	; 0x58

	/* Ensure promiscous mode is off (it should be by default anyway). */
	MAC_BITBAND->CSR6_PR = 0;
    4512:	f240 0300 	movw	r3, #0
    4516:	f2c4 2306 	movt	r3, #16902	; 0x4206
    451a:	f04f 0200 	mov.w	r2, #0
    451e:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
	
	/* Perfect filter. */
	MAC_BITBAND->CSR6_HP = 1;
    4522:	f240 0300 	movw	r3, #0
    4526:	f2c4 2306 	movt	r3, #16902	; 0x4206
    452a:	f04f 0201 	mov.w	r2, #1
    452e:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
	
	/* Pass multcast. */
	MAC_BITBAND->CSR6_PM = 1;
    4532:	f240 0300 	movw	r3, #0
    4536:	f2c4 2306 	movt	r3, #16902	; 0x4206
    453a:	f04f 0201 	mov.w	r2, #1
    453e:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
	
    /* Set descriptors */
    MAC->CSR3 = (uint32_t)&(g_mss_mac.rx_descriptors[0].descriptor_0);
    4542:	f243 0300 	movw	r3, #12288	; 0x3000
    4546:	f2c4 0300 	movt	r3, #16384	; 0x4000
    454a:	4a24      	ldr	r2, [pc, #144]	; (45dc <MSS_MAC_init+0x34c>)
    454c:	619a      	str	r2, [r3, #24]
    MAC->CSR4 = (uint32_t)&(g_mss_mac.tx_descriptors[0].descriptor_0);
    454e:	f243 0300 	movw	r3, #12288	; 0x3000
    4552:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4556:	4a22      	ldr	r2, [pc, #136]	; (45e0 <MSS_MAC_init+0x350>)
    4558:	621a      	str	r2, [r3, #32]

	/* enable normal interrupts */
    MAC_BITBAND->CSR7_NIE = 1u;
    455a:	f240 0300 	movw	r3, #0
    455e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4562:	f04f 0201 	mov.w	r2, #1
    4566:	f8c3 2740 	str.w	r2, [r3, #1856]	; 0x740

    /* Set default MAC address and reset mac filters */
   	MAC_memcpy( g_mss_mac.mac_address, mac_address, 6u );
    456a:	f107 030c 	add.w	r3, r7, #12
    456e:	481d      	ldr	r0, [pc, #116]	; (45e4 <MSS_MAC_init+0x354>)
    4570:	4619      	mov	r1, r3
    4572:	f04f 0206 	mov.w	r2, #6
    4576:	f002 f97d 	bl	6874 <MAC_memcpy>
 	MSS_MAC_set_mac_address((uint8_t *)mac_address);
    457a:	f107 030c 	add.w	r3, r7, #12
    457e:	4618      	mov	r0, r3
    4580:	f000 fe66 	bl	5250 <MSS_MAC_set_mac_address>
	
    /* Detect PHY */
    if( g_mss_mac.phy_address > MSS_PHY_ADDRESS_MAX )
    4584:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4588:	f2c2 0300 	movt	r3, #8192	; 0x2000
    458c:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    4590:	2b1f      	cmp	r3, #31
    4592:	d913      	bls.n	45bc <MSS_MAC_init+0x32c>
    {
    	PHY_probe();
    4594:	f002 fbd2 	bl	6d3c <PHY_probe>
    	configASSERT( g_mss_mac.phy_address <= MSS_PHY_ADDRESS_MAX );
    4598:	f64a 2398 	movw	r3, #43672	; 0xaa98
    459c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    45a0:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    45a4:	2b1f      	cmp	r3, #31
    45a6:	d909      	bls.n	45bc <MSS_MAC_init+0x32c>
    45a8:	f04f 0328 	mov.w	r3, #40	; 0x28
    45ac:	f383 8811 	msr	BASEPRI, r3
    45b0:	f3bf 8f6f 	isb	sy
    45b4:	f3bf 8f4f 	dsb	sy
    45b8:	627b      	str	r3, [r7, #36]	; 0x24
    45ba:	e7fe      	b.n	45ba <MSS_MAC_init+0x32a>
    }

    /* Reset PHY */
    PHY_reset();
    45bc:	f002 fc00 	bl	6dc0 <PHY_reset>

	/* Configure chip according to PHY status */
    MSS_MAC_auto_setup_link();
    45c0:	f000 fdde 	bl	5180 <MSS_MAC_auto_setup_link>
	
	/* Ensure uip_buf starts by pointing somewhere. */
	uip_buf = MAC_obtain_buffer();	
    45c4:	f002 f9b8 	bl	6938 <MAC_obtain_buffer>
    45c8:	4602      	mov	r2, r0
    45ca:	f240 632c 	movw	r3, #1580	; 0x62c
    45ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    45d2:	601a      	str	r2, [r3, #0]
}
    45d4:	f107 0728 	add.w	r7, r7, #40	; 0x28
    45d8:	46bd      	mov	sp, r7
    45da:	bd80      	pop	{r7, pc}
    45dc:	2000ab30 	.word	0x2000ab30
    45e0:	2000ab0c 	.word	0x2000ab0c
    45e4:	2000aa9e 	.word	0x2000aa9e

000045e8 <MSS_MAC_configure>:
void
MSS_MAC_configure
(
    uint32_t configuration
)
{
    45e8:	b580      	push	{r7, lr}
    45ea:	b086      	sub	sp, #24
    45ec:	af00      	add	r7, sp, #0
    45ee:	6078      	str	r0, [r7, #4]
    int32_t ret;

    ret = MAC_stop_transmission();
    45f0:	f001 fd90 	bl	6114 <MAC_stop_transmission>
    45f4:	4603      	mov	r3, r0
    45f6:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    45f8:	68fb      	ldr	r3, [r7, #12]
    45fa:	2b00      	cmp	r3, #0
    45fc:	d009      	beq.n	4612 <MSS_MAC_configure+0x2a>
    45fe:	f04f 0328 	mov.w	r3, #40	; 0x28
    4602:	f383 8811 	msr	BASEPRI, r3
    4606:	f3bf 8f6f 	isb	sy
    460a:	f3bf 8f4f 	dsb	sy
    460e:	613b      	str	r3, [r7, #16]
    4610:	e7fe      	b.n	4610 <MSS_MAC_configure+0x28>

    ret = MAC_stop_receiving();
    4612:	f001 fdbd 	bl	6190 <MAC_stop_receiving>
    4616:	4603      	mov	r3, r0
    4618:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    461a:	68fb      	ldr	r3, [r7, #12]
    461c:	2b00      	cmp	r3, #0
    461e:	d009      	beq.n	4634 <MSS_MAC_configure+0x4c>
    4620:	f04f 0328 	mov.w	r3, #40	; 0x28
    4624:	f383 8811 	msr	BASEPRI, r3
    4628:	f3bf 8f6f 	isb	sy
    462c:	f3bf 8f4f 	dsb	sy
    4630:	617b      	str	r3, [r7, #20]
    4632:	e7fe      	b.n	4632 <MSS_MAC_configure+0x4a>

    MAC_BITBAND->CSR6_RA = (uint32_t)(((configuration & MSS_MAC_CFG_RECEIVE_ALL) != 0u) ? 1u : 0u );
    4634:	f240 0300 	movw	r3, #0
    4638:	f2c4 2306 	movt	r3, #16902	; 0x4206
    463c:	687a      	ldr	r2, [r7, #4]
    463e:	f002 0201 	and.w	r2, r2, #1
    4642:	b2d2      	uxtb	r2, r2
    4644:	2a00      	cmp	r2, #0
    4646:	d002      	beq.n	464e <MSS_MAC_configure+0x66>
    4648:	f04f 0201 	mov.w	r2, #1
    464c:	e001      	b.n	4652 <MSS_MAC_configure+0x6a>
    464e:	f04f 0200 	mov.w	r2, #0
    4652:	f8c3 2678 	str.w	r2, [r3, #1656]	; 0x678
    MAC_BITBAND->CSR6_TTM = (((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? 1u : 0u );
    4656:	f240 0300 	movw	r3, #0
    465a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    465e:	687a      	ldr	r2, [r7, #4]
    4660:	f002 0202 	and.w	r2, r2, #2
    4664:	2a00      	cmp	r2, #0
    4666:	d002      	beq.n	466e <MSS_MAC_configure+0x86>
    4668:	f04f 0201 	mov.w	r2, #1
    466c:	e001      	b.n	4672 <MSS_MAC_configure+0x8a>
    466e:	f04f 0200 	mov.w	r2, #0
    4672:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
    MAC_BITBAND->CSR6_SF = (uint32_t)(((configuration & MSS_MAC_CFG_STORE_AND_FORWARD) != 0u) ? 1u : 0u );
    4676:	f240 0300 	movw	r3, #0
    467a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    467e:	687a      	ldr	r2, [r7, #4]
    4680:	f002 0204 	and.w	r2, r2, #4
    4684:	2a00      	cmp	r2, #0
    4686:	d002      	beq.n	468e <MSS_MAC_configure+0xa6>
    4688:	f04f 0201 	mov.w	r2, #1
    468c:	e001      	b.n	4692 <MSS_MAC_configure+0xaa>
    468e:	f04f 0200 	mov.w	r2, #0
    4692:	f8c3 2654 	str.w	r2, [r3, #1620]	; 0x654

    switch( configuration & MSS_MAC_CFG_THRESHOLD_CONTROL_11 ) {
    4696:	687b      	ldr	r3, [r7, #4]
    4698:	f003 0318 	and.w	r3, r3, #24
    469c:	2b18      	cmp	r3, #24
    469e:	d86c      	bhi.n	477a <MSS_MAC_configure+0x192>
    46a0:	a201      	add	r2, pc, #4	; (adr r2, 46a8 <MSS_MAC_configure+0xc0>)
    46a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    46a6:	bf00      	nop
    46a8:	0000470d 	.word	0x0000470d
    46ac:	0000477b 	.word	0x0000477b
    46b0:	0000477b 	.word	0x0000477b
    46b4:	0000477b 	.word	0x0000477b
    46b8:	0000477b 	.word	0x0000477b
    46bc:	0000477b 	.word	0x0000477b
    46c0:	0000477b 	.word	0x0000477b
    46c4:	0000477b 	.word	0x0000477b
    46c8:	00004727 	.word	0x00004727
    46cc:	0000477b 	.word	0x0000477b
    46d0:	0000477b 	.word	0x0000477b
    46d4:	0000477b 	.word	0x0000477b
    46d8:	0000477b 	.word	0x0000477b
    46dc:	0000477b 	.word	0x0000477b
    46e0:	0000477b 	.word	0x0000477b
    46e4:	0000477b 	.word	0x0000477b
    46e8:	00004745 	.word	0x00004745
    46ec:	0000477b 	.word	0x0000477b
    46f0:	0000477b 	.word	0x0000477b
    46f4:	0000477b 	.word	0x0000477b
    46f8:	0000477b 	.word	0x0000477b
    46fc:	0000477b 	.word	0x0000477b
    4700:	0000477b 	.word	0x0000477b
    4704:	0000477b 	.word	0x0000477b
    4708:	00004763 	.word	0x00004763
    case MSS_MAC_CFG_THRESHOLD_CONTROL_00:
        MAC->CSR6 = MAC->CSR6 & ~CSR6_TR_MASK;
    470c:	f243 0300 	movw	r3, #12288	; 0x3000
    4710:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4714:	f243 0200 	movw	r2, #12288	; 0x3000
    4718:	f2c4 0200 	movt	r2, #16384	; 0x4000
    471c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    471e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    4722:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    4724:	e029      	b.n	477a <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_01:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)1 << CSR6_TR_SHIFT );
    4726:	f243 0300 	movw	r3, #12288	; 0x3000
    472a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    472e:	f243 0200 	movw	r2, #12288	; 0x3000
    4732:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4736:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4738:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    473c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    4740:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    4742:	e01a      	b.n	477a <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_10:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)2 << CSR6_TR_SHIFT );
    4744:	f243 0300 	movw	r3, #12288	; 0x3000
    4748:	f2c4 0300 	movt	r3, #16384	; 0x4000
    474c:	f243 0200 	movw	r2, #12288	; 0x3000
    4750:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4754:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4756:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    475a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
    475e:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    4760:	e00b      	b.n	477a <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_11:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)3 << CSR6_TR_SHIFT );
    4762:	f243 0300 	movw	r3, #12288	; 0x3000
    4766:	f2c4 0300 	movt	r3, #16384	; 0x4000
    476a:	f243 0200 	movw	r2, #12288	; 0x3000
    476e:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4772:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4774:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
    4778:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    default:
        break;
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    477a:	f240 0300 	movw	r3, #0
    477e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4782:	687a      	ldr	r2, [r7, #4]
    4784:	f002 0220 	and.w	r2, r2, #32
    4788:	2a00      	cmp	r2, #0
    478a:	d002      	beq.n	4792 <MSS_MAC_configure+0x1aa>
    478c:	f04f 0201 	mov.w	r2, #1
    4790:	e001      	b.n	4796 <MSS_MAC_configure+0x1ae>
    4792:	f04f 0200 	mov.w	r2, #0
    4796:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    479a:	f240 0300 	movw	r3, #0
    479e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    47a2:	687a      	ldr	r2, [r7, #4]
    47a4:	f002 0240 	and.w	r2, r2, #64	; 0x40
    47a8:	2a00      	cmp	r2, #0
    47aa:	d002      	beq.n	47b2 <MSS_MAC_configure+0x1ca>
    47ac:	f04f 0201 	mov.w	r2, #1
    47b0:	e001      	b.n	47b6 <MSS_MAC_configure+0x1ce>
    47b2:	f04f 0200 	mov.w	r2, #0
    47b6:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    47ba:	f240 0300 	movw	r3, #0
    47be:	f2c4 2306 	movt	r3, #16902	; 0x4206
    47c2:	687a      	ldr	r2, [r7, #4]
    47c4:	f002 0280 	and.w	r2, r2, #128	; 0x80
    47c8:	2a00      	cmp	r2, #0
    47ca:	d002      	beq.n	47d2 <MSS_MAC_configure+0x1ea>
    47cc:	f04f 0201 	mov.w	r2, #1
    47d0:	e001      	b.n	47d6 <MSS_MAC_configure+0x1ee>
    47d2:	f04f 0200 	mov.w	r2, #0
    47d6:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    47da:	f240 0300 	movw	r3, #0
    47de:	f2c4 2306 	movt	r3, #16902	; 0x4206
    47e2:	687a      	ldr	r2, [r7, #4]
    47e4:	f402 7200 	and.w	r2, r2, #512	; 0x200
    47e8:	2a00      	cmp	r2, #0
    47ea:	d002      	beq.n	47f2 <MSS_MAC_configure+0x20a>
    47ec:	f04f 0201 	mov.w	r2, #1
    47f0:	e001      	b.n	47f6 <MSS_MAC_configure+0x20e>
    47f2:	f04f 0200 	mov.w	r2, #0
    47f6:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c
    PHY_set_link_type( (uint8_t)
    47fa:	687b      	ldr	r3, [r7, #4]
    47fc:	b2db      	uxtb	r3, r3
    47fe:	f003 0302 	and.w	r3, r3, #2
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );
    4802:	687a      	ldr	r2, [r7, #4]
    4804:	f002 0220 	and.w	r2, r2, #32
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    PHY_set_link_type( (uint8_t)
    4808:	2a00      	cmp	r2, #0
    480a:	d002      	beq.n	4812 <MSS_MAC_configure+0x22a>
    480c:	f04f 0204 	mov.w	r2, #4
    4810:	e001      	b.n	4816 <MSS_MAC_configure+0x22e>
    4812:	f04f 0200 	mov.w	r2, #0
    4816:	ea43 0302 	orr.w	r3, r3, r2
    481a:	b2db      	uxtb	r3, r3
    481c:	4618      	mov	r0, r3
    481e:	f002 fb43 	bl	6ea8 <PHY_set_link_type>
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );

    MSS_MAC_auto_setup_link();
    4822:	f000 fcad 	bl	5180 <MSS_MAC_auto_setup_link>
}
    4826:	f107 0718 	add.w	r7, r7, #24
    482a:	46bd      	mov	sp, r7
    482c:	bd80      	pop	{r7, pc}
    482e:	bf00      	nop

00004830 <MSS_MAC_get_configuration>:
 *    - #MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE
 * @see   MAC_configure()
 */
int32_t
MSS_MAC_get_configuration( void )
{
    4830:	b480      	push	{r7}
    4832:	b083      	sub	sp, #12
    4834:	af00      	add	r7, sp, #0
    uint32_t configuration;

    configuration = 0u;
    4836:	f04f 0300 	mov.w	r3, #0
    483a:	607b      	str	r3, [r7, #4]
    if( MAC_BITBAND->CSR6_RA != 0u ) {
    483c:	f240 0300 	movw	r3, #0
    4840:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4844:	f8d3 3678 	ldr.w	r3, [r3, #1656]	; 0x678
    4848:	2b00      	cmp	r3, #0
    484a:	d003      	beq.n	4854 <MSS_MAC_get_configuration+0x24>
        configuration |= MSS_MAC_CFG_RECEIVE_ALL;
    484c:	687b      	ldr	r3, [r7, #4]
    484e:	f043 0301 	orr.w	r3, r3, #1
    4852:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_TTM != 0u ) {
    4854:	f240 0300 	movw	r3, #0
    4858:	f2c4 2306 	movt	r3, #16902	; 0x4206
    485c:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    4860:	2b00      	cmp	r3, #0
    4862:	d003      	beq.n	486c <MSS_MAC_get_configuration+0x3c>
        configuration |= MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE;
    4864:	687b      	ldr	r3, [r7, #4]
    4866:	f043 0302 	orr.w	r3, r3, #2
    486a:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_SF != 0u ) {
    486c:	f240 0300 	movw	r3, #0
    4870:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4874:	f8d3 3654 	ldr.w	r3, [r3, #1620]	; 0x654
    4878:	2b00      	cmp	r3, #0
    487a:	d003      	beq.n	4884 <MSS_MAC_get_configuration+0x54>
        configuration |= MSS_MAC_CFG_STORE_AND_FORWARD;
    487c:	687b      	ldr	r3, [r7, #4]
    487e:	f043 0304 	orr.w	r3, r3, #4
    4882:	607b      	str	r3, [r7, #4]
    }

    switch( (MAC->CSR6 & CSR6_TR_MASK) >> CSR6_TR_SHIFT ) {
    4884:	f243 0300 	movw	r3, #12288	; 0x3000
    4888:	f2c4 0300 	movt	r3, #16384	; 0x4000
    488c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    488e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    4892:	ea4f 3393 	mov.w	r3, r3, lsr #14
    4896:	2b02      	cmp	r3, #2
    4898:	d008      	beq.n	48ac <MSS_MAC_get_configuration+0x7c>
    489a:	2b03      	cmp	r3, #3
    489c:	d00b      	beq.n	48b6 <MSS_MAC_get_configuration+0x86>
    489e:	2b01      	cmp	r3, #1
    48a0:	d10d      	bne.n	48be <MSS_MAC_get_configuration+0x8e>
    case 1: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_01; break;
    48a2:	687b      	ldr	r3, [r7, #4]
    48a4:	f043 0308 	orr.w	r3, r3, #8
    48a8:	607b      	str	r3, [r7, #4]
    48aa:	e008      	b.n	48be <MSS_MAC_get_configuration+0x8e>
    case 2: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_10; break;
    48ac:	687b      	ldr	r3, [r7, #4]
    48ae:	f043 0310 	orr.w	r3, r3, #16
    48b2:	607b      	str	r3, [r7, #4]
    48b4:	e003      	b.n	48be <MSS_MAC_get_configuration+0x8e>
    case 3: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_11; break;
    48b6:	687b      	ldr	r3, [r7, #4]
    48b8:	f043 0318 	orr.w	r3, r3, #24
    48bc:	607b      	str	r3, [r7, #4]
    default: break;
    }
    if( MAC_BITBAND->CSR6_FD != 0u ) {
    48be:	f240 0300 	movw	r3, #0
    48c2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    48c6:	f8d3 3624 	ldr.w	r3, [r3, #1572]	; 0x624
    48ca:	2b00      	cmp	r3, #0
    48cc:	d003      	beq.n	48d6 <MSS_MAC_get_configuration+0xa6>
        configuration |= MSS_MAC_CFG_FULL_DUPLEX_MODE;
    48ce:	687b      	ldr	r3, [r7, #4]
    48d0:	f043 0320 	orr.w	r3, r3, #32
    48d4:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PM != 0u ) {
    48d6:	f240 0300 	movw	r3, #0
    48da:	f2c4 2306 	movt	r3, #16902	; 0x4206
    48de:	f8d3 361c 	ldr.w	r3, [r3, #1564]	; 0x61c
    48e2:	2b00      	cmp	r3, #0
    48e4:	d003      	beq.n	48ee <MSS_MAC_get_configuration+0xbe>
        configuration |= MSS_MAC_CFG_PASS_ALL_MULTICAST;
    48e6:	687b      	ldr	r3, [r7, #4]
    48e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    48ec:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PR != 0u ) {
    48ee:	f240 0300 	movw	r3, #0
    48f2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    48f6:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
    48fa:	2b00      	cmp	r3, #0
    48fc:	d003      	beq.n	4906 <MSS_MAC_get_configuration+0xd6>
        configuration |= MSS_MAC_CFG_PROMISCUOUS_MODE;
    48fe:	687b      	ldr	r3, [r7, #4]
    4900:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4904:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_IF != 0u ) {
    4906:	f240 0300 	movw	r3, #0
    490a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    490e:	f8d3 3610 	ldr.w	r3, [r3, #1552]	; 0x610
    4912:	2b00      	cmp	r3, #0
    4914:	d003      	beq.n	491e <MSS_MAC_get_configuration+0xee>
        configuration |= MSS_MAC_CFG_INVERSE_FILTERING;
    4916:	687b      	ldr	r3, [r7, #4]
    4918:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    491c:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PB != 0u ) {
    491e:	f240 0300 	movw	r3, #0
    4922:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4926:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    492a:	2b00      	cmp	r3, #0
    492c:	d003      	beq.n	4936 <MSS_MAC_get_configuration+0x106>
        configuration |= MSS_MAC_CFG_PASS_BAD_FRAMES;
    492e:	687b      	ldr	r3, [r7, #4]
    4930:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    4934:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HO != 0u ) {
    4936:	f240 0300 	movw	r3, #0
    493a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    493e:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    4942:	2b00      	cmp	r3, #0
    4944:	d003      	beq.n	494e <MSS_MAC_get_configuration+0x11e>
        configuration |= MSS_MAC_CFG_HASH_ONLY_FILTERING_MODE;
    4946:	687b      	ldr	r3, [r7, #4]
    4948:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    494c:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HP != 0u ) {
    494e:	f240 0300 	movw	r3, #0
    4952:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4956:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    495a:	2b00      	cmp	r3, #0
    495c:	d003      	beq.n	4966 <MSS_MAC_get_configuration+0x136>
        configuration |= MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE;
    495e:	687b      	ldr	r3, [r7, #4]
    4960:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    4964:	607b      	str	r3, [r7, #4]
    }

    return (int32_t)configuration;
    4966:	687b      	ldr	r3, [r7, #4]
}
    4968:	4618      	mov	r0, r3
    496a:	f107 070c 	add.w	r7, r7, #12
    496e:	46bd      	mov	sp, r7
    4970:	bc80      	pop	{r7}
    4972:	4770      	bx	lr

00004974 <MSS_MAC_tx_packet>:
int32_t
MSS_MAC_tx_packet
(
    unsigned short usLength
)
{
    4974:	b580      	push	{r7, lr}
    4976:	b08a      	sub	sp, #40	; 0x28
    4978:	af00      	add	r7, sp, #0
    497a:	4603      	mov	r3, r0
    497c:	80fb      	strh	r3, [r7, #6]
	uint32_t desc;
	unsigned long ulDescriptor;
    int32_t error = MAC_OK;
    497e:	f04f 0300 	mov.w	r3, #0
    4982:	617b      	str	r3, [r7, #20]

    configASSERT( uip_buf != NULL_buffer );
    4984:	f240 632c 	movw	r3, #1580	; 0x62c
    4988:	f2c2 0300 	movt	r3, #8192	; 0x2000
    498c:	681a      	ldr	r2, [r3, #0]
    498e:	f240 6324 	movw	r3, #1572	; 0x624
    4992:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4996:	681b      	ldr	r3, [r3, #0]
    4998:	429a      	cmp	r2, r3
    499a:	d109      	bne.n	49b0 <MSS_MAC_tx_packet+0x3c>
    499c:	f04f 0328 	mov.w	r3, #40	; 0x28
    49a0:	f383 8811 	msr	BASEPRI, r3
    49a4:	f3bf 8f6f 	isb	sy
    49a8:	f3bf 8f4f 	dsb	sy
    49ac:	61bb      	str	r3, [r7, #24]
    49ae:	e7fe      	b.n	49ae <MSS_MAC_tx_packet+0x3a>

	configASSERT( usLength >= 12 );
    49b0:	88fb      	ldrh	r3, [r7, #6]
    49b2:	2b0b      	cmp	r3, #11
    49b4:	d809      	bhi.n	49ca <MSS_MAC_tx_packet+0x56>
    49b6:	f04f 0328 	mov.w	r3, #40	; 0x28
    49ba:	f383 8811 	msr	BASEPRI, r3
    49be:	f3bf 8f6f 	isb	sy
    49c2:	f3bf 8f4f 	dsb	sy
    49c6:	61fb      	str	r3, [r7, #28]
    49c8:	e7fe      	b.n	49c8 <MSS_MAC_tx_packet+0x54>

    if( (g_mss_mac.flags & FLAG_EXCEED_LIMIT) == 0u )
    49ca:	f64a 2398 	movw	r3, #43672	; 0xaa98
    49ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49d2:	791b      	ldrb	r3, [r3, #4]
    49d4:	f003 0308 	and.w	r3, r3, #8
    49d8:	2b00      	cmp	r3, #0
    49da:	d10e      	bne.n	49fa <MSS_MAC_tx_packet+0x86>
    {
		configASSERT( usLength <= MSS_MAX_PACKET_SIZE );
    49dc:	88fa      	ldrh	r2, [r7, #6]
    49de:	f240 53ea 	movw	r3, #1514	; 0x5ea
    49e2:	429a      	cmp	r2, r3
    49e4:	d909      	bls.n	49fa <MSS_MAC_tx_packet+0x86>
    49e6:	f04f 0328 	mov.w	r3, #40	; 0x28
    49ea:	f383 8811 	msr	BASEPRI, r3
    49ee:	f3bf 8f6f 	isb	sy
    49f2:	f3bf 8f4f 	dsb	sy
    49f6:	623b      	str	r3, [r7, #32]
    49f8:	e7fe      	b.n	49f8 <MSS_MAC_tx_packet+0x84>
	}

	taskENTER_CRITICAL();
    49fa:	f00f fb75 	bl	140e8 <vPortEnterCritical>
	{
		/* Check both Tx descriptors are free, meaning the double send has completed. */
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) || ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) )
    49fe:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4a02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    4a08:	2b00      	cmp	r3, #0
    4a0a:	db07      	blt.n	4a1c <MSS_MAC_tx_packet+0xa8>
    4a0c:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    4a18:	2b00      	cmp	r3, #0
    4a1a:	da02      	bge.n	4a22 <MSS_MAC_tx_packet+0xae>
		{
			error = MAC_BUFFER_IS_FULL;
    4a1c:	f06f 0303 	mvn.w	r3, #3
    4a20:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
    4a22:	f00f fb99 	bl	14158 <vPortExitCritical>

	configASSERT( ( g_mss_mac.tx_desc_index == 0 ) );
    4a26:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    4a30:	2b00      	cmp	r3, #0
    4a32:	d009      	beq.n	4a48 <MSS_MAC_tx_packet+0xd4>
    4a34:	f04f 0328 	mov.w	r3, #40	; 0x28
    4a38:	f383 8811 	msr	BASEPRI, r3
    4a3c:	f3bf 8f6f 	isb	sy
    4a40:	f3bf 8f4f 	dsb	sy
    4a44:	627b      	str	r3, [r7, #36]	; 0x24
    4a46:	e7fe      	b.n	4a46 <MSS_MAC_tx_packet+0xd2>
	
	if( error == MAC_OK )
    4a48:	697b      	ldr	r3, [r7, #20]
    4a4a:	2b00      	cmp	r3, #0
    4a4c:	f040 820d 	bne.w	4e6a <MSS_MAC_tx_packet+0x4f6>
	{
		/* Ensure nothing is going to get sent until both descriptors are ready.
		This is done to	prevent a Tx end occurring prior to the second descriptor
		being ready. */
		MAC_BITBAND->CSR6_ST = 0u;
    4a50:	f240 0300 	movw	r3, #0
    4a54:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4a58:	f04f 0200 	mov.w	r2, #0
    4a5c:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
    4a60:	f00f fb42 	bl	140e8 <vPortEnterCritical>
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    4a64:	f04f 0300 	mov.w	r3, #0
    4a68:	613b      	str	r3, [r7, #16]
    4a6a:	e1f8      	b.n	4e5e <MSS_MAC_tx_packet+0x4ea>
			{
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 = 0u;
    4a6c:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a74:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4a76:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a7e:	f102 0207 	add.w	r2, r2, #7
    4a82:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4a86:	4413      	add	r3, r2
    4a88:	f103 0308 	add.w	r3, r3, #8
    4a8c:	f04f 0200 	mov.w	r2, #0
    4a90:	601a      	str	r2, [r3, #0]
	
				if( (g_mss_mac.flags & FLAG_CRC_DISABLE) != 0u ) {
    4a92:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4a96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a9a:	791b      	ldrb	r3, [r3, #4]
    4a9c:	f003 0304 	and.w	r3, r3, #4
    4aa0:	2b00      	cmp	r3, #0
    4aa2:	d023      	beq.n	4aec <MSS_MAC_tx_packet+0x178>
					g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_AC;
    4aa4:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4aac:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4aae:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ab6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4ab8:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ac0:	f102 0207 	add.w	r2, r2, #7
    4ac4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4ac8:	4413      	add	r3, r2
    4aca:	f103 0308 	add.w	r3, r3, #8
    4ace:	681b      	ldr	r3, [r3, #0]
    4ad0:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
    4ad4:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4adc:	f101 0107 	add.w	r1, r1, #7
    4ae0:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4ae4:	440b      	add	r3, r1
    4ae6:	f103 0308 	add.w	r3, r3, #8
    4aea:	601a      	str	r2, [r3, #0]
				}
	
				/* Every buffer can hold a full frame so they are always first and last
				   descriptor */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_LS | TDES1_FS;
    4aec:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4af4:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4af6:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4afe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4b00:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b08:	f102 0207 	add.w	r2, r2, #7
    4b0c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4b10:	4413      	add	r3, r2
    4b12:	f103 0308 	add.w	r3, r3, #8
    4b16:	681b      	ldr	r3, [r3, #0]
    4b18:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000
    4b1c:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4b20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b24:	f101 0107 	add.w	r1, r1, #7
    4b28:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4b2c:	440b      	add	r3, r1
    4b2e:	f103 0308 	add.w	r3, r3, #8
    4b32:	601a      	str	r2, [r3, #0]
	
				/* set data size */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= usLength;
    4b34:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b3c:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4b3e:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4b42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b46:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4b48:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b50:	f102 0207 	add.w	r2, r2, #7
    4b54:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4b58:	4413      	add	r3, r2
    4b5a:	f103 0308 	add.w	r3, r3, #8
    4b5e:	681a      	ldr	r2, [r3, #0]
    4b60:	88fb      	ldrh	r3, [r7, #6]
    4b62:	ea42 0203 	orr.w	r2, r2, r3
    4b66:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b6e:	f101 0107 	add.w	r1, r1, #7
    4b72:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4b76:	440b      	add	r3, r1
    4b78:	f103 0308 	add.w	r3, r3, #8
    4b7c:	601a      	str	r2, [r3, #0]
	
				/* reset end of ring */
				g_mss_mac.tx_descriptors[TX_RING_SIZE-1].descriptor_1 |= TDES1_TER;
    4b7e:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4b8a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    4b8e:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	
				if( usLength > MSS_TX_BUFF_SIZE ) /* FLAG_EXCEED_LIMIT */
    4b9a:	88fa      	ldrh	r2, [r7, #6]
    4b9c:	f240 53ec 	movw	r3, #1516	; 0x5ec
    4ba0:	429a      	cmp	r2, r3
    4ba2:	d902      	bls.n	4baa <MSS_MAC_tx_packet+0x236>
				{
					usLength = (uint16_t)MSS_TX_BUFF_SIZE;
    4ba4:	f240 53ec 	movw	r3, #1516	; 0x5ec
    4ba8:	80fb      	strh	r3, [r7, #6]
				}
	
				/* The data buffer is assigned to the Tx descriptor. */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].buffer_1 = ( unsigned long ) uip_buf;
    4baa:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4bb2:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4bb4:	f240 632c 	movw	r3, #1580	; 0x62c
    4bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4bbc:	681b      	ldr	r3, [r3, #0]
    4bbe:	461a      	mov	r2, r3
    4bc0:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4bc8:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4bcc:	440b      	add	r3, r1
    4bce:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    4bd2:	601a      	str	r2, [r3, #0]
	
				/* update counters */
				desc = g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0;
    4bd4:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4bdc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4bde:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4be6:	f102 0207 	add.w	r2, r2, #7
    4bea:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4bee:	4413      	add	r3, r2
    4bf0:	f103 0304 	add.w	r3, r3, #4
    4bf4:	681b      	ldr	r3, [r3, #0]
    4bf6:	60fb      	str	r3, [r7, #12]
				if( (desc & TDES0_LO) != 0u ) {
    4bf8:	68fb      	ldr	r3, [r7, #12]
    4bfa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    4bfe:	2b00      	cmp	r3, #0
    4c00:	d027      	beq.n	4c52 <MSS_MAC_tx_packet+0x2de>
					g_mss_mac.statistics.tx_loss_of_carrier++;
    4c02:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c0a:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    4c0e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4c12:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    4c16:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4c1a:	ea43 0302 	orr.w	r3, r3, r2
    4c1e:	f103 0201 	add.w	r2, r3, #1
    4c22:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4c26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c2a:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4c2e:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4c32:	f8d3 0118 	ldr.w	r0, [r3, #280]	; 0x118
    4c36:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4c3a:	ea40 0101 	orr.w	r1, r0, r1
    4c3e:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
    4c42:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4c46:	f04f 0100 	mov.w	r1, #0
    4c4a:	ea41 0202 	orr.w	r2, r1, r2
    4c4e:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
				}
				if( (desc & TDES0_NC) != 0u ) {
    4c52:	68fb      	ldr	r3, [r7, #12]
    4c54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    4c58:	2b00      	cmp	r3, #0
    4c5a:	d027      	beq.n	4cac <MSS_MAC_tx_packet+0x338>
					g_mss_mac.statistics.tx_no_carrier++;
    4c5c:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c64:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    4c68:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4c6c:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    4c70:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4c74:	ea43 0302 	orr.w	r3, r3, r2
    4c78:	f103 0201 	add.w	r2, r3, #1
    4c7c:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c84:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4c88:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4c8c:	f8d3 011c 	ldr.w	r0, [r3, #284]	; 0x11c
    4c90:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4c94:	ea40 0101 	orr.w	r1, r0, r1
    4c98:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
    4c9c:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4ca0:	f04f 0100 	mov.w	r1, #0
    4ca4:	ea41 0202 	orr.w	r2, r1, r2
    4ca8:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
				}
				if( (desc & TDES0_LC) != 0u ) {
    4cac:	68fb      	ldr	r3, [r7, #12]
    4cae:	f403 7300 	and.w	r3, r3, #512	; 0x200
    4cb2:	2b00      	cmp	r3, #0
    4cb4:	d027      	beq.n	4d06 <MSS_MAC_tx_packet+0x392>
					g_mss_mac.statistics.tx_late_collision++;
    4cb6:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cbe:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    4cc2:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4cc6:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    4cca:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4cce:	ea43 0302 	orr.w	r3, r3, r2
    4cd2:	f103 0201 	add.w	r2, r3, #1
    4cd6:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cde:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4ce2:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4ce6:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    4cea:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4cee:	ea40 0101 	orr.w	r1, r0, r1
    4cf2:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    4cf6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4cfa:	f04f 0100 	mov.w	r1, #0
    4cfe:	ea41 0202 	orr.w	r2, r1, r2
    4d02:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
				}
				if( (desc & TDES0_EC) != 0u ) {
    4d06:	68fb      	ldr	r3, [r7, #12]
    4d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4d0c:	2b00      	cmp	r3, #0
    4d0e:	d027      	beq.n	4d60 <MSS_MAC_tx_packet+0x3ec>
					g_mss_mac.statistics.tx_excessive_collision++;
    4d10:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d18:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    4d1c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4d20:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    4d24:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4d28:	ea43 0302 	orr.w	r3, r3, r2
    4d2c:	f103 0201 	add.w	r2, r3, #1
    4d30:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d38:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4d3c:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4d40:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
    4d44:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4d48:	ea40 0101 	orr.w	r1, r0, r1
    4d4c:	f8c3 1124 	str.w	r1, [r3, #292]	; 0x124
    4d50:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4d54:	f04f 0100 	mov.w	r1, #0
    4d58:	ea41 0202 	orr.w	r2, r1, r2
    4d5c:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
				}
				if( (desc & TDES0_UF) != 0u ) {
    4d60:	68fb      	ldr	r3, [r7, #12]
    4d62:	f003 0302 	and.w	r3, r3, #2
    4d66:	2b00      	cmp	r3, #0
    4d68:	d027      	beq.n	4dba <MSS_MAC_tx_packet+0x446>
					g_mss_mac.statistics.tx_underflow_error++;
    4d6a:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d72:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    4d76:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4d7a:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    4d7e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4d82:	ea43 0302 	orr.w	r3, r3, r2
    4d86:	f103 0201 	add.w	r2, r3, #1
    4d8a:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4d8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d92:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4d96:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4d9a:	f8d3 012c 	ldr.w	r0, [r3, #300]	; 0x12c
    4d9e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4da2:	ea40 0101 	orr.w	r1, r0, r1
    4da6:	f8c3 112c 	str.w	r1, [r3, #300]	; 0x12c
    4daa:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4dae:	f04f 0100 	mov.w	r1, #0
    4db2:	ea41 0202 	orr.w	r2, r1, r2
    4db6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
				}
				g_mss_mac.statistics.tx_collision_count +=
    4dba:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4dbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4dc2:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    4dc6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4dca:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    4dce:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4dd2:	ea43 0302 	orr.w	r3, r3, r2
    4dd6:	461a      	mov	r2, r3
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
    4dd8:	68fb      	ldr	r3, [r7, #12]
    4dda:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    4dde:	f003 030f 	and.w	r3, r3, #15
					g_mss_mac.statistics.tx_excessive_collision++;
				}
				if( (desc & TDES0_UF) != 0u ) {
					g_mss_mac.statistics.tx_underflow_error++;
				}
				g_mss_mac.statistics.tx_collision_count +=
    4de2:	441a      	add	r2, r3
    4de4:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4dec:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4df0:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4df4:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
    4df8:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4dfc:	ea40 0101 	orr.w	r1, r0, r1
    4e00:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    4e04:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4e08:	f04f 0100 	mov.w	r1, #0
    4e0c:	ea41 0202 	orr.w	r2, r1, r2
    4e10:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
	
				/* Give ownership of descriptor to the MAC */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
    4e14:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e1c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4e1e:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e26:	f102 0207 	add.w	r2, r2, #7
    4e2a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4e2e:	4413      	add	r3, r2
    4e30:	f103 0304 	add.w	r3, r3, #4
    4e34:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4e38:	601a      	str	r2, [r3, #0]
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
    4e3a:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    4e44:	f103 0301 	add.w	r3, r3, #1
    4e48:	f003 0201 	and.w	r2, r3, #1
    4e4c:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4e50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e54:	671a      	str	r2, [r3, #112]	; 0x70

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    4e56:	693b      	ldr	r3, [r7, #16]
    4e58:	f103 0301 	add.w	r3, r3, #1
    4e5c:	613b      	str	r3, [r7, #16]
    4e5e:	693b      	ldr	r3, [r7, #16]
    4e60:	2b01      	cmp	r3, #1
    4e62:	f67f ae03 	bls.w	4a6c <MSS_MAC_tx_packet+0xf8>
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
			}		
		}
		taskEXIT_CRITICAL();
    4e66:	f00f f977 	bl	14158 <vPortExitCritical>
    }
	
    if (error == MAC_OK)
    4e6a:	697b      	ldr	r3, [r7, #20]
    4e6c:	2b00      	cmp	r3, #0
    4e6e:	d119      	bne.n	4ea4 <MSS_MAC_tx_packet+0x530>
    {
        error = (int32_t)usLength;
    4e70:	88fb      	ldrh	r3, [r7, #6]
    4e72:	617b      	str	r3, [r7, #20]
		
		/* Start sending now both descriptors are set up.  This is done to
		prevent a Tx end occurring prior to the second descriptor being
		ready. */
		MAC_BITBAND->CSR6_ST = 1u;
    4e74:	f240 0300 	movw	r3, #0
    4e78:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4e7c:	f04f 0201 	mov.w	r2, #1
    4e80:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
		MAC->CSR1 = 1u;
    4e84:	f243 0300 	movw	r3, #12288	; 0x3000
    4e88:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4e8c:	f04f 0201 	mov.w	r2, #1
    4e90:	609a      	str	r2, [r3, #8]
		
		/* The buffer pointed to by uip_buf is now assigned to a Tx descriptor.
		Find anothere free buffer for uip_buf. */
		uip_buf = MAC_obtain_buffer();
    4e92:	f001 fd51 	bl	6938 <MAC_obtain_buffer>
    4e96:	4602      	mov	r2, r0
    4e98:	f240 632c 	movw	r3, #1580	; 0x62c
    4e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ea0:	601a      	str	r2, [r3, #0]
    4ea2:	e002      	b.n	4eaa <MSS_MAC_tx_packet+0x536>
    }
    else
    {
        error = 0;
    4ea4:	f04f 0300 	mov.w	r3, #0
    4ea8:	617b      	str	r3, [r7, #20]
    }
    return ( error );
    4eaa:	697b      	ldr	r3, [r7, #20]
}
    4eac:	4618      	mov	r0, r3
    4eae:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4eb2:	46bd      	mov	sp, r7
    4eb4:	bd80      	pop	{r7, pc}
    4eb6:	bf00      	nop

00004eb8 <MSS_MAC_rx_pckt_size>:
int32_t
MSS_MAC_rx_pckt_size
(
    void
)
{
    4eb8:	b580      	push	{r7, lr}
    4eba:	b082      	sub	sp, #8
    4ebc:	af00      	add	r7, sp, #0
    int32_t retval;
    MAC_dismiss_bad_frames();
    4ebe:	f001 f9a5 	bl	620c <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &	RDES0_OWN) != 0u )
    4ec2:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4eca:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4ece:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ed6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4eda:	4413      	add	r3, r2
    4edc:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4ee0:	681b      	ldr	r3, [r3, #0]
    4ee2:	2b00      	cmp	r3, #0
    4ee4:	da03      	bge.n	4eee <MSS_MAC_rx_pckt_size+0x36>
    {
    	/* Current descriptor is empty */
    	retval = 0;
    4ee6:	f04f 0300 	mov.w	r3, #0
    4eea:	603b      	str	r3, [r7, #0]
    4eec:	e018      	b.n	4f20 <MSS_MAC_rx_pckt_size+0x68>
    }
    else
    {
        uint32_t frame_length;
        frame_length = ( g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >> RDES0_FL_OFFSET ) & RDES0_FL_MASK;
    4eee:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4ef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ef6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4efa:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f02:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4f06:	4413      	add	r3, r2
    4f08:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4f0c:	681b      	ldr	r3, [r3, #0]
    4f0e:	ea4f 4313 	mov.w	r3, r3, lsr #16
    4f12:	ea4f 4383 	mov.w	r3, r3, lsl #18
    4f16:	ea4f 4393 	mov.w	r3, r3, lsr #18
    4f1a:	607b      	str	r3, [r7, #4]
        retval = (int32_t)( frame_length );
    4f1c:	687b      	ldr	r3, [r7, #4]
    4f1e:	603b      	str	r3, [r7, #0]
    }
    return retval;
    4f20:	683b      	ldr	r3, [r7, #0]
}
    4f22:	4618      	mov	r0, r3
    4f24:	f107 0708 	add.w	r7, r7, #8
    4f28:	46bd      	mov	sp, r7
    4f2a:	bd80      	pop	{r7, pc}

00004f2c <MSS_MAC_rx_packet>:
int32_t
MSS_MAC_rx_packet
(
	void
)
{
    4f2c:	b590      	push	{r4, r7, lr}
    4f2e:	b083      	sub	sp, #12
    4f30:	af00      	add	r7, sp, #0
	uint16_t frame_length=0u;
    4f32:	f04f 0300 	mov.w	r3, #0
    4f36:	80fb      	strh	r3, [r7, #6]

    MAC_dismiss_bad_frames();
    4f38:	f001 f968 	bl	620c <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    4f3c:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4f40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f44:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4f48:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f50:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4f54:	4413      	add	r3, r2
    4f56:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4f5a:	681b      	ldr	r3, [r3, #0]
    4f5c:	2b00      	cmp	r3, #0
    4f5e:	db56      	blt.n	500e <MSS_MAC_rx_packet+0xe2>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    4f60:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f68:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4f6c:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f74:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4f78:	4413      	add	r3, r2
    4f7a:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4f7e:	681b      	ldr	r3, [r3, #0]
    4f80:	ea4f 4313 	mov.w	r3, r3, lsr #16

    MAC_dismiss_bad_frames();

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    {
        frame_length = ( (
    4f84:	b29b      	uxth	r3, r3
    4f86:	ea4f 4383 	mov.w	r3, r3, lsl #18
    4f8a:	ea4f 4393 	mov.w	r3, r3, lsr #18
    4f8e:	80fb      	strh	r3, [r7, #6]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    4f90:	88fb      	ldrh	r3, [r7, #6]
    4f92:	f1a3 0304 	sub.w	r3, r3, #4
    4f96:	80fb      	strh	r3, [r7, #6]

        if( frame_length > macBUFFER_SIZE ) {
    4f98:	88fb      	ldrh	r3, [r7, #6]
    4f9a:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
    4f9e:	d902      	bls.n	4fa6 <MSS_MAC_rx_packet+0x7a>
        	return MAC_NOT_ENOUGH_SPACE;
    4fa0:	f06f 0304 	mvn.w	r3, #4
    4fa4:	e034      	b.n	5010 <MSS_MAC_rx_packet+0xe4>
        }

		/* uip_buf is about to point to the buffer that contains the received
		data, mark the buffer that uip_buf is currently pointing to as free
		again. */
		MAC_release_buffer( uip_buf );
    4fa6:	f240 632c 	movw	r3, #1580	; 0x62c
    4faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fae:	681b      	ldr	r3, [r3, #0]
    4fb0:	4618      	mov	r0, r3
    4fb2:	f001 fd7d 	bl	6ab0 <MAC_release_buffer>
        uip_buf = ( unsigned char * ) g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1;
    4fb6:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fbe:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4fc2:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4fc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fca:	f102 020a 	add.w	r2, r2, #10
    4fce:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4fd2:	4413      	add	r3, r2
    4fd4:	681b      	ldr	r3, [r3, #0]
    4fd6:	461a      	mov	r2, r3
    4fd8:	f240 632c 	movw	r3, #1580	; 0x62c
    4fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fe0:	601a      	str	r2, [r3, #0]
		
		/* The buffer the Rx descriptor was pointing to is now in use by the
		uIP stack - allocate a new buffer to the Rx descriptor. */
		g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 = ( unsigned long ) MAC_obtain_buffer();
    4fe2:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fea:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
    4fee:	f001 fca3 	bl	6938 <MAC_obtain_buffer>
    4ff2:	4603      	mov	r3, r0
    4ff4:	461a      	mov	r2, r3
    4ff6:	f64a 2398 	movw	r3, #43672	; 0xaa98
    4ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ffe:	f104 010a 	add.w	r1, r4, #10
    5002:	ea4f 1101 	mov.w	r1, r1, lsl #4
    5006:	440b      	add	r3, r1
    5008:	601a      	str	r2, [r3, #0]

        MSS_MAC_prepare_rx_descriptor();
    500a:	f000 fcb9 	bl	5980 <MSS_MAC_prepare_rx_descriptor>
    }
    return ((int32_t)frame_length);
    500e:	88fb      	ldrh	r3, [r7, #6]
}
    5010:	4618      	mov	r0, r3
    5012:	f107 070c 	add.w	r7, r7, #12
    5016:	46bd      	mov	sp, r7
    5018:	bd90      	pop	{r4, r7, pc}
    501a:	bf00      	nop

0000501c <MSS_MAC_rx_packet_ptrset>:
MSS_MAC_rx_packet_ptrset
(
    uint8_t **pacData,
    uint32_t time_out
)
{
    501c:	b580      	push	{r7, lr}
    501e:	b084      	sub	sp, #16
    5020:	af00      	add	r7, sp, #0
    5022:	6078      	str	r0, [r7, #4]
    5024:	6039      	str	r1, [r7, #0]
	uint16_t frame_length = 0u;
    5026:	f04f 0300 	mov.w	r3, #0
    502a:	813b      	strh	r3, [r7, #8]
    int8_t exit = 0;
    502c:	f04f 0300 	mov.w	r3, #0
    5030:	72fb      	strb	r3, [r7, #11]

    configASSERT(  (time_out == MSS_MAC_BLOCKING) ||
    5032:	683b      	ldr	r3, [r7, #0]
    5034:	f1b3 3fff 	cmp.w	r3, #4294967295
    5038:	d009      	beq.n	504e <MSS_MAC_rx_packet_ptrset+0x32>
    503a:	683b      	ldr	r3, [r7, #0]
    503c:	2b00      	cmp	r3, #0
    503e:	d006      	beq.n	504e <MSS_MAC_rx_packet_ptrset+0x32>
    5040:	683b      	ldr	r3, [r7, #0]
    5042:	2b00      	cmp	r3, #0
    5044:	d006      	beq.n	5054 <MSS_MAC_rx_packet_ptrset+0x38>
    5046:	683b      	ldr	r3, [r7, #0]
    5048:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    504c:	d802      	bhi.n	5054 <MSS_MAC_rx_packet_ptrset+0x38>
    504e:	f04f 0301 	mov.w	r3, #1
    5052:	e001      	b.n	5058 <MSS_MAC_rx_packet_ptrset+0x3c>
    5054:	f04f 0300 	mov.w	r3, #0
    5058:	2b00      	cmp	r3, #0
    505a:	d109      	bne.n	5070 <MSS_MAC_rx_packet_ptrset+0x54>
    505c:	f04f 0328 	mov.w	r3, #40	; 0x28
    5060:	f383 8811 	msr	BASEPRI, r3
    5064:	f3bf 8f6f 	isb	sy
    5068:	f3bf 8f4f 	dsb	sy
    506c:	60fb      	str	r3, [r7, #12]
    506e:	e7fe      	b.n	506e <MSS_MAC_rx_packet_ptrset+0x52>
    			(time_out == MSS_MAC_NONBLOCKING) ||
    			((time_out >= 1) && (time_out <= 0x01000000UL)) );

    MAC_dismiss_bad_frames();
    5070:	f001 f8cc 	bl	620c <MAC_dismiss_bad_frames>

    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
    5074:	683b      	ldr	r3, [r7, #0]
    5076:	f1b3 3fff 	cmp.w	r3, #4294967295
    507a:	d018      	beq.n	50ae <MSS_MAC_rx_packet_ptrset+0x92>
		if( time_out == MSS_MAC_NONBLOCKING ) {
    507c:	683b      	ldr	r3, [r7, #0]
    507e:	2b00      	cmp	r3, #0
    5080:	d104      	bne.n	508c <MSS_MAC_rx_packet_ptrset+0x70>
    		MAC_set_time_out( 0u );
    5082:	f04f 0000 	mov.w	r0, #0
    5086:	f001 f913 	bl	62b0 <MAC_set_time_out>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    508a:	e011      	b.n	50b0 <MSS_MAC_rx_packet_ptrset+0x94>
    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
		if( time_out == MSS_MAC_NONBLOCKING ) {
    		MAC_set_time_out( 0u );
		} else {
    		MAC_set_time_out( time_out );
    508c:	6838      	ldr	r0, [r7, #0]
    508e:	f001 f90f 	bl	62b0 <MAC_set_time_out>
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    5092:	e00d      	b.n	50b0 <MSS_MAC_rx_packet_ptrset+0x94>
    	RDES0_OWN) != 0u) && (exit == 0) )
    {
    	if( time_out != MSS_MAC_BLOCKING )
    5094:	683b      	ldr	r3, [r7, #0]
    5096:	f1b3 3fff 	cmp.w	r3, #4294967295
    509a:	d009      	beq.n	50b0 <MSS_MAC_rx_packet_ptrset+0x94>
    	{
    		if( MAC_get_time_out() == 0u ) {
    509c:	f001 f930 	bl	6300 <MAC_get_time_out>
    50a0:	4603      	mov	r3, r0
    50a2:	2b00      	cmp	r3, #0
    50a4:	d104      	bne.n	50b0 <MSS_MAC_rx_packet_ptrset+0x94>
    			exit = 1;
    50a6:	f04f 0301 	mov.w	r3, #1
    50aa:	72fb      	strb	r3, [r7, #11]
    50ac:	e000      	b.n	50b0 <MSS_MAC_rx_packet_ptrset+0x94>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    50ae:	bf00      	nop
    50b0:	f64a 2398 	movw	r3, #43672	; 0xaa98
    50b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50b8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    50bc:	f64a 2398 	movw	r3, #43672	; 0xaa98
    50c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50c4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    50c8:	4413      	add	r3, r2
    50ca:	f103 0398 	add.w	r3, r3, #152	; 0x98
    50ce:	681b      	ldr	r3, [r3, #0]
    50d0:	2b00      	cmp	r3, #0
    50d2:	da03      	bge.n	50dc <MSS_MAC_rx_packet_ptrset+0xc0>
    50d4:	f997 300b 	ldrsb.w	r3, [r7, #11]
    50d8:	2b00      	cmp	r3, #0
    50da:	d0db      	beq.n	5094 <MSS_MAC_rx_packet_ptrset+0x78>
    			exit = 1;
    		}
    	}
    }

    if(exit == 0)
    50dc:	f997 300b 	ldrsb.w	r3, [r7, #11]
    50e0:	2b00      	cmp	r3, #0
    50e2:	d12e      	bne.n	5142 <MSS_MAC_rx_packet_ptrset+0x126>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    50e4:	f64a 2398 	movw	r3, #43672	; 0xaa98
    50e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50ec:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    50f0:	f64a 2398 	movw	r3, #43672	; 0xaa98
    50f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50f8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    50fc:	4413      	add	r3, r2
    50fe:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5102:	681b      	ldr	r3, [r3, #0]
    5104:	ea4f 4313 	mov.w	r3, r3, lsr #16
    	}
    }

    if(exit == 0)
    {
        frame_length = ( (
    5108:	b29b      	uxth	r3, r3
    510a:	ea4f 4383 	mov.w	r3, r3, lsl #18
    510e:	ea4f 4393 	mov.w	r3, r3, lsr #18
    5112:	813b      	strh	r3, [r7, #8]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    5114:	893b      	ldrh	r3, [r7, #8]
    5116:	f1a3 0304 	sub.w	r3, r3, #4
    511a:	813b      	strh	r3, [r7, #8]
       /* Here we are setting the buffer 'pacData' address to the address
          RX descriptor address. After this is called, the following function
          must be called 'MAC_prepare_rx_descriptor'
          to prepare the current rx descriptor for receiving the next packet.
       */
    	*pacData = (uint8_t *)g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 ;
    511c:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5120:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5124:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5128:	f64a 2398 	movw	r3, #43672	; 0xaa98
    512c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5130:	f102 020a 	add.w	r2, r2, #10
    5134:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5138:	4413      	add	r3, r2
    513a:	681b      	ldr	r3, [r3, #0]
    513c:	461a      	mov	r2, r3
    513e:	687b      	ldr	r3, [r7, #4]
    5140:	601a      	str	r2, [r3, #0]

    }
    return ((int32_t)frame_length);
    5142:	893b      	ldrh	r3, [r7, #8]
}
    5144:	4618      	mov	r0, r3
    5146:	f107 0710 	add.w	r7, r7, #16
    514a:	46bd      	mov	sp, r7
    514c:	bd80      	pop	{r7, pc}
    514e:	bf00      	nop

00005150 <MSS_MAC_link_status>:
int32_t
MSS_MAC_link_status
(
    void
)
{
    5150:	b580      	push	{r7, lr}
    5152:	b082      	sub	sp, #8
    5154:	af00      	add	r7, sp, #0
	uint32_t link;

    link = PHY_link_status();
    5156:	f001 fe6b 	bl	6e30 <PHY_link_status>
    515a:	4603      	mov	r3, r0
    515c:	607b      	str	r3, [r7, #4]
    if( link == MSS_MAC_LINK_STATUS_LINK ) {
    515e:	687b      	ldr	r3, [r7, #4]
    5160:	2b01      	cmp	r3, #1
    5162:	d106      	bne.n	5172 <MSS_MAC_link_status+0x22>
    	link |= PHY_link_type();
    5164:	f001 fe7c 	bl	6e60 <PHY_link_type>
    5168:	4603      	mov	r3, r0
    516a:	687a      	ldr	r2, [r7, #4]
    516c:	ea42 0303 	orr.w	r3, r2, r3
    5170:	607b      	str	r3, [r7, #4]
    }

    return ((int32_t)link);
    5172:	687b      	ldr	r3, [r7, #4]
}
    5174:	4618      	mov	r0, r3
    5176:	f107 0708 	add.w	r7, r7, #8
    517a:	46bd      	mov	sp, r7
    517c:	bd80      	pop	{r7, pc}
    517e:	bf00      	nop

00005180 <MSS_MAC_auto_setup_link>:
int32_t
MSS_MAC_auto_setup_link
(
    void
)
{
    5180:	b580      	push	{r7, lr}
    5182:	b084      	sub	sp, #16
    5184:	af00      	add	r7, sp, #0
	int32_t link;

    PHY_auto_negotiate();
    5186:	f001 fe2b 	bl	6de0 <PHY_auto_negotiate>

    link = MSS_MAC_link_status();
    518a:	f7ff ffe1 	bl	5150 <MSS_MAC_link_status>
    518e:	4603      	mov	r3, r0
    5190:	603b      	str	r3, [r7, #0]

    if( (link & MSS_MAC_LINK_STATUS_LINK) != 0u ) {
    5192:	683b      	ldr	r3, [r7, #0]
    5194:	f003 0301 	and.w	r3, r3, #1
    5198:	b2db      	uxtb	r3, r3
    519a:	2b00      	cmp	r3, #0
    519c:	d051      	beq.n	5242 <MSS_MAC_auto_setup_link+0xc2>
    	int32_t ret;
	    ret = MAC_stop_transmission();
    519e:	f000 ffb9 	bl	6114 <MAC_stop_transmission>
    51a2:	4603      	mov	r3, r0
    51a4:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    51a6:	687b      	ldr	r3, [r7, #4]
    51a8:	2b00      	cmp	r3, #0
    51aa:	d013      	beq.n	51d4 <MSS_MAC_auto_setup_link+0x54>
    51ac:	687b      	ldr	r3, [r7, #4]
    51ae:	b2da      	uxtb	r2, r3
    51b0:	f64a 2398 	movw	r3, #43672	; 0xaa98
    51b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51b8:	715a      	strb	r2, [r3, #5]
    51ba:	687b      	ldr	r3, [r7, #4]
    51bc:	2b00      	cmp	r3, #0
    51be:	d009      	beq.n	51d4 <MSS_MAC_auto_setup_link+0x54>
    51c0:	f04f 0328 	mov.w	r3, #40	; 0x28
    51c4:	f383 8811 	msr	BASEPRI, r3
    51c8:	f3bf 8f6f 	isb	sy
    51cc:	f3bf 8f4f 	dsb	sy
    51d0:	60bb      	str	r3, [r7, #8]
    51d2:	e7fe      	b.n	51d2 <MSS_MAC_auto_setup_link+0x52>

	    ret = MAC_stop_receiving();
    51d4:	f000 ffdc 	bl	6190 <MAC_stop_receiving>
    51d8:	4603      	mov	r3, r0
    51da:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    51dc:	687b      	ldr	r3, [r7, #4]
    51de:	2b00      	cmp	r3, #0
    51e0:	d013      	beq.n	520a <MSS_MAC_auto_setup_link+0x8a>
    51e2:	687b      	ldr	r3, [r7, #4]
    51e4:	b2da      	uxtb	r2, r3
    51e6:	f64a 2398 	movw	r3, #43672	; 0xaa98
    51ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51ee:	715a      	strb	r2, [r3, #5]
    51f0:	687b      	ldr	r3, [r7, #4]
    51f2:	2b00      	cmp	r3, #0
    51f4:	d009      	beq.n	520a <MSS_MAC_auto_setup_link+0x8a>
    51f6:	f04f 0328 	mov.w	r3, #40	; 0x28
    51fa:	f383 8811 	msr	BASEPRI, r3
    51fe:	f3bf 8f6f 	isb	sy
    5202:	f3bf 8f4f 	dsb	sy
    5206:	60fb      	str	r3, [r7, #12]
    5208:	e7fe      	b.n	5208 <MSS_MAC_auto_setup_link+0x88>
        MAC_BITBAND->CSR6_TTM = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_100MB) != 0u) ? 1u : 0u );
    520a:	f240 0300 	movw	r3, #0
    520e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5212:	683a      	ldr	r2, [r7, #0]
    5214:	f002 0202 	and.w	r2, r2, #2
    5218:	2a00      	cmp	r2, #0
    521a:	d002      	beq.n	5222 <MSS_MAC_auto_setup_link+0xa2>
    521c:	f04f 0201 	mov.w	r2, #1
    5220:	e001      	b.n	5226 <MSS_MAC_auto_setup_link+0xa6>
    5222:	f04f 0200 	mov.w	r2, #0
    5226:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
        MAC_BITBAND->CSR6_FD = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_FDX) != 0u) ? 1u : 1u );
    522a:	f240 0300 	movw	r3, #0
    522e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5232:	f04f 0201 	mov.w	r2, #1
    5236:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
	    MAC_start_transmission();
    523a:	f000 ff9b 	bl	6174 <MAC_start_transmission>
	    MAC_start_receiving();
    523e:	f000 ffd7 	bl	61f0 <MAC_start_receiving>
    }

    return link;
    5242:	683b      	ldr	r3, [r7, #0]
}
    5244:	4618      	mov	r0, r3
    5246:	f107 0710 	add.w	r7, r7, #16
    524a:	46bd      	mov	sp, r7
    524c:	bd80      	pop	{r7, pc}
    524e:	bf00      	nop

00005250 <MSS_MAC_set_mac_address>:
void
MSS_MAC_set_mac_address
(
    const uint8_t *new_address
)
{
    5250:	b580      	push	{r7, lr}
    5252:	b084      	sub	sp, #16
    5254:	af00      	add	r7, sp, #0
    5256:	6078      	str	r0, [r7, #4]
    /* Check if the new address is unicast */
    configASSERT( (new_address[0]&1) == 0 );
    5258:	687b      	ldr	r3, [r7, #4]
    525a:	781b      	ldrb	r3, [r3, #0]
    525c:	f003 0301 	and.w	r3, r3, #1
    5260:	2b00      	cmp	r3, #0
    5262:	d009      	beq.n	5278 <MSS_MAC_set_mac_address+0x28>
    5264:	f04f 0328 	mov.w	r3, #40	; 0x28
    5268:	f383 8811 	msr	BASEPRI, r3
    526c:	f3bf 8f6f 	isb	sy
    5270:	f3bf 8f4f 	dsb	sy
    5274:	60fb      	str	r3, [r7, #12]
    5276:	e7fe      	b.n	5276 <MSS_MAC_set_mac_address+0x26>

   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );
    5278:	481c      	ldr	r0, [pc, #112]	; (52ec <MSS_MAC_set_mac_address+0x9c>)
    527a:	6879      	ldr	r1, [r7, #4]
    527c:	f04f 0206 	mov.w	r2, #6
    5280:	f001 faf8 	bl	6874 <MAC_memcpy>

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    5284:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5288:	f2c2 0300 	movt	r3, #8192	; 0x2000
    528c:	791b      	ldrb	r3, [r3, #4]
    528e:	f003 0302 	and.w	r3, r3, #2
    5292:	2b00      	cmp	r3, #0
    5294:	d023      	beq.n	52de <MSS_MAC_set_mac_address+0x8e>
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    5296:	f04f 0354 	mov.w	r3, #84	; 0x54
    529a:	60bb      	str	r3, [r7, #8]
    529c:	e01c      	b.n	52d8 <MSS_MAC_set_mac_address+0x88>
			if( (g_mss_mac.mac_filter_data[a] & 1u) != 0u ) {
    529e:	68ba      	ldr	r2, [r7, #8]
    52a0:	f64a 2398 	movw	r3, #43672	; 0xaa98
    52a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52a8:	4413      	add	r3, r2
    52aa:	7b1b      	ldrb	r3, [r3, #12]
    52ac:	f003 0301 	and.w	r3, r3, #1
    52b0:	b2db      	uxtb	r3, r3
    52b2:	2b00      	cmp	r3, #0
    52b4:	d003      	beq.n	52be <MSS_MAC_set_mac_address+0x6e>
				/* Filters with multicast addresses are used */
				a = -1;
    52b6:	f04f 33ff 	mov.w	r3, #4294967295
    52ba:	60bb      	str	r3, [r7, #8]
    52bc:	e008      	b.n	52d0 <MSS_MAC_set_mac_address+0x80>
			} else {
				MAC_memcpy( &(g_mss_mac.mac_filter_data[a]),
    52be:	68ba      	ldr	r2, [r7, #8]
    52c0:	4b0b      	ldr	r3, [pc, #44]	; (52f0 <MSS_MAC_set_mac_address+0xa0>)
    52c2:	4413      	add	r3, r2
    52c4:	4618      	mov	r0, r3
    52c6:	4909      	ldr	r1, [pc, #36]	; (52ec <MSS_MAC_set_mac_address+0x9c>)
    52c8:	f04f 0206 	mov.w	r2, #6
    52cc:	f001 fad2 	bl	6874 <MAC_memcpy>
   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    52d0:	68bb      	ldr	r3, [r7, #8]
    52d2:	f1a3 0306 	sub.w	r3, r3, #6
    52d6:	60bb      	str	r3, [r7, #8]
    52d8:	68bb      	ldr	r3, [r7, #8]
    52da:	2b00      	cmp	r3, #0
    52dc:	dadf      	bge.n	529e <MSS_MAC_set_mac_address+0x4e>
					g_mss_mac.mac_address, 6u );
			}
		}
   	}

   	MAC_send_setup_frame();
    52de:	f000 fd63 	bl	5da8 <MAC_send_setup_frame>
}
    52e2:	f107 0710 	add.w	r7, r7, #16
    52e6:	46bd      	mov	sp, r7
    52e8:	bd80      	pop	{r7, pc}
    52ea:	bf00      	nop
    52ec:	2000aa9e 	.word	0x2000aa9e
    52f0:	2000aaa4 	.word	0x2000aaa4

000052f4 <MSS_MAC_get_mac_address>:
void
MSS_MAC_get_mac_address
(
    uint8_t *address
)
{
    52f4:	b580      	push	{r7, lr}
    52f6:	b082      	sub	sp, #8
    52f8:	af00      	add	r7, sp, #0
    52fa:	6078      	str	r0, [r7, #4]
   	MAC_memcpy( address, g_mss_mac.mac_address, 6u );
    52fc:	6878      	ldr	r0, [r7, #4]
    52fe:	4904      	ldr	r1, [pc, #16]	; (5310 <MSS_MAC_get_mac_address+0x1c>)
    5300:	f04f 0206 	mov.w	r2, #6
    5304:	f001 fab6 	bl	6874 <MAC_memcpy>
}
    5308:	f107 0708 	add.w	r7, r7, #8
    530c:	46bd      	mov	sp, r7
    530e:	bd80      	pop	{r7, pc}
    5310:	2000aa9e 	.word	0x2000aa9e

00005314 <MSS_MAC_set_mac_filters>:
MSS_MAC_set_mac_filters
(
	uint16_t filter_count,
	const uint8_t *filters
)
{
    5314:	b580      	push	{r7, lr}
    5316:	b08a      	sub	sp, #40	; 0x28
    5318:	af00      	add	r7, sp, #0
    531a:	4603      	mov	r3, r0
    531c:	6039      	str	r1, [r7, #0]
    531e:	80fb      	strh	r3, [r7, #6]
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    5320:	88fb      	ldrh	r3, [r7, #6]
    5322:	2b00      	cmp	r3, #0
    5324:	d007      	beq.n	5336 <MSS_MAC_set_mac_filters+0x22>
    5326:	f240 6324 	movw	r3, #1572	; 0x624
    532a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    532e:	681b      	ldr	r3, [r3, #0]
    5330:	683a      	ldr	r2, [r7, #0]
    5332:	429a      	cmp	r2, r3
    5334:	d002      	beq.n	533c <MSS_MAC_set_mac_filters+0x28>
    5336:	f04f 0301 	mov.w	r3, #1
    533a:	e001      	b.n	5340 <MSS_MAC_set_mac_filters+0x2c>
    533c:	f04f 0300 	mov.w	r3, #0
    5340:	2b00      	cmp	r3, #0
    5342:	d109      	bne.n	5358 <MSS_MAC_set_mac_filters+0x44>
    5344:	f04f 0328 	mov.w	r3, #40	; 0x28
    5348:	f383 8811 	msr	BASEPRI, r3
    534c:	f3bf 8f6f 	isb	sy
    5350:	f3bf 8f4f 	dsb	sy
    5354:	623b      	str	r3, [r7, #32]
    5356:	e7fe      	b.n	5356 <MSS_MAC_set_mac_filters+0x42>
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    5358:	f04f 0300 	mov.w	r3, #0
    535c:	60fb      	str	r3, [r7, #12]
    535e:	e01c      	b.n	539a <MSS_MAC_set_mac_filters+0x86>
    		configASSERT( (filters[a*6]&1) == 1 );
    5360:	68fa      	ldr	r2, [r7, #12]
    5362:	4613      	mov	r3, r2
    5364:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5368:	4413      	add	r3, r2
    536a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    536e:	461a      	mov	r2, r3
    5370:	683b      	ldr	r3, [r7, #0]
    5372:	4413      	add	r3, r2
    5374:	781b      	ldrb	r3, [r3, #0]
    5376:	f003 0301 	and.w	r3, r3, #1
    537a:	2b00      	cmp	r3, #0
    537c:	d109      	bne.n	5392 <MSS_MAC_set_mac_filters+0x7e>
    537e:	f04f 0328 	mov.w	r3, #40	; 0x28
    5382:	f383 8811 	msr	BASEPRI, r3
    5386:	f3bf 8f6f 	isb	sy
    538a:	f3bf 8f4f 	dsb	sy
    538e:	627b      	str	r3, [r7, #36]	; 0x24
    5390:	e7fe      	b.n	5390 <MSS_MAC_set_mac_filters+0x7c>
{
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    5392:	68fb      	ldr	r3, [r7, #12]
    5394:	f103 0301 	add.w	r3, r3, #1
    5398:	60fb      	str	r3, [r7, #12]
    539a:	88fa      	ldrh	r2, [r7, #6]
    539c:	68fb      	ldr	r3, [r7, #12]
    539e:	429a      	cmp	r2, r3
    53a0:	dcde      	bgt.n	5360 <MSS_MAC_set_mac_filters+0x4c>
    		configASSERT( (filters[a*6]&1) == 1 );
    	}
    }

    if( filter_count <= 15 ){
    53a2:	88fb      	ldrh	r3, [r7, #6]
    53a4:	2b0f      	cmp	r3, #15
    53a6:	d833      	bhi.n	5410 <MSS_MAC_set_mac_filters+0xfc>
    	int32_t a;
    	g_mss_mac.flags |= FLAG_PERFECT_FILTERING;
    53a8:	f64a 2398 	movw	r3, #43672	; 0xaa98
    53ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53b0:	791b      	ldrb	r3, [r3, #4]
    53b2:	f043 0302 	orr.w	r3, r3, #2
    53b6:	b2da      	uxtb	r2, r3
    53b8:	f64a 2398 	movw	r3, #43672	; 0xaa98
    53bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53c0:	711a      	strb	r2, [r3, #4]

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));
    53c2:	88fa      	ldrh	r2, [r7, #6]
    53c4:	4613      	mov	r3, r2
    53c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    53ca:	4413      	add	r3, r2
    53cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    53d0:	483c      	ldr	r0, [pc, #240]	; (54c4 <MSS_MAC_set_mac_filters+0x1b0>)
    53d2:	6839      	ldr	r1, [r7, #0]
    53d4:	461a      	mov	r2, r3
    53d6:	f001 fa4d 	bl	6874 <MAC_memcpy>

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    53da:	88fb      	ldrh	r3, [r7, #6]
    53dc:	613b      	str	r3, [r7, #16]
    53de:	e013      	b.n	5408 <MSS_MAC_set_mac_filters+0xf4>
   			MAC_memcpy( &(g_mss_mac.mac_filter_data[a*6]),
    53e0:	693a      	ldr	r2, [r7, #16]
    53e2:	4613      	mov	r3, r2
    53e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    53e8:	4413      	add	r3, r2
    53ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
    53ee:	461a      	mov	r2, r3
    53f0:	4b34      	ldr	r3, [pc, #208]	; (54c4 <MSS_MAC_set_mac_filters+0x1b0>)
    53f2:	4413      	add	r3, r2
    53f4:	4618      	mov	r0, r3
    53f6:	4934      	ldr	r1, [pc, #208]	; (54c8 <MSS_MAC_set_mac_filters+0x1b4>)
    53f8:	f04f 0206 	mov.w	r2, #6
    53fc:	f001 fa3a 	bl	6874 <MAC_memcpy>

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    5400:	693b      	ldr	r3, [r7, #16]
    5402:	f103 0301 	add.w	r3, r3, #1
    5406:	613b      	str	r3, [r7, #16]
    5408:	693b      	ldr	r3, [r7, #16]
    540a:	2b0e      	cmp	r3, #14
    540c:	dde8      	ble.n	53e0 <MSS_MAC_set_mac_filters+0xcc>
    540e:	e052      	b.n	54b6 <MSS_MAC_set_mac_filters+0x1a2>
    	}
    } else {
    	int32_t a,b;
    	uint32_t hash;

    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;
    5410:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5414:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5418:	791b      	ldrb	r3, [r3, #4]
    541a:	461a      	mov	r2, r3
    541c:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    5420:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5424:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5428:	711a      	strb	r2, [r3, #4]

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );
    542a:	4826      	ldr	r0, [pc, #152]	; (54c4 <MSS_MAC_set_mac_filters+0x1b0>)
    542c:	f04f 0100 	mov.w	r1, #0
    5430:	f04f 0240 	mov.w	r2, #64	; 0x40
    5434:	f000 ffde 	bl	63f4 <MAC_memset>

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    5438:	f04f 0300 	mov.w	r3, #0
    543c:	617b      	str	r3, [r7, #20]
    543e:	f04f 0300 	mov.w	r3, #0
    5442:	61bb      	str	r3, [r7, #24]
    5444:	e033      	b.n	54ae <MSS_MAC_set_mac_filters+0x19a>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    5446:	69ba      	ldr	r2, [r7, #24]
    5448:	683b      	ldr	r3, [r7, #0]
    544a:	4413      	add	r3, r2
    544c:	4618      	mov	r0, r3
    544e:	f04f 0106 	mov.w	r1, #6
    5452:	f7fe ff0b 	bl	426c <mss_ethernet_crc>
    5456:	4603      	mov	r3, r0
    5458:	ea4f 53c3 	mov.w	r3, r3, lsl #23
    545c:	ea4f 53d3 	mov.w	r3, r3, lsr #23
    5460:	61fb      	str	r3, [r7, #28]
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    5462:	69fb      	ldr	r3, [r7, #28]
    5464:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    5468:	4619      	mov	r1, r3
    546a:	461a      	mov	r2, r3
    546c:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5470:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5474:	4413      	add	r3, r2
    5476:	7b1b      	ldrb	r3, [r3, #12]
    5478:	461a      	mov	r2, r3
    547a:	69fb      	ldr	r3, [r7, #28]
    547c:	f003 0307 	and.w	r3, r3, #7
    5480:	f04f 0001 	mov.w	r0, #1
    5484:	fa00 f303 	lsl.w	r3, r0, r3
    5488:	b2db      	uxtb	r3, r3
    548a:	ea42 0303 	orr.w	r3, r2, r3
    548e:	b2db      	uxtb	r3, r3
    5490:	b2da      	uxtb	r2, r3
    5492:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5496:	f2c2 0300 	movt	r3, #8192	; 0x2000
    549a:	440b      	add	r3, r1
    549c:	731a      	strb	r2, [r3, #12]
    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    549e:	697b      	ldr	r3, [r7, #20]
    54a0:	f103 0301 	add.w	r3, r3, #1
    54a4:	617b      	str	r3, [r7, #20]
    54a6:	69bb      	ldr	r3, [r7, #24]
    54a8:	f103 0306 	add.w	r3, r3, #6
    54ac:	61bb      	str	r3, [r7, #24]
    54ae:	88fa      	ldrh	r2, [r7, #6]
    54b0:	697b      	ldr	r3, [r7, #20]
    54b2:	429a      	cmp	r2, r3
    54b4:	dcc7      	bgt.n	5446 <MSS_MAC_set_mac_filters+0x132>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    	}
    }

    MAC_send_setup_frame();
    54b6:	f000 fc77 	bl	5da8 <MAC_send_setup_frame>
}
    54ba:	f107 0728 	add.w	r7, r7, #40	; 0x28
    54be:	46bd      	mov	sp, r7
    54c0:	bd80      	pop	{r7, pc}
    54c2:	bf00      	nop
    54c4:	2000aaa4 	.word	0x2000aaa4
    54c8:	2000aa9e 	.word	0x2000aa9e

000054cc <EthernetMAC_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void EthernetMAC_IRQHandler( void )
#else
void EthernetMAC_IRQHandler( void )
#endif
{
    54cc:	4668      	mov	r0, sp
    54ce:	f020 0107 	bic.w	r1, r0, #7
    54d2:	468d      	mov	sp, r1
    54d4:	b581      	push	{r0, r7, lr}
    54d6:	b083      	sub	sp, #12
    54d8:	af00      	add	r7, sp, #0
    uint32_t events;
    uint32_t intr_status;

    events = 0u;
    54da:	f04f 0300 	mov.w	r3, #0
    54de:	603b      	str	r3, [r7, #0]
    intr_status = MAC->CSR5;
    54e0:	f243 0300 	movw	r3, #12288	; 0x3000
    54e4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    54e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    54ea:	607b      	str	r3, [r7, #4]

    if( (intr_status & CSR5_NIS_MASK) != 0u ) {
    54ec:	687b      	ldr	r3, [r7, #4]
    54ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    54f2:	2b00      	cmp	r3, #0
    54f4:	d062      	beq.n	55bc <EthernetMAC_IRQHandler+0xf0>
    	if( (intr_status & CSR5_TI_MASK) != 0u ) { /* Transmit */
    54f6:	687b      	ldr	r3, [r7, #4]
    54f8:	f003 0301 	and.w	r3, r3, #1
    54fc:	b2db      	uxtb	r3, r3
    54fe:	2b00      	cmp	r3, #0
    5500:	d02b      	beq.n	555a <EthernetMAC_IRQHandler+0x8e>
    		g_mss_mac.statistics.tx_interrupts++;
    5502:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5506:	f2c2 0300 	movt	r3, #8192	; 0x2000
    550a:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    550e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5512:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    5516:	ea4f 6303 	mov.w	r3, r3, lsl #24
    551a:	ea43 0302 	orr.w	r3, r3, r2
    551e:	f103 0201 	add.w	r2, r3, #1
    5522:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5526:	f2c2 0300 	movt	r3, #8192	; 0x2000
    552a:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    552e:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5532:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
    5536:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    553a:	ea40 0101 	orr.w	r1, r0, r1
    553e:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
    5542:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5546:	f04f 0100 	mov.w	r1, #0
    554a:	ea41 0202 	orr.w	r2, r1, r2
    554e:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    		events |= MSS_MAC_EVENT_PACKET_SEND;
    5552:	683b      	ldr	r3, [r7, #0]
    5554:	f043 0301 	orr.w	r3, r3, #1
    5558:	603b      	str	r3, [r7, #0]
    	}

    	if( (intr_status & CSR5_RI_MASK) != 0u ) { /* Receive */
    555a:	687b      	ldr	r3, [r7, #4]
    555c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5560:	2b00      	cmp	r3, #0
    5562:	d02b      	beq.n	55bc <EthernetMAC_IRQHandler+0xf0>
    		g_mss_mac.statistics.rx_interrupts++;
    5564:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5568:	f2c2 0300 	movt	r3, #8192	; 0x2000
    556c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    5570:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5574:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    5578:	ea4f 6303 	mov.w	r3, r3, lsl #24
    557c:	ea43 0302 	orr.w	r3, r3, r2
    5580:	f103 0201 	add.w	r2, r3, #1
    5584:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5588:	f2c2 0300 	movt	r3, #8192	; 0x2000
    558c:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5590:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5594:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
    5598:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    559c:	ea40 0101 	orr.w	r1, r0, r1
    55a0:	f8c3 10e8 	str.w	r1, [r3, #232]	; 0xe8
    55a4:	ea4f 6212 	mov.w	r2, r2, lsr #24
    55a8:	f04f 0100 	mov.w	r1, #0
    55ac:	ea41 0202 	orr.w	r2, r1, r2
    55b0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    		events |= MSS_MAC_EVENT_PACKET_RECEIVED;
    55b4:	683b      	ldr	r3, [r7, #0]
    55b6:	f043 0302 	orr.w	r3, r3, #2
    55ba:	603b      	str	r3, [r7, #0]
    	}
    }

    /* Clear interrupts */
    MAC->CSR5 = CSR5_INT_BITS;
    55bc:	f243 0300 	movw	r3, #12288	; 0x3000
    55c0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    55c4:	f64c 52e7 	movw	r2, #52711	; 0xcde7
    55c8:	f2c0 0201 	movt	r2, #1
    55cc:	629a      	str	r2, [r3, #40]	; 0x28

    if( (events != 0u) && (g_mss_mac.listener != NULL_callback) ) {
    55ce:	683b      	ldr	r3, [r7, #0]
    55d0:	2b00      	cmp	r3, #0
    55d2:	d012      	beq.n	55fa <EthernetMAC_IRQHandler+0x12e>
    55d4:	f64a 2398 	movw	r3, #43672	; 0xaa98
    55d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55dc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    55de:	f240 6328 	movw	r3, #1576	; 0x628
    55e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55e6:	681b      	ldr	r3, [r3, #0]
    55e8:	429a      	cmp	r2, r3
    55ea:	d006      	beq.n	55fa <EthernetMAC_IRQHandler+0x12e>
        g_mss_mac.listener( events );
    55ec:	f64a 2398 	movw	r3, #43672	; 0xaa98
    55f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    55f6:	6838      	ldr	r0, [r7, #0]
    55f8:	4798      	blx	r3
    }
}
    55fa:	f107 070c 	add.w	r7, r7, #12
    55fe:	46bd      	mov	sp, r7
    5600:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
    5604:	4685      	mov	sp, r0
    5606:	4770      	bx	lr

00005608 <MSS_MAC_set_callback>:
void
MSS_MAC_set_callback
(
    MSS_MAC_callback_t listener
)
{
    5608:	b480      	push	{r7}
    560a:	b083      	sub	sp, #12
    560c:	af00      	add	r7, sp, #0
    560e:	6078      	str	r0, [r7, #4]
	/* disable tx and rx interrupts */
    MAC_BITBAND->CSR7_RIE = 0u;
    5610:	f240 0300 	movw	r3, #0
    5614:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5618:	f04f 0200 	mov.w	r2, #0
    561c:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
    MAC_BITBAND->CSR7_TIE = 0u;
    5620:	f240 0300 	movw	r3, #0
    5624:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5628:	f04f 0200 	mov.w	r2, #0
    562c:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700

    g_mss_mac.listener = listener;
    5630:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5634:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5638:	687a      	ldr	r2, [r7, #4]
    563a:	66da      	str	r2, [r3, #108]	; 0x6c

	if( listener != NULL_callback ) {
    563c:	f240 6328 	movw	r3, #1576	; 0x628
    5640:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5644:	681b      	ldr	r3, [r3, #0]
    5646:	687a      	ldr	r2, [r7, #4]
    5648:	429a      	cmp	r2, r3
    564a:	d00f      	beq.n	566c <MSS_MAC_set_callback+0x64>
		/* enable tx and rx interrupts */
        MAC_BITBAND->CSR7_RIE = 1u;
    564c:	f240 0300 	movw	r3, #0
    5650:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5654:	f04f 0201 	mov.w	r2, #1
    5658:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
        MAC_BITBAND->CSR7_TIE = 1u;
    565c:	f240 0300 	movw	r3, #0
    5660:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5664:	f04f 0201 	mov.w	r2, #1
    5668:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700
	}
}
    566c:	f107 070c 	add.w	r7, r7, #12
    5670:	46bd      	mov	sp, r7
    5672:	bc80      	pop	{r7}
    5674:	4770      	bx	lr
    5676:	bf00      	nop

00005678 <MSS_MAC_last_error>:
const int8_t*
MSS_MAC_last_error
(
    void
)
{
    5678:	b480      	push	{r7}
    567a:	b083      	sub	sp, #12
    567c:	af00      	add	r7, sp, #0
	int8_t error_msg_nb;
    const int8_t* returnvalue;

	error_msg_nb = -(g_mss_mac.last_error);
    567e:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5682:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5686:	795b      	ldrb	r3, [r3, #5]
    5688:	f1c3 0300 	rsb	r3, r3, #0
    568c:	70fb      	strb	r3, [r7, #3]
	if( error_msg_nb >= ERROR_MESSAGE_COUNT ) {
    568e:	f997 3003 	ldrsb.w	r3, [r7, #3]
    5692:	2b07      	cmp	r3, #7
    5694:	dd05      	ble.n	56a2 <MSS_MAC_last_error+0x2a>
		returnvalue = unknown_error;
    5696:	f24b 63f0 	movw	r3, #46832	; 0xb6f0
    569a:	f2c0 0301 	movt	r3, #1
    569e:	607b      	str	r3, [r7, #4]
    56a0:	e00d      	b.n	56be <MSS_MAC_last_error+0x46>
	} else {
		returnvalue = ErrorMessages[error_msg_nb];
    56a2:	f24b 7200 	movw	r2, #46848	; 0xb700
    56a6:	f2c0 0201 	movt	r2, #1
    56aa:	f997 1003 	ldrsb.w	r1, [r7, #3]
    56ae:	460b      	mov	r3, r1
    56b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    56b4:	440b      	add	r3, r1
    56b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    56ba:	4413      	add	r3, r2
    56bc:	607b      	str	r3, [r7, #4]
	}
	return returnvalue;
    56be:	687b      	ldr	r3, [r7, #4]
}
    56c0:	4618      	mov	r0, r3
    56c2:	f107 070c 	add.w	r7, r7, #12
    56c6:	46bd      	mov	sp, r7
    56c8:	bc80      	pop	{r7}
    56ca:	4770      	bx	lr

000056cc <MSS_MAC_get_statistics>:
uint32_t
MSS_MAC_get_statistics
(
    mss_mac_statistics_id_t stat_id
)
{
    56cc:	b480      	push	{r7}
    56ce:	b085      	sub	sp, #20
    56d0:	af00      	add	r7, sp, #0
    56d2:	4603      	mov	r3, r0
    56d4:	71fb      	strb	r3, [r7, #7]
    uint32_t returnval = 0u;
    56d6:	f04f 0300 	mov.w	r3, #0
    56da:	60fb      	str	r3, [r7, #12]

	switch( stat_id ) {
    56dc:	79fb      	ldrb	r3, [r7, #7]
    56de:	2b11      	cmp	r3, #17
    56e0:	f200 8147 	bhi.w	5972 <MSS_MAC_get_statistics+0x2a6>
    56e4:	a201      	add	r2, pc, #4	; (adr r2, 56ec <MSS_MAC_get_statistics+0x20>)
    56e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    56ea:	bf00      	nop
    56ec:	00005735 	.word	0x00005735
    56f0:	00005755 	.word	0x00005755
    56f4:	00005775 	.word	0x00005775
    56f8:	00005795 	.word	0x00005795
    56fc:	000057b5 	.word	0x000057b5
    5700:	000057d5 	.word	0x000057d5
    5704:	000057f5 	.word	0x000057f5
    5708:	00005815 	.word	0x00005815
    570c:	00005835 	.word	0x00005835
    5710:	00005855 	.word	0x00005855
    5714:	00005875 	.word	0x00005875
    5718:	00005895 	.word	0x00005895
    571c:	000058b5 	.word	0x000058b5
    5720:	000058d5 	.word	0x000058d5
    5724:	000058f5 	.word	0x000058f5
    5728:	00005915 	.word	0x00005915
    572c:	00005935 	.word	0x00005935
    5730:	00005955 	.word	0x00005955
	case MSS_MAC_RX_INTERRUPTS:
		returnval = g_mss_mac.statistics.rx_interrupts;
    5734:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5738:	f2c2 0300 	movt	r3, #8192	; 0x2000
    573c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    5740:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5744:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    5748:	ea4f 6303 	mov.w	r3, r3, lsl #24
    574c:	ea43 0302 	orr.w	r3, r3, r2
    5750:	60fb      	str	r3, [r7, #12]
        break;
    5752:	e10e      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FILTERING_FAIL:
		returnval = g_mss_mac.statistics.rx_filtering_fail;
    5754:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5758:	f2c2 0300 	movt	r3, #8192	; 0x2000
    575c:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    5760:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5764:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    5768:	ea4f 6303 	mov.w	r3, r3, lsl #24
    576c:	ea43 0302 	orr.w	r3, r3, r2
    5770:	60fb      	str	r3, [r7, #12]
        break;
    5772:	e0fe      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_DESCRIPTOR_ERROR:
		returnval = g_mss_mac.statistics.rx_descriptor_error;
    5774:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5778:	f2c2 0300 	movt	r3, #8192	; 0x2000
    577c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    5780:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5784:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    5788:	ea4f 6303 	mov.w	r3, r3, lsl #24
    578c:	ea43 0302 	orr.w	r3, r3, r2
    5790:	60fb      	str	r3, [r7, #12]
        break;
    5792:	e0ee      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_RUNT_FRAME:
		returnval = g_mss_mac.statistics.rx_runt_frame;
    5794:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5798:	f2c2 0300 	movt	r3, #8192	; 0x2000
    579c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    57a0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    57a4:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    57a8:	ea4f 6303 	mov.w	r3, r3, lsl #24
    57ac:	ea43 0302 	orr.w	r3, r3, r2
    57b0:	60fb      	str	r3, [r7, #12]
        break;
    57b2:	e0de      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_FIRST:
		returnval = g_mss_mac.statistics.rx_not_first;
    57b4:	f64a 2398 	movw	r3, #43672	; 0xaa98
    57b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57bc:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    57c0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    57c4:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    57c8:	ea4f 6303 	mov.w	r3, r3, lsl #24
    57cc:	ea43 0302 	orr.w	r3, r3, r2
    57d0:	60fb      	str	r3, [r7, #12]
        break;
    57d2:	e0ce      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_LAST:
		returnval = g_mss_mac.statistics.rx_not_last;
    57d4:	f64a 2398 	movw	r3, #43672	; 0xaa98
    57d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57dc:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    57e0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    57e4:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    57e8:	ea4f 6303 	mov.w	r3, r3, lsl #24
    57ec:	ea43 0302 	orr.w	r3, r3, r2
    57f0:	60fb      	str	r3, [r7, #12]
        break;
    57f2:	e0be      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FRAME_TOO_LONG:
		returnval = g_mss_mac.statistics.rx_frame_too_long;
    57f4:	f64a 2398 	movw	r3, #43672	; 0xaa98
    57f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57fc:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    5800:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5804:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    5808:	ea4f 6303 	mov.w	r3, r3, lsl #24
    580c:	ea43 0302 	orr.w	r3, r3, r2
    5810:	60fb      	str	r3, [r7, #12]
        break;
    5812:	e0ae      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_COLLISION_SEEN:
		returnval = g_mss_mac.statistics.rx_collision_seen;
    5814:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5818:	f2c2 0300 	movt	r3, #8192	; 0x2000
    581c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    5820:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5824:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    5828:	ea4f 6303 	mov.w	r3, r3, lsl #24
    582c:	ea43 0302 	orr.w	r3, r3, r2
    5830:	60fb      	str	r3, [r7, #12]
        break;
    5832:	e09e      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_CRC_ERROR:
		returnval = g_mss_mac.statistics.rx_crc_error;
    5834:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5838:	f2c2 0300 	movt	r3, #8192	; 0x2000
    583c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    5840:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5844:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    5848:	ea4f 6303 	mov.w	r3, r3, lsl #24
    584c:	ea43 0302 	orr.w	r3, r3, r2
    5850:	60fb      	str	r3, [r7, #12]
        break;
    5852:	e08e      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FIFO_OVERFLOW:
		returnval = g_mss_mac.statistics.rx_fifo_overflow;
    5854:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5858:	f2c2 0300 	movt	r3, #8192	; 0x2000
    585c:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    5860:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5864:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    5868:	ea4f 6303 	mov.w	r3, r3, lsl #24
    586c:	ea43 0302 	orr.w	r3, r3, r2
    5870:	60fb      	str	r3, [r7, #12]
        break;
    5872:	e07e      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_MISSED_FRAME:
		returnval = g_mss_mac.statistics.rx_missed_frame;
    5874:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5878:	f2c2 0300 	movt	r3, #8192	; 0x2000
    587c:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    5880:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5884:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    5888:	ea4f 6303 	mov.w	r3, r3, lsl #24
    588c:	ea43 0302 	orr.w	r3, r3, r2
    5890:	60fb      	str	r3, [r7, #12]
        break;
    5892:	e06e      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_INTERRUPTS:
		returnval = g_mss_mac.statistics.tx_interrupts;
    5894:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5898:	f2c2 0300 	movt	r3, #8192	; 0x2000
    589c:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    58a0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    58a4:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    58a8:	ea4f 6303 	mov.w	r3, r3, lsl #24
    58ac:	ea43 0302 	orr.w	r3, r3, r2
    58b0:	60fb      	str	r3, [r7, #12]
        break;
    58b2:	e05e      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LOSS_OF_CARRIER:
		returnval = g_mss_mac.statistics.tx_loss_of_carrier;
    58b4:	f64a 2398 	movw	r3, #43672	; 0xaa98
    58b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58bc:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    58c0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    58c4:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    58c8:	ea4f 6303 	mov.w	r3, r3, lsl #24
    58cc:	ea43 0302 	orr.w	r3, r3, r2
    58d0:	60fb      	str	r3, [r7, #12]
        break;
    58d2:	e04e      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_NO_CARRIER:
		returnval = g_mss_mac.statistics.tx_no_carrier;
    58d4:	f64a 2398 	movw	r3, #43672	; 0xaa98
    58d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58dc:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    58e0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    58e4:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    58e8:	ea4f 6303 	mov.w	r3, r3, lsl #24
    58ec:	ea43 0302 	orr.w	r3, r3, r2
    58f0:	60fb      	str	r3, [r7, #12]
        break;
    58f2:	e03e      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LATE_COLLISION:
		returnval = g_mss_mac.statistics.tx_late_collision;
    58f4:	f64a 2398 	movw	r3, #43672	; 0xaa98
    58f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58fc:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    5900:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5904:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    5908:	ea4f 6303 	mov.w	r3, r3, lsl #24
    590c:	ea43 0302 	orr.w	r3, r3, r2
    5910:	60fb      	str	r3, [r7, #12]
        break;
    5912:	e02e      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_EXCESSIVE_COLLISION:
		returnval = g_mss_mac.statistics.tx_excessive_collision;
    5914:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5918:	f2c2 0300 	movt	r3, #8192	; 0x2000
    591c:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    5920:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5924:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    5928:	ea4f 6303 	mov.w	r3, r3, lsl #24
    592c:	ea43 0302 	orr.w	r3, r3, r2
    5930:	60fb      	str	r3, [r7, #12]
        break;
    5932:	e01e      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_COLLISION_COUNT:
		returnval = g_mss_mac.statistics.tx_collision_count;
    5934:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5938:	f2c2 0300 	movt	r3, #8192	; 0x2000
    593c:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    5940:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5944:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    5948:	ea4f 6303 	mov.w	r3, r3, lsl #24
    594c:	ea43 0302 	orr.w	r3, r3, r2
    5950:	60fb      	str	r3, [r7, #12]
        break;
    5952:	e00e      	b.n	5972 <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_UNDERFLOW_ERROR:
		returnval = g_mss_mac.statistics.tx_underflow_error;
    5954:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5958:	f2c2 0300 	movt	r3, #8192	; 0x2000
    595c:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    5960:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5964:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    5968:	ea4f 6303 	mov.w	r3, r3, lsl #24
    596c:	ea43 0302 	orr.w	r3, r3, r2
    5970:	60fb      	str	r3, [r7, #12]
        break;
    default:
        break;
	}

	return returnval;
    5972:	68fb      	ldr	r3, [r7, #12]
}
    5974:	4618      	mov	r0, r3
    5976:	f107 0714 	add.w	r7, r7, #20
    597a:	46bd      	mov	sp, r7
    597c:	bc80      	pop	{r7}
    597e:	4770      	bx	lr

00005980 <MSS_MAC_prepare_rx_descriptor>:
void
MSS_MAC_prepare_rx_descriptor
(
    void
)
{
    5980:	b580      	push	{r7, lr}
    5982:	b082      	sub	sp, #8
    5984:	af00      	add	r7, sp, #0
	uint32_t desc;

	/* update counters */
	desc = g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0;
    5986:	f64a 2398 	movw	r3, #43672	; 0xaa98
    598a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    598e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5992:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5996:	f2c2 0300 	movt	r3, #8192	; 0x2000
    599a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    599e:	4413      	add	r3, r2
    59a0:	f103 0398 	add.w	r3, r3, #152	; 0x98
    59a4:	681b      	ldr	r3, [r3, #0]
    59a6:	607b      	str	r3, [r7, #4]
	if( (desc & RDES0_FF) != 0u ) {
    59a8:	687b      	ldr	r3, [r7, #4]
    59aa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
    59ae:	2b00      	cmp	r3, #0
    59b0:	d027      	beq.n	5a02 <MSS_MAC_prepare_rx_descriptor+0x82>
		g_mss_mac.statistics.rx_filtering_fail++;
    59b2:	f64a 2398 	movw	r3, #43672	; 0xaa98
    59b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59ba:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    59be:	ea4f 2212 	mov.w	r2, r2, lsr #8
    59c2:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    59c6:	ea4f 6303 	mov.w	r3, r3, lsl #24
    59ca:	ea43 0302 	orr.w	r3, r3, r2
    59ce:	f103 0201 	add.w	r2, r3, #1
    59d2:	f64a 2398 	movw	r3, #43672	; 0xaa98
    59d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59da:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    59de:	ea4f 2101 	mov.w	r1, r1, lsl #8
    59e2:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    59e6:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    59ea:	ea40 0101 	orr.w	r1, r0, r1
    59ee:	f8c3 10ec 	str.w	r1, [r3, #236]	; 0xec
    59f2:	ea4f 6212 	mov.w	r2, r2, lsr #24
    59f6:	f04f 0100 	mov.w	r1, #0
    59fa:	ea41 0202 	orr.w	r2, r1, r2
    59fe:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	}
	if( (desc & RDES0_DE) != 0u ) {
    5a02:	687b      	ldr	r3, [r7, #4]
    5a04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    5a08:	2b00      	cmp	r3, #0
    5a0a:	d027      	beq.n	5a5c <MSS_MAC_prepare_rx_descriptor+0xdc>
		g_mss_mac.statistics.rx_descriptor_error++;
    5a0c:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a14:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    5a18:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a1c:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    5a20:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a24:	ea43 0302 	orr.w	r3, r3, r2
    5a28:	f103 0201 	add.w	r2, r3, #1
    5a2c:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a34:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5a38:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5a3c:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
    5a40:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5a44:	ea40 0101 	orr.w	r1, r0, r1
    5a48:	f8c3 10f0 	str.w	r1, [r3, #240]	; 0xf0
    5a4c:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5a50:	f04f 0100 	mov.w	r1, #0
    5a54:	ea41 0202 	orr.w	r2, r1, r2
    5a58:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
	}
	if( (desc & RDES0_RF) != 0u ) {
    5a5c:	687b      	ldr	r3, [r7, #4]
    5a5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    5a62:	2b00      	cmp	r3, #0
    5a64:	d027      	beq.n	5ab6 <MSS_MAC_prepare_rx_descriptor+0x136>
		g_mss_mac.statistics.rx_runt_frame++;
    5a66:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a6e:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    5a72:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a76:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    5a7a:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a7e:	ea43 0302 	orr.w	r3, r3, r2
    5a82:	f103 0201 	add.w	r2, r3, #1
    5a86:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a8e:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5a92:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5a96:	f8d3 00f4 	ldr.w	r0, [r3, #244]	; 0xf4
    5a9a:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5a9e:	ea40 0101 	orr.w	r1, r0, r1
    5aa2:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
    5aa6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5aaa:	f04f 0100 	mov.w	r1, #0
    5aae:	ea41 0202 	orr.w	r2, r1, r2
    5ab2:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
	}
	if( (desc & RDES0_FS) == 0u ) {
    5ab6:	687b      	ldr	r3, [r7, #4]
    5ab8:	f403 7300 	and.w	r3, r3, #512	; 0x200
    5abc:	2b00      	cmp	r3, #0
    5abe:	d127      	bne.n	5b10 <MSS_MAC_prepare_rx_descriptor+0x190>
		g_mss_mac.statistics.rx_not_first++;
    5ac0:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5ac4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ac8:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    5acc:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5ad0:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    5ad4:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ad8:	ea43 0302 	orr.w	r3, r3, r2
    5adc:	f103 0201 	add.w	r2, r3, #1
    5ae0:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ae8:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5aec:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5af0:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
    5af4:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5af8:	ea40 0101 	orr.w	r1, r0, r1
    5afc:	f8c3 10f8 	str.w	r1, [r3, #248]	; 0xf8
    5b00:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5b04:	f04f 0100 	mov.w	r1, #0
    5b08:	ea41 0202 	orr.w	r2, r1, r2
    5b0c:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
	}
	if( (desc & RDES0_LS) == 0u ) {
    5b10:	687b      	ldr	r3, [r7, #4]
    5b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
    5b16:	2b00      	cmp	r3, #0
    5b18:	d127      	bne.n	5b6a <MSS_MAC_prepare_rx_descriptor+0x1ea>
		g_mss_mac.statistics.rx_not_last++;
    5b1a:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5b1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b22:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    5b26:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b2a:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    5b2e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5b32:	ea43 0302 	orr.w	r3, r3, r2
    5b36:	f103 0201 	add.w	r2, r3, #1
    5b3a:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5b3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b42:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5b46:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5b4a:	f8d3 00fc 	ldr.w	r0, [r3, #252]	; 0xfc
    5b4e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5b52:	ea40 0101 	orr.w	r1, r0, r1
    5b56:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
    5b5a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5b5e:	f04f 0100 	mov.w	r1, #0
    5b62:	ea41 0202 	orr.w	r2, r1, r2
    5b66:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
	}
	if( (desc & RDES0_TL) != 0u ) {
    5b6a:	687b      	ldr	r3, [r7, #4]
    5b6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
    5b70:	2b00      	cmp	r3, #0
    5b72:	d027      	beq.n	5bc4 <MSS_MAC_prepare_rx_descriptor+0x244>
		g_mss_mac.statistics.rx_frame_too_long++;
    5b74:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b7c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    5b80:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b84:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    5b88:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5b8c:	ea43 0302 	orr.w	r3, r3, r2
    5b90:	f103 0201 	add.w	r2, r3, #1
    5b94:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b9c:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5ba0:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5ba4:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
    5ba8:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5bac:	ea40 0101 	orr.w	r1, r0, r1
    5bb0:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    5bb4:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5bb8:	f04f 0100 	mov.w	r1, #0
    5bbc:	ea41 0202 	orr.w	r2, r1, r2
    5bc0:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
	}
	if( (desc & RDES0_CS) != 0u ) {
    5bc4:	687b      	ldr	r3, [r7, #4]
    5bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5bca:	2b00      	cmp	r3, #0
    5bcc:	d027      	beq.n	5c1e <MSS_MAC_prepare_rx_descriptor+0x29e>
		g_mss_mac.statistics.rx_collision_seen++;
    5bce:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bd6:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    5bda:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5bde:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    5be2:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5be6:	ea43 0302 	orr.w	r3, r3, r2
    5bea:	f103 0201 	add.w	r2, r3, #1
    5bee:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bf6:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5bfa:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5bfe:	f8d3 0104 	ldr.w	r0, [r3, #260]	; 0x104
    5c02:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5c06:	ea40 0101 	orr.w	r1, r0, r1
    5c0a:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
    5c0e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5c12:	f04f 0100 	mov.w	r1, #0
    5c16:	ea41 0202 	orr.w	r2, r1, r2
    5c1a:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	}
	if( (desc & RDES0_CE) != 0u ) {
    5c1e:	687b      	ldr	r3, [r7, #4]
    5c20:	f003 0302 	and.w	r3, r3, #2
    5c24:	2b00      	cmp	r3, #0
    5c26:	d027      	beq.n	5c78 <MSS_MAC_prepare_rx_descriptor+0x2f8>
		g_mss_mac.statistics.rx_crc_error++;
    5c28:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c30:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    5c34:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c38:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    5c3c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c40:	ea43 0302 	orr.w	r3, r3, r2
    5c44:	f103 0201 	add.w	r2, r3, #1
    5c48:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c50:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5c54:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5c58:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
    5c5c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5c60:	ea40 0101 	orr.w	r1, r0, r1
    5c64:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
    5c68:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5c6c:	f04f 0100 	mov.w	r1, #0
    5c70:	ea41 0202 	orr.w	r2, r1, r2
    5c74:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
	}

	desc = MAC->CSR8;
    5c78:	f243 0300 	movw	r3, #12288	; 0x3000
    5c7c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5c82:	607b      	str	r3, [r7, #4]
	g_mss_mac.statistics.rx_fifo_overflow +=
    5c84:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c8c:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    5c90:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c94:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    5c98:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c9c:	ea43 0302 	orr.w	r3, r3, r2
    5ca0:	461a      	mov	r2, r3
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
    5ca2:	6879      	ldr	r1, [r7, #4]
    5ca4:	f240 0300 	movw	r3, #0
    5ca8:	f6c1 73fe 	movt	r3, #8190	; 0x1ffe
    5cac:	ea01 0303 	and.w	r3, r1, r3
    5cb0:	ea4f 4353 	mov.w	r3, r3, lsr #17
	if( (desc & RDES0_CE) != 0u ) {
		g_mss_mac.statistics.rx_crc_error++;
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
    5cb4:	441a      	add	r2, r3
    5cb6:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5cbe:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5cc2:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5cc6:	f8d3 010c 	ldr.w	r0, [r3, #268]	; 0x10c
    5cca:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5cce:	ea40 0101 	orr.w	r1, r0, r1
    5cd2:	f8c3 110c 	str.w	r1, [r3, #268]	; 0x10c
    5cd6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5cda:	f04f 0100 	mov.w	r1, #0
    5cde:	ea41 0202 	orr.w	r2, r1, r2
    5ce2:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    5ce6:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5cea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5cee:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    5cf2:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5cf6:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    5cfa:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5cfe:	ea43 0302 	orr.w	r3, r3, r2
    5d02:	461a      	mov	r2, r3
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));
    5d04:	687b      	ldr	r3, [r7, #4]
    5d06:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5d0a:	f423 037e 	bic.w	r3, r3, #16646144	; 0xfe0000
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    5d0e:	441a      	add	r2, r3
    5d10:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d18:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5d1c:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5d20:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
    5d24:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5d28:	ea40 0101 	orr.w	r1, r0, r1
    5d2c:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
    5d30:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5d34:	f04f 0100 	mov.w	r1, #0
    5d38:	ea41 0202 	orr.w	r2, r1, r2
    5d3c:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));

	/* Give ownership of descriptor to the MAC */
	g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 = RDES0_OWN;
    5d40:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d48:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5d4c:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5d50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d54:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5d58:	4413      	add	r3, r2
    5d5a:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5d5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    5d62:	601a      	str	r2, [r3, #0]
	g_mss_mac.rx_desc_index = (g_mss_mac.rx_desc_index + 1u) % RX_RING_SIZE;
    5d64:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5d68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    5d70:	f103 0101 	add.w	r1, r3, #1
    5d74:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    5d78:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    5d7c:	fba3 2301 	umull	r2, r3, r3, r1
    5d80:	ea4f 0293 	mov.w	r2, r3, lsr #2
    5d84:	4613      	mov	r3, r2
    5d86:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5d8a:	4413      	add	r3, r2
    5d8c:	ebc3 0201 	rsb	r2, r3, r1
    5d90:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d98:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	/* Start receive */
    MAC_start_receiving();
    5d9c:	f000 fa28 	bl	61f0 <MAC_start_receiving>
}
    5da0:	f107 0708 	add.w	r7, r7, #8
    5da4:	46bd      	mov	sp, r7
    5da6:	bd80      	pop	{r7, pc}

00005da8 <MAC_send_setup_frame>:
static int32_t
MAC_send_setup_frame
(
    void
)
{
    5da8:	b580      	push	{r7, lr}
    5daa:	b0be      	sub	sp, #248	; 0xf8
    5dac:	af00      	add	r7, sp, #0
	uint8_t *data;
	int32_t a,b,c,d;
	int32_t ret;

    /* prepare descriptor */
	descriptor.descriptor_0 = TDES0_OWN;
    5dae:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    5db2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	descriptor.descriptor_1 = TDES1_SET | TDES1_TER |
    5db6:	f240 03c0 	movw	r3, #192	; 0xc0
    5dba:	f6c0 2300 	movt	r3, #2560	; 0xa00
    5dbe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
		(sizeof(frame_data) << TDES1_TBS1_OFFSET);

	if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) == 0u ) {
    5dc2:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5dca:	791b      	ldrb	r3, [r3, #4]
    5dcc:	f003 0302 	and.w	r3, r3, #2
    5dd0:	2b00      	cmp	r3, #0
    5dd2:	d105      	bne.n	5de0 <MAC_send_setup_frame+0x38>
		descriptor.descriptor_1 |= TDES1_FT0;
    5dd4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
    5dd8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    5ddc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	}

	descriptor.buffer_1 = (uint32_t)frame_data;
    5de0:	f107 0304 	add.w	r3, r7, #4
    5de4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	descriptor.buffer_2 = 0u;
    5de8:	f04f 0300 	mov.w	r3, #0
    5dec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* prepare frame */
    if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    5df0:	f64a 2398 	movw	r3, #43672	; 0xaa98
    5df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5df8:	791b      	ldrb	r3, [r3, #4]
    5dfa:	f003 0302 	and.w	r3, r3, #2
    5dfe:	2b00      	cmp	r3, #0
    5e00:	d00c      	beq.n	5e1c <MAC_send_setup_frame+0x74>
    	b = 0;
    5e02:	f04f 0300 	mov.w	r3, #0
    5e06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 12;
    5e0a:	f04f 030c 	mov.w	r3, #12
    5e0e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 90;
    5e12:	f04f 035a 	mov.w	r3, #90	; 0x5a
    5e16:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    5e1a:	e00b      	b.n	5e34 <MAC_send_setup_frame+0x8c>
    } else {
    	b = 156;
    5e1c:	f04f 039c 	mov.w	r3, #156	; 0x9c
    5e20:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 0;
    5e24:	f04f 0300 	mov.w	r3, #0
    5e28:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 64;
    5e2c:	f04f 0340 	mov.w	r3, #64	; 0x40
    5e30:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    }

   	data = g_mss_mac.mac_address;
    5e34:	4bb4      	ldr	r3, [pc, #720]	; (6108 <MAC_send_setup_frame+0x360>)
    5e36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
   	frame_data[b] = data[0];
    5e3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5e3e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5e42:	7812      	ldrb	r2, [r2, #0]
    5e44:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5e48:	440b      	add	r3, r1
    5e4a:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+1] = data[1];
    5e4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5e52:	f103 0301 	add.w	r3, r3, #1
    5e56:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5e5a:	f102 0201 	add.w	r2, r2, #1
    5e5e:	7812      	ldrb	r2, [r2, #0]
    5e60:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5e64:	440b      	add	r3, r1
    5e66:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+4] = data[2];
    5e6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5e6e:	f103 0304 	add.w	r3, r3, #4
    5e72:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5e76:	f102 0202 	add.w	r2, r2, #2
    5e7a:	7812      	ldrb	r2, [r2, #0]
    5e7c:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5e80:	440b      	add	r3, r1
    5e82:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+5] = data[3];
    5e86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5e8a:	f103 0305 	add.w	r3, r3, #5
    5e8e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5e92:	f102 0203 	add.w	r2, r2, #3
    5e96:	7812      	ldrb	r2, [r2, #0]
    5e98:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5e9c:	440b      	add	r3, r1
    5e9e:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+8] = data[4];
    5ea2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5ea6:	f103 0308 	add.w	r3, r3, #8
    5eaa:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5eae:	f102 0204 	add.w	r2, r2, #4
    5eb2:	7812      	ldrb	r2, [r2, #0]
    5eb4:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5eb8:	440b      	add	r3, r1
    5eba:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+9] = data[5];
    5ebe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5ec2:	f103 0309 	add.w	r3, r3, #9
    5ec6:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5eca:	f102 0205 	add.w	r2, r2, #5
    5ece:	7812      	ldrb	r2, [r2, #0]
    5ed0:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5ed4:	440b      	add	r3, r1
    5ed6:	f803 2cf4 	strb.w	r2, [r3, #-244]

   	data = g_mss_mac.mac_filter_data;
    5eda:	4b8c      	ldr	r3, [pc, #560]	; (610c <MAC_send_setup_frame+0x364>)
    5edc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    for( a = 0; a < c; ) {
    5ee0:	f04f 0300 	mov.w	r3, #0
    5ee4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    5ee8:	e081      	b.n	5fee <MAC_send_setup_frame+0x246>
		frame_data[d] = data[a++];
    5eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5eee:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5ef2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5ef6:	440a      	add	r2, r1
    5ef8:	7812      	ldrb	r2, [r2, #0]
    5efa:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5efe:	440b      	add	r3, r1
    5f00:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5f04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5f08:	f103 0301 	add.w	r3, r3, #1
    5f0c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+1] = data[a++];
    5f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5f14:	f103 0301 	add.w	r3, r3, #1
    5f18:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5f1c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5f20:	440a      	add	r2, r1
    5f22:	7812      	ldrb	r2, [r2, #0]
    5f24:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5f28:	440b      	add	r3, r1
    5f2a:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5f2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5f32:	f103 0301 	add.w	r3, r3, #1
    5f36:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+4] = data[a++];
    5f3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5f3e:	f103 0304 	add.w	r3, r3, #4
    5f42:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5f46:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5f4a:	440a      	add	r2, r1
    5f4c:	7812      	ldrb	r2, [r2, #0]
    5f4e:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5f52:	440b      	add	r3, r1
    5f54:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5f58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5f5c:	f103 0301 	add.w	r3, r3, #1
    5f60:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+5] = data[a++];
    5f64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5f68:	f103 0305 	add.w	r3, r3, #5
    5f6c:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5f70:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5f74:	440a      	add	r2, r1
    5f76:	7812      	ldrb	r2, [r2, #0]
    5f78:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5f7c:	440b      	add	r3, r1
    5f7e:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5f82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5f86:	f103 0301 	add.w	r3, r3, #1
    5f8a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+8] = data[a++];
    5f8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5f92:	f103 0308 	add.w	r3, r3, #8
    5f96:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5f9a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5f9e:	440a      	add	r2, r1
    5fa0:	7812      	ldrb	r2, [r2, #0]
    5fa2:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5fa6:	440b      	add	r3, r1
    5fa8:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5fac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5fb0:	f103 0301 	add.w	r3, r3, #1
    5fb4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+9] = data[a++];
    5fb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5fbc:	f103 0309 	add.w	r3, r3, #9
    5fc0:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5fc4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5fc8:	440a      	add	r2, r1
    5fca:	7812      	ldrb	r2, [r2, #0]
    5fcc:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5fd0:	440b      	add	r3, r1
    5fd2:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5fd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5fda:	f103 0301 	add.w	r3, r3, #1
    5fde:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	d += 12;
    5fe2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5fe6:	f103 030c 	add.w	r3, r3, #12
    5fea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   	frame_data[b+5] = data[3];
   	frame_data[b+8] = data[4];
   	frame_data[b+9] = data[5];

   	data = g_mss_mac.mac_filter_data;
    for( a = 0; a < c; ) {
    5fee:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
    5ff2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
    5ff6:	429a      	cmp	r2, r3
    5ff8:	f6ff af77 	blt.w	5eea <MAC_send_setup_frame+0x142>
	   	frame_data[d+9] = data[a++];
	   	d += 12;
	}

	/* Stop transmission */
    ret = MAC_stop_transmission();
    5ffc:	f000 f88a 	bl	6114 <MAC_stop_transmission>
    6000:	4603      	mov	r3, r0
    6002:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    6006:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    600a:	2b00      	cmp	r3, #0
    600c:	d00a      	beq.n	6024 <MAC_send_setup_frame+0x27c>
    600e:	f04f 0328 	mov.w	r3, #40	; 0x28
    6012:	f383 8811 	msr	BASEPRI, r3
    6016:	f3bf 8f6f 	isb	sy
    601a:	f3bf 8f4f 	dsb	sy
    601e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    6022:	e7fe      	b.n	6022 <MAC_send_setup_frame+0x27a>

    ret = MAC_stop_receiving();
    6024:	f000 f8b4 	bl	6190 <MAC_stop_receiving>
    6028:	4603      	mov	r3, r0
    602a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    602e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    6032:	2b00      	cmp	r3, #0
    6034:	d00a      	beq.n	604c <MAC_send_setup_frame+0x2a4>
    6036:	f04f 0328 	mov.w	r3, #40	; 0x28
    603a:	f383 8811 	msr	BASEPRI, r3
    603e:	f3bf 8f6f 	isb	sy
    6042:	f3bf 8f4f 	dsb	sy
    6046:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    604a:	e7fe      	b.n	604a <MAC_send_setup_frame+0x2a2>

    /* Set descriptor */
    MAC->CSR4 = (uint32_t)&descriptor;
    604c:	f243 0300 	movw	r3, #12288	; 0x3000
    6050:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6054:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
    6058:	621a      	str	r2, [r3, #32]

	/* Start transmission */
    MAC_start_transmission();
    605a:	f000 f88b 	bl	6174 <MAC_start_transmission>

    /* Wait until transmission over */
    ret = MAC_OK;
    605e:	f04f 0300 	mov.w	r3, #0
    6062:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );
    6066:	f242 7010 	movw	r0, #10000	; 0x2710
    606a:	f000 f921 	bl	62b0 <MAC_set_time_out>

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    606e:	e00f      	b.n	6090 <MAC_send_setup_frame+0x2e8>
    	CSR5_TS_SUSPENDED) && (MAC_OK == ret) )
    {
    	/* transmit poll demand */
    	MAC->CSR1 = 1u;
    6070:	f243 0300 	movw	r3, #12288	; 0x3000
    6074:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6078:	f04f 0201 	mov.w	r2, #1
    607c:	609a      	str	r2, [r3, #8]
    	if( MAC_get_time_out() == 0u ) {
    607e:	f000 f93f 	bl	6300 <MAC_get_time_out>
    6082:	4603      	mov	r3, r0
    6084:	2b00      	cmp	r3, #0
    6086:	d103      	bne.n	6090 <MAC_send_setup_frame+0x2e8>
    		ret = MAC_TIME_OUT;
    6088:	f06f 0305 	mvn.w	r3, #5
    608c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

    /* Wait until transmission over */
    ret = MAC_OK;
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    6090:	f243 0300 	movw	r3, #12288	; 0x3000
    6094:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    609a:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    609e:	ea4f 5313 	mov.w	r3, r3, lsr #20
    60a2:	2b06      	cmp	r3, #6
    60a4:	d003      	beq.n	60ae <MAC_send_setup_frame+0x306>
    60a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    60aa:	2b00      	cmp	r3, #0
    60ac:	d0e0      	beq.n	6070 <MAC_send_setup_frame+0x2c8>
    	if( MAC_get_time_out() == 0u ) {
    		ret = MAC_TIME_OUT;
    	}
    }

	MAC_CHECK( MAC_stop_transmission() == MAC_OK, MAC_FAIL );
    60ae:	f000 f831 	bl	6114 <MAC_stop_transmission>
    60b2:	4603      	mov	r3, r0
    60b4:	2b00      	cmp	r3, #0
    60b6:	d016      	beq.n	60e6 <MAC_send_setup_frame+0x33e>
    60b8:	f64a 2398 	movw	r3, #43672	; 0xaa98
    60bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60c0:	f04f 32ff 	mov.w	r2, #4294967295
    60c4:	715a      	strb	r2, [r3, #5]
    60c6:	f000 f825 	bl	6114 <MAC_stop_transmission>
    60ca:	4603      	mov	r3, r0
    60cc:	2b00      	cmp	r3, #0
    60ce:	d00a      	beq.n	60e6 <MAC_send_setup_frame+0x33e>
    60d0:	f04f 0328 	mov.w	r3, #40	; 0x28
    60d4:	f383 8811 	msr	BASEPRI, r3
    60d8:	f3bf 8f6f 	isb	sy
    60dc:	f3bf 8f4f 	dsb	sy
    60e0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    60e4:	e7fe      	b.n	60e4 <MAC_send_setup_frame+0x33c>

    /* Set tx descriptor */
    MAC->CSR4 = (uint32_t)g_mss_mac.tx_descriptors;
    60e6:	f243 0300 	movw	r3, #12288	; 0x3000
    60ea:	f2c4 0300 	movt	r3, #16384	; 0x4000
    60ee:	4a08      	ldr	r2, [pc, #32]	; (6110 <MAC_send_setup_frame+0x368>)
    60f0:	621a      	str	r2, [r3, #32]

    /* Start receiving and transmission */
    MAC_start_receiving();
    60f2:	f000 f87d 	bl	61f0 <MAC_start_receiving>
    MAC_start_transmission();
    60f6:	f000 f83d 	bl	6174 <MAC_start_transmission>

    return ret;
    60fa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
}
    60fe:	4618      	mov	r0, r3
    6100:	f107 07f8 	add.w	r7, r7, #248	; 0xf8
    6104:	46bd      	mov	sp, r7
    6106:	bd80      	pop	{r7, pc}
    6108:	2000aa9e 	.word	0x2000aa9e
    610c:	2000aaa4 	.word	0x2000aaa4
    6110:	2000ab0c 	.word	0x2000ab0c

00006114 <MAC_stop_transmission>:
static int32_t
MAC_stop_transmission
(
    void
)
{
    6114:	b580      	push	{r7, lr}
    6116:	b082      	sub	sp, #8
    6118:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    611a:	f04f 0300 	mov.w	r3, #0
    611e:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    6120:	f242 7010 	movw	r0, #10000	; 0x2710
    6124:	f000 f8c4 	bl	62b0 <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    6128:	e00f      	b.n	614a <MAC_stop_transmission+0x36>
		CSR5_TS_STOPPED) && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_ST = 0u;
    612a:	f240 0300 	movw	r3, #0
    612e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6132:	f04f 0200 	mov.w	r2, #0
    6136:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
    	if( MAC_get_time_out() == 0u ) {
    613a:	f000 f8e1 	bl	6300 <MAC_get_time_out>
    613e:	4603      	mov	r3, r0
    6140:	2b00      	cmp	r3, #0
    6142:	d102      	bne.n	614a <MAC_stop_transmission+0x36>
    		retval = MAC_TIME_OUT;
    6144:	f06f 0305 	mvn.w	r3, #5
    6148:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    614a:	f243 0300 	movw	r3, #12288	; 0x3000
    614e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6154:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    6158:	ea4f 5313 	mov.w	r3, r3, lsr #20
    615c:	2b00      	cmp	r3, #0
    615e:	d002      	beq.n	6166 <MAC_stop_transmission+0x52>
    6160:	687b      	ldr	r3, [r7, #4]
    6162:	2b00      	cmp	r3, #0
    6164:	d0e1      	beq.n	612a <MAC_stop_transmission+0x16>
    	MAC_BITBAND->CSR6_ST = 0u;
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}
	return retval;
    6166:	687b      	ldr	r3, [r7, #4]
}
    6168:	4618      	mov	r0, r3
    616a:	f107 0708 	add.w	r7, r7, #8
    616e:	46bd      	mov	sp, r7
    6170:	bd80      	pop	{r7, pc}
    6172:	bf00      	nop

00006174 <MAC_start_transmission>:
static void
MAC_start_transmission
(
    void
)
{
    6174:	b480      	push	{r7}
    6176:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_ST = 1u;
    6178:	f240 0300 	movw	r3, #0
    617c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6180:	f04f 0201 	mov.w	r2, #1
    6184:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
}
    6188:	46bd      	mov	sp, r7
    618a:	bc80      	pop	{r7}
    618c:	4770      	bx	lr
    618e:	bf00      	nop

00006190 <MAC_stop_receiving>:
static int32_t
MAC_stop_receiving
(
    void
)
{
    6190:	b580      	push	{r7, lr}
    6192:	b082      	sub	sp, #8
    6194:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    6196:	f04f 0300 	mov.w	r3, #0
    619a:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    619c:	f242 7010 	movw	r0, #10000	; 0x2710
    61a0:	f000 f886 	bl	62b0 <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    61a4:	e00f      	b.n	61c6 <MAC_stop_receiving+0x36>
            && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_SR = 0u;
    61a6:	f240 0300 	movw	r3, #0
    61aa:	f2c4 2306 	movt	r3, #16902	; 0x4206
    61ae:	f04f 0200 	mov.w	r2, #0
    61b2:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
    	if( MAC_get_time_out() == 0u ) {
    61b6:	f000 f8a3 	bl	6300 <MAC_get_time_out>
    61ba:	4603      	mov	r3, r0
    61bc:	2b00      	cmp	r3, #0
    61be:	d102      	bne.n	61c6 <MAC_stop_receiving+0x36>
    		retval = MAC_TIME_OUT;
    61c0:	f06f 0305 	mvn.w	r3, #5
    61c4:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    61c6:	f243 0300 	movw	r3, #12288	; 0x3000
    61ca:	f2c4 0300 	movt	r3, #16384	; 0x4000
    61ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    61d0:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
    61d4:	ea4f 4353 	mov.w	r3, r3, lsr #17
    61d8:	2b00      	cmp	r3, #0
    61da:	d002      	beq.n	61e2 <MAC_stop_receiving+0x52>
    61dc:	687b      	ldr	r3, [r7, #4]
    61de:	2b00      	cmp	r3, #0
    61e0:	d0e1      	beq.n	61a6 <MAC_stop_receiving+0x16>
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}

	return retval;
    61e2:	687b      	ldr	r3, [r7, #4]
}
    61e4:	4618      	mov	r0, r3
    61e6:	f107 0708 	add.w	r7, r7, #8
    61ea:	46bd      	mov	sp, r7
    61ec:	bd80      	pop	{r7, pc}
    61ee:	bf00      	nop

000061f0 <MAC_start_receiving>:
static void
MAC_start_receiving
(
    void
)
{
    61f0:	b480      	push	{r7}
    61f2:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_SR = 1u;
    61f4:	f240 0300 	movw	r3, #0
    61f8:	f2c4 2306 	movt	r3, #16902	; 0x4206
    61fc:	f04f 0201 	mov.w	r2, #1
    6200:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
}
    6204:	46bd      	mov	sp, r7
    6206:	bc80      	pop	{r7}
    6208:	4770      	bx	lr
    620a:	bf00      	nop

0000620c <MAC_dismiss_bad_frames>:
static int32_t
MAC_dismiss_bad_frames
(
    void
)
{
    620c:	b580      	push	{r7, lr}
    620e:	b082      	sub	sp, #8
    6210:	af00      	add	r7, sp, #0
	int32_t dc = 0;
    6212:	f04f 0300 	mov.w	r3, #0
    6216:	603b      	str	r3, [r7, #0]
	int8_t cont = 1;
    6218:	f04f 0301 	mov.w	r3, #1
    621c:	71fb      	strb	r3, [r7, #7]

	if( MAC_BITBAND->CSR6_PB != 0u ) {
    621e:	f240 0300 	movw	r3, #0
    6222:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6226:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    622a:	2b00      	cmp	r3, #0
    622c:	d023      	beq.n	6276 <MAC_dismiss_bad_frames+0x6a>
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
    622e:	f04f 0300 	mov.w	r3, #0
    6232:	71fb      	strb	r3, [r7, #7]
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    6234:	e020      	b.n	6278 <MAC_dismiss_bad_frames+0x6c>
            RDES0_OWN) == 0u) && (cont == 1) ) /* Host owns this descriptor */
    {
    	/* check error summary */
    	if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    6236:	f64a 2398 	movw	r3, #43672	; 0xaa98
    623a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    623e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    6242:	f64a 2398 	movw	r3, #43672	; 0xaa98
    6246:	f2c2 0300 	movt	r3, #8192	; 0x2000
    624a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    624e:	4413      	add	r3, r2
    6250:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6254:	681b      	ldr	r3, [r3, #0]
    6256:	f403 4303 	and.w	r3, r3, #33536	; 0x8300
    625a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    625e:	d006      	beq.n	626e <MAC_dismiss_bad_frames+0x62>
    		(RDES0_ES | RDES0_LS | RDES0_FS)) != (RDES0_LS | RDES0_FS) )
    	{
    		MSS_MAC_prepare_rx_descriptor();
    6260:	f7ff fb8e 	bl	5980 <MSS_MAC_prepare_rx_descriptor>
    		dc++;
    6264:	683b      	ldr	r3, [r7, #0]
    6266:	f103 0301 	add.w	r3, r3, #1
    626a:	603b      	str	r3, [r7, #0]
    626c:	e004      	b.n	6278 <MAC_dismiss_bad_frames+0x6c>
    	}
        else
        {
    		cont = 0;
    626e:	f04f 0300 	mov.w	r3, #0
    6272:	71fb      	strb	r3, [r7, #7]
    6274:	e000      	b.n	6278 <MAC_dismiss_bad_frames+0x6c>
	if( MAC_BITBAND->CSR6_PB != 0u ) {
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    6276:	bf00      	nop
    6278:	f64a 2398 	movw	r3, #43672	; 0xaa98
    627c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6280:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    6284:	f64a 2398 	movw	r3, #43672	; 0xaa98
    6288:	f2c2 0300 	movt	r3, #8192	; 0x2000
    628c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6290:	4413      	add	r3, r2
    6292:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6296:	681b      	ldr	r3, [r3, #0]
    6298:	2b00      	cmp	r3, #0
    629a:	db03      	blt.n	62a4 <MAC_dismiss_bad_frames+0x98>
    629c:	f997 3007 	ldrsb.w	r3, [r7, #7]
    62a0:	2b01      	cmp	r3, #1
    62a2:	d0c8      	beq.n	6236 <MAC_dismiss_bad_frames+0x2a>
        {
    		cont = 0;
    	}
    }

	return dc;
    62a4:	683b      	ldr	r3, [r7, #0]
}
    62a6:	4618      	mov	r0, r3
    62a8:	f107 0708 	add.w	r7, r7, #8
    62ac:	46bd      	mov	sp, r7
    62ae:	bd80      	pop	{r7, pc}

000062b0 <MAC_set_time_out>:
static void
MAC_set_time_out
(
    uint32_t time_out
)
{
    62b0:	b480      	push	{r7}
    62b2:	b083      	sub	sp, #12
    62b4:	af00      	add	r7, sp, #0
    62b6:	6078      	str	r0, [r7, #4]
	g_mss_mac.time_out_value = (time_out * 122u) / 10u;
    62b8:	687b      	ldr	r3, [r7, #4]
    62ba:	f04f 027a 	mov.w	r2, #122	; 0x7a
    62be:	fb02 f203 	mul.w	r2, r2, r3
    62c2:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    62c6:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    62ca:	fba3 1302 	umull	r1, r3, r3, r2
    62ce:	ea4f 02d3 	mov.w	r2, r3, lsr #3
    62d2:	f64a 2398 	movw	r3, #43672	; 0xaa98
    62d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62da:	669a      	str	r2, [r3, #104]	; 0x68

	g_mss_mac.last_timer_value = (uint16_t)( MAC->CSR11 & CSR11_TIM_MASK );
    62dc:	f243 0300 	movw	r3, #12288	; 0x3000
    62e0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    62e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    62e6:	b29a      	uxth	r2, r3
    62e8:	f64a 2398 	movw	r3, #43672	; 0xaa98
    62ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62f0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
}
    62f4:	f107 070c 	add.w	r7, r7, #12
    62f8:	46bd      	mov	sp, r7
    62fa:	bc80      	pop	{r7}
    62fc:	4770      	bx	lr
    62fe:	bf00      	nop

00006300 <MAC_get_time_out>:
static uint32_t
MAC_get_time_out
(
    void
)
{
    6300:	b480      	push	{r7}
    6302:	b083      	sub	sp, #12
    6304:	af00      	add	r7, sp, #0
	uint32_t timer;
	uint32_t time = 0u;
    6306:	f04f 0300 	mov.w	r3, #0
    630a:	607b      	str	r3, [r7, #4]

	timer = ( MAC->CSR11 & CSR11_TIM_MASK );
    630c:	f243 0300 	movw	r3, #12288	; 0x3000
    6310:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6314:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    6316:	ea4f 4303 	mov.w	r3, r3, lsl #16
    631a:	ea4f 4313 	mov.w	r3, r3, lsr #16
    631e:	603b      	str	r3, [r7, #0]

	if( timer > g_mss_mac.last_timer_value ) {
    6320:	f64a 2398 	movw	r3, #43672	; 0xaa98
    6324:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6328:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    632c:	461a      	mov	r2, r3
    632e:	683b      	ldr	r3, [r7, #0]
    6330:	429a      	cmp	r2, r3
    6332:	d202      	bcs.n	633a <MAC_get_time_out+0x3a>
		time = 0x0000ffffUL;
    6334:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6338:	607b      	str	r3, [r7, #4]
	}
	time += g_mss_mac.last_timer_value - timer;
    633a:	f64a 2398 	movw	r3, #43672	; 0xaa98
    633e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6342:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    6346:	461a      	mov	r2, r3
    6348:	683b      	ldr	r3, [r7, #0]
    634a:	ebc3 0302 	rsb	r3, r3, r2
    634e:	687a      	ldr	r2, [r7, #4]
    6350:	4413      	add	r3, r2
    6352:	607b      	str	r3, [r7, #4]

	if( MAC_BITBAND->CSR6_TTM == 0u ) {
    6354:	f240 0300 	movw	r3, #0
    6358:	f2c4 2306 	movt	r3, #16902	; 0x4206
    635c:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    6360:	2b00      	cmp	r3, #0
    6362:	d107      	bne.n	6374 <MAC_get_time_out+0x74>
		time *= 10u;
    6364:	687a      	ldr	r2, [r7, #4]
    6366:	4613      	mov	r3, r2
    6368:	ea4f 0383 	mov.w	r3, r3, lsl #2
    636c:	4413      	add	r3, r2
    636e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6372:	607b      	str	r3, [r7, #4]
	}
	if( g_mss_mac.time_out_value <= time ){
    6374:	f64a 2398 	movw	r3, #43672	; 0xaa98
    6378:	f2c2 0300 	movt	r3, #8192	; 0x2000
    637c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    637e:	687b      	ldr	r3, [r7, #4]
    6380:	429a      	cmp	r2, r3
    6382:	d807      	bhi.n	6394 <MAC_get_time_out+0x94>
		g_mss_mac.time_out_value = 0u;
    6384:	f64a 2398 	movw	r3, #43672	; 0xaa98
    6388:	f2c2 0300 	movt	r3, #8192	; 0x2000
    638c:	f04f 0200 	mov.w	r2, #0
    6390:	669a      	str	r2, [r3, #104]	; 0x68
    6392:	e00c      	b.n	63ae <MAC_get_time_out+0xae>
	} else {
		g_mss_mac.time_out_value -= time;
    6394:	f64a 2398 	movw	r3, #43672	; 0xaa98
    6398:	f2c2 0300 	movt	r3, #8192	; 0x2000
    639c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    639e:	687b      	ldr	r3, [r7, #4]
    63a0:	ebc3 0202 	rsb	r2, r3, r2
    63a4:	f64a 2398 	movw	r3, #43672	; 0xaa98
    63a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    63ac:	669a      	str	r2, [r3, #104]	; 0x68
	}

	g_mss_mac.last_timer_value = (uint16_t)timer;
    63ae:	683b      	ldr	r3, [r7, #0]
    63b0:	b29a      	uxth	r2, r3
    63b2:	f64a 2398 	movw	r3, #43672	; 0xaa98
    63b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    63ba:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

	return ((g_mss_mac.time_out_value * 10u) / 122u);
    63be:	f64a 2398 	movw	r3, #43672	; 0xaa98
    63c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    63c6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    63c8:	4613      	mov	r3, r2
    63ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
    63ce:	4413      	add	r3, r2
    63d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    63d4:	461a      	mov	r2, r3
    63d6:	f24c 533f 	movw	r3, #50495	; 0xc53f
    63da:	f2c4 3325 	movt	r3, #17189	; 0x4325
    63de:	fba3 1302 	umull	r1, r3, r3, r2
    63e2:	ea4f 1353 	mov.w	r3, r3, lsr #5
}
    63e6:	4618      	mov	r0, r3
    63e8:	f107 070c 	add.w	r7, r7, #12
    63ec:	46bd      	mov	sp, r7
    63ee:	bc80      	pop	{r7}
    63f0:	4770      	bx	lr
    63f2:	bf00      	nop

000063f4 <MAC_memset>:
/***************************************************************************//**
 * Fills the first n bytes of the memory area pointed to by s with the constant
 * byte c.
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    63f4:	b480      	push	{r7}
    63f6:	b087      	sub	sp, #28
    63f8:	af00      	add	r7, sp, #0
    63fa:	60f8      	str	r0, [r7, #12]
    63fc:	460b      	mov	r3, r1
    63fe:	607a      	str	r2, [r7, #4]
    6400:	72fb      	strb	r3, [r7, #11]
    uint8_t *sb = s;
    6402:	68fb      	ldr	r3, [r7, #12]
    6404:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    6406:	e008      	b.n	641a <MAC_memset+0x26>
    	n--;
    6408:	687b      	ldr	r3, [r7, #4]
    640a:	f103 33ff 	add.w	r3, r3, #4294967295
    640e:	607b      	str	r3, [r7, #4]
        sb[n] = c;
    6410:	697a      	ldr	r2, [r7, #20]
    6412:	687b      	ldr	r3, [r7, #4]
    6414:	4413      	add	r3, r2
    6416:	7afa      	ldrb	r2, [r7, #11]
    6418:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    uint8_t *sb = s;

    while( n > 0u ) {
    641a:	687b      	ldr	r3, [r7, #4]
    641c:	2b00      	cmp	r3, #0
    641e:	d1f3      	bne.n	6408 <MAC_memset+0x14>
    	n--;
        sb[n] = c;
    }
}
    6420:	f107 071c 	add.w	r7, r7, #28
    6424:	46bd      	mov	sp, r7
    6426:	bc80      	pop	{r7}
    6428:	4770      	bx	lr
    642a:	bf00      	nop

0000642c <MAC_memset_All>:
 * Fills all fields of MAC_instance_t with c.
 *
 * @return          a pointer to the given MAC_instance_t s.
 */
static void MAC_memset_All(MAC_instance_t *s, uint32_t c)
{
    642c:	b580      	push	{r7, lr}
    642e:	b084      	sub	sp, #16
    6430:	af00      	add	r7, sp, #0
    6432:	6078      	str	r0, [r7, #4]
    6434:	6039      	str	r1, [r7, #0]
    int32_t count;
    s->base_address = (addr_t)c;
    6436:	687b      	ldr	r3, [r7, #4]
    6438:	683a      	ldr	r2, [r7, #0]
    643a:	601a      	str	r2, [r3, #0]
    s->flags = (uint8_t)c;
    643c:	683b      	ldr	r3, [r7, #0]
    643e:	b2da      	uxtb	r2, r3
    6440:	687b      	ldr	r3, [r7, #4]
    6442:	711a      	strb	r2, [r3, #4]
    s->last_error = (int8_t)c;
    6444:	683b      	ldr	r3, [r7, #0]
    6446:	b2da      	uxtb	r2, r3
    6448:	687b      	ldr	r3, [r7, #4]
    644a:	715a      	strb	r2, [r3, #5]
    s->last_timer_value = (uint16_t)c;
    644c:	683b      	ldr	r3, [r7, #0]
    644e:	b29a      	uxth	r2, r3
    6450:	687b      	ldr	r3, [r7, #4]
    6452:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    s->listener = NULL_callback;
    6456:	f240 6328 	movw	r3, #1576	; 0x628
    645a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    645e:	681a      	ldr	r2, [r3, #0]
    6460:	687b      	ldr	r3, [r7, #4]
    6462:	66da      	str	r2, [r3, #108]	; 0x6c
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
    6464:	687b      	ldr	r3, [r7, #4]
    6466:	f103 0206 	add.w	r2, r3, #6
    646a:	683b      	ldr	r3, [r7, #0]
    646c:	b2db      	uxtb	r3, r3
    646e:	4610      	mov	r0, r2
    6470:	4619      	mov	r1, r3
    6472:	f04f 0206 	mov.w	r2, #6
    6476:	f7ff ffbd 	bl	63f4 <MAC_memset>
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    647a:	687b      	ldr	r3, [r7, #4]
    647c:	f103 020c 	add.w	r2, r3, #12
    6480:	683b      	ldr	r3, [r7, #0]
    6482:	b2db      	uxtb	r3, r3
    6484:	4610      	mov	r0, r2
    6486:	4619      	mov	r1, r3
    6488:	f04f 025a 	mov.w	r2, #90	; 0x5a
    648c:	f7ff ffb2 	bl	63f4 <MAC_memset>
    s->phy_address = (uint8_t)c;
    6490:	683b      	ldr	r3, [r7, #0]
    6492:	b2da      	uxtb	r2, r3
    6494:	687b      	ldr	r3, [r7, #4]
    6496:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    s->rx_desc_index =c;
    649a:	687b      	ldr	r3, [r7, #4]
    649c:	683a      	ldr	r2, [r7, #0]
    649e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    for(count = 0; count<RX_RING_SIZE ;count++)
    64a2:	f04f 0300 	mov.w	r3, #0
    64a6:	60fb      	str	r3, [r7, #12]
    64a8:	e029      	b.n	64fe <MAC_memset_All+0xd2>
    {
        s->rx_descriptors[count].buffer_1 = c;
    64aa:	68fa      	ldr	r2, [r7, #12]
    64ac:	687b      	ldr	r3, [r7, #4]
    64ae:	f102 020a 	add.w	r2, r2, #10
    64b2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    64b6:	4413      	add	r3, r2
    64b8:	683a      	ldr	r2, [r7, #0]
    64ba:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].buffer_2 = c;
    64bc:	68fa      	ldr	r2, [r7, #12]
    64be:	687b      	ldr	r3, [r7, #4]
    64c0:	f102 020a 	add.w	r2, r2, #10
    64c4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    64c8:	4413      	add	r3, r2
    64ca:	f103 0304 	add.w	r3, r3, #4
    64ce:	683a      	ldr	r2, [r7, #0]
    64d0:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_0 = c;
    64d2:	68fa      	ldr	r2, [r7, #12]
    64d4:	687b      	ldr	r3, [r7, #4]
    64d6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    64da:	4413      	add	r3, r2
    64dc:	f103 0398 	add.w	r3, r3, #152	; 0x98
    64e0:	683a      	ldr	r2, [r7, #0]
    64e2:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_1 = c;
    64e4:	68fa      	ldr	r2, [r7, #12]
    64e6:	687b      	ldr	r3, [r7, #4]
    64e8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    64ec:	4413      	add	r3, r2
    64ee:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    64f2:	683a      	ldr	r2, [r7, #0]
    64f4:	601a      	str	r2, [r3, #0]
    s->listener = NULL_callback;
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    s->phy_address = (uint8_t)c;
    s->rx_desc_index =c;
    for(count = 0; count<RX_RING_SIZE ;count++)
    64f6:	68fb      	ldr	r3, [r7, #12]
    64f8:	f103 0301 	add.w	r3, r3, #1
    64fc:	60fb      	str	r3, [r7, #12]
    64fe:	68fb      	ldr	r3, [r7, #12]
    6500:	2b04      	cmp	r3, #4
    6502:	ddd2      	ble.n	64aa <MAC_memset_All+0x7e>
        s->rx_descriptors[count].buffer_1 = c;
        s->rx_descriptors[count].buffer_2 = c;
        s->rx_descriptors[count].descriptor_0 = c;
        s->rx_descriptors[count].descriptor_1 = c;
    }
    s->statistics.rx_collision_seen =c;
    6504:	687b      	ldr	r3, [r7, #4]
    6506:	683a      	ldr	r2, [r7, #0]
    6508:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    650c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6510:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
    6514:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6518:	ea41 0202 	orr.w	r2, r1, r2
    651c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    6520:	78fa      	ldrb	r2, [r7, #3]
    6522:	f04f 0100 	mov.w	r1, #0
    6526:	ea41 0202 	orr.w	r2, r1, r2
    652a:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
    s->statistics.rx_crc_error = c;
    652e:	687b      	ldr	r3, [r7, #4]
    6530:	683a      	ldr	r2, [r7, #0]
    6532:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6536:	ea4f 2202 	mov.w	r2, r2, lsl #8
    653a:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
    653e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6542:	ea41 0202 	orr.w	r2, r1, r2
    6546:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    654a:	78fa      	ldrb	r2, [r7, #3]
    654c:	f04f 0100 	mov.w	r1, #0
    6550:	ea41 0202 	orr.w	r2, r1, r2
    6554:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    s->statistics.rx_descriptor_error = c;
    6558:	687b      	ldr	r3, [r7, #4]
    655a:	683a      	ldr	r2, [r7, #0]
    655c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6560:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6564:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
    6568:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    656c:	ea41 0202 	orr.w	r2, r1, r2
    6570:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    6574:	78fa      	ldrb	r2, [r7, #3]
    6576:	f04f 0100 	mov.w	r1, #0
    657a:	ea41 0202 	orr.w	r2, r1, r2
    657e:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
    s->statistics.rx_fifo_overflow = c;
    6582:	687b      	ldr	r3, [r7, #4]
    6584:	683a      	ldr	r2, [r7, #0]
    6586:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    658a:	ea4f 2202 	mov.w	r2, r2, lsl #8
    658e:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
    6592:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6596:	ea41 0202 	orr.w	r2, r1, r2
    659a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    659e:	78fa      	ldrb	r2, [r7, #3]
    65a0:	f04f 0100 	mov.w	r1, #0
    65a4:	ea41 0202 	orr.w	r2, r1, r2
    65a8:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
    s->statistics.rx_filtering_fail = c;
    65ac:	687b      	ldr	r3, [r7, #4]
    65ae:	683a      	ldr	r2, [r7, #0]
    65b0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    65b4:	ea4f 2202 	mov.w	r2, r2, lsl #8
    65b8:	f8d3 10ec 	ldr.w	r1, [r3, #236]	; 0xec
    65bc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    65c0:	ea41 0202 	orr.w	r2, r1, r2
    65c4:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
    65c8:	78fa      	ldrb	r2, [r7, #3]
    65ca:	f04f 0100 	mov.w	r1, #0
    65ce:	ea41 0202 	orr.w	r2, r1, r2
    65d2:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    s->statistics.rx_frame_too_long = c;
    65d6:	687b      	ldr	r3, [r7, #4]
    65d8:	683a      	ldr	r2, [r7, #0]
    65da:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    65de:	ea4f 2202 	mov.w	r2, r2, lsl #8
    65e2:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    65e6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    65ea:	ea41 0202 	orr.w	r2, r1, r2
    65ee:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    65f2:	78fa      	ldrb	r2, [r7, #3]
    65f4:	f04f 0100 	mov.w	r1, #0
    65f8:	ea41 0202 	orr.w	r2, r1, r2
    65fc:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
    s->statistics.rx_interrupts = c;
    6600:	687b      	ldr	r3, [r7, #4]
    6602:	683a      	ldr	r2, [r7, #0]
    6604:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6608:	ea4f 2202 	mov.w	r2, r2, lsl #8
    660c:	f8d3 10e8 	ldr.w	r1, [r3, #232]	; 0xe8
    6610:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6614:	ea41 0202 	orr.w	r2, r1, r2
    6618:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    661c:	78fa      	ldrb	r2, [r7, #3]
    661e:	f04f 0100 	mov.w	r1, #0
    6622:	ea41 0202 	orr.w	r2, r1, r2
    6626:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    s->statistics.rx_missed_frame = c;
    662a:	687b      	ldr	r3, [r7, #4]
    662c:	683a      	ldr	r2, [r7, #0]
    662e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6632:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6636:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
    663a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    663e:	ea41 0202 	orr.w	r2, r1, r2
    6642:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    6646:	78fa      	ldrb	r2, [r7, #3]
    6648:	f04f 0100 	mov.w	r1, #0
    664c:	ea41 0202 	orr.w	r2, r1, r2
    6650:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
    s->statistics.rx_not_first = c;
    6654:	687b      	ldr	r3, [r7, #4]
    6656:	683a      	ldr	r2, [r7, #0]
    6658:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    665c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6660:	f8d3 10f8 	ldr.w	r1, [r3, #248]	; 0xf8
    6664:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6668:	ea41 0202 	orr.w	r2, r1, r2
    666c:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    6670:	78fa      	ldrb	r2, [r7, #3]
    6672:	f04f 0100 	mov.w	r1, #0
    6676:	ea41 0202 	orr.w	r2, r1, r2
    667a:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
    s->statistics.rx_not_last = c;
    667e:	687b      	ldr	r3, [r7, #4]
    6680:	683a      	ldr	r2, [r7, #0]
    6682:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6686:	ea4f 2202 	mov.w	r2, r2, lsl #8
    668a:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
    668e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6692:	ea41 0202 	orr.w	r2, r1, r2
    6696:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
    669a:	78fa      	ldrb	r2, [r7, #3]
    669c:	f04f 0100 	mov.w	r1, #0
    66a0:	ea41 0202 	orr.w	r2, r1, r2
    66a4:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
    s->statistics.rx_runt_frame = c;
    66a8:	687b      	ldr	r3, [r7, #4]
    66aa:	683a      	ldr	r2, [r7, #0]
    66ac:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    66b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
    66b4:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
    66b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    66bc:	ea41 0202 	orr.w	r2, r1, r2
    66c0:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    66c4:	78fa      	ldrb	r2, [r7, #3]
    66c6:	f04f 0100 	mov.w	r1, #0
    66ca:	ea41 0202 	orr.w	r2, r1, r2
    66ce:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    s->statistics.tx_collision_count = c;
    66d2:	687b      	ldr	r3, [r7, #4]
    66d4:	683a      	ldr	r2, [r7, #0]
    66d6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    66da:	ea4f 2202 	mov.w	r2, r2, lsl #8
    66de:	f8d3 1128 	ldr.w	r1, [r3, #296]	; 0x128
    66e2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    66e6:	ea41 0202 	orr.w	r2, r1, r2
    66ea:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    66ee:	78fa      	ldrb	r2, [r7, #3]
    66f0:	f04f 0100 	mov.w	r1, #0
    66f4:	ea41 0202 	orr.w	r2, r1, r2
    66f8:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
    s->statistics.tx_excessive_collision = c;
    66fc:	687b      	ldr	r3, [r7, #4]
    66fe:	683a      	ldr	r2, [r7, #0]
    6700:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6704:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6708:	f8d3 1124 	ldr.w	r1, [r3, #292]	; 0x124
    670c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6710:	ea41 0202 	orr.w	r2, r1, r2
    6714:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    6718:	78fa      	ldrb	r2, [r7, #3]
    671a:	f04f 0100 	mov.w	r1, #0
    671e:	ea41 0202 	orr.w	r2, r1, r2
    6722:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
    s->statistics.tx_interrupts = c;
    6726:	687b      	ldr	r3, [r7, #4]
    6728:	683a      	ldr	r2, [r7, #0]
    672a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    672e:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6732:	f8d3 1114 	ldr.w	r1, [r3, #276]	; 0x114
    6736:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    673a:	ea41 0202 	orr.w	r2, r1, r2
    673e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    6742:	78fa      	ldrb	r2, [r7, #3]
    6744:	f04f 0100 	mov.w	r1, #0
    6748:	ea41 0202 	orr.w	r2, r1, r2
    674c:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    s->statistics.tx_late_collision = c;
    6750:	687b      	ldr	r3, [r7, #4]
    6752:	683a      	ldr	r2, [r7, #0]
    6754:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6758:	ea4f 2202 	mov.w	r2, r2, lsl #8
    675c:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    6760:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6764:	ea41 0202 	orr.w	r2, r1, r2
    6768:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    676c:	78fa      	ldrb	r2, [r7, #3]
    676e:	f04f 0100 	mov.w	r1, #0
    6772:	ea41 0202 	orr.w	r2, r1, r2
    6776:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
    s->statistics.tx_loss_of_carrier = c;
    677a:	687b      	ldr	r3, [r7, #4]
    677c:	683a      	ldr	r2, [r7, #0]
    677e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6782:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6786:	f8d3 1118 	ldr.w	r1, [r3, #280]	; 0x118
    678a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    678e:	ea41 0202 	orr.w	r2, r1, r2
    6792:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    6796:	78fa      	ldrb	r2, [r7, #3]
    6798:	f04f 0100 	mov.w	r1, #0
    679c:	ea41 0202 	orr.w	r2, r1, r2
    67a0:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
    s->statistics.tx_no_carrier = c;
    67a4:	687b      	ldr	r3, [r7, #4]
    67a6:	683a      	ldr	r2, [r7, #0]
    67a8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    67ac:	ea4f 2202 	mov.w	r2, r2, lsl #8
    67b0:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
    67b4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    67b8:	ea41 0202 	orr.w	r2, r1, r2
    67bc:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    67c0:	78fa      	ldrb	r2, [r7, #3]
    67c2:	f04f 0100 	mov.w	r1, #0
    67c6:	ea41 0202 	orr.w	r2, r1, r2
    67ca:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
    s->statistics.tx_underflow_error = c;
    67ce:	687b      	ldr	r3, [r7, #4]
    67d0:	683a      	ldr	r2, [r7, #0]
    67d2:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    67d6:	ea4f 2202 	mov.w	r2, r2, lsl #8
    67da:	f8d3 112c 	ldr.w	r1, [r3, #300]	; 0x12c
    67de:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    67e2:	ea41 0202 	orr.w	r2, r1, r2
    67e6:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
    67ea:	78fa      	ldrb	r2, [r7, #3]
    67ec:	f04f 0100 	mov.w	r1, #0
    67f0:	ea41 0202 	orr.w	r2, r1, r2
    67f4:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
    s->time_out_value = c;
    67f8:	687b      	ldr	r3, [r7, #4]
    67fa:	683a      	ldr	r2, [r7, #0]
    67fc:	669a      	str	r2, [r3, #104]	; 0x68
    s->tx_desc_index = c;
    67fe:	687b      	ldr	r3, [r7, #4]
    6800:	683a      	ldr	r2, [r7, #0]
    6802:	671a      	str	r2, [r3, #112]	; 0x70
    for(count = 0; count < TX_RING_SIZE ;count++)
    6804:	f04f 0300 	mov.w	r3, #0
    6808:	60fb      	str	r3, [r7, #12]
    680a:	e02b      	b.n	6864 <MAC_memset_All+0x438>
    {
        s->tx_descriptors[count].buffer_1 = c;
    680c:	68fa      	ldr	r2, [r7, #12]
    680e:	687b      	ldr	r3, [r7, #4]
    6810:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6814:	4413      	add	r3, r2
    6816:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    681a:	683a      	ldr	r2, [r7, #0]
    681c:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].buffer_2 = c;
    681e:	68fa      	ldr	r2, [r7, #12]
    6820:	687b      	ldr	r3, [r7, #4]
    6822:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6826:	4413      	add	r3, r2
    6828:	f103 0380 	add.w	r3, r3, #128	; 0x80
    682c:	683a      	ldr	r2, [r7, #0]
    682e:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_0 = c;
    6830:	68fa      	ldr	r2, [r7, #12]
    6832:	687b      	ldr	r3, [r7, #4]
    6834:	f102 0207 	add.w	r2, r2, #7
    6838:	ea4f 1202 	mov.w	r2, r2, lsl #4
    683c:	4413      	add	r3, r2
    683e:	f103 0304 	add.w	r3, r3, #4
    6842:	683a      	ldr	r2, [r7, #0]
    6844:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_1 = c;
    6846:	68fa      	ldr	r2, [r7, #12]
    6848:	687b      	ldr	r3, [r7, #4]
    684a:	f102 0207 	add.w	r2, r2, #7
    684e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6852:	4413      	add	r3, r2
    6854:	f103 0308 	add.w	r3, r3, #8
    6858:	683a      	ldr	r2, [r7, #0]
    685a:	601a      	str	r2, [r3, #0]
    s->statistics.tx_loss_of_carrier = c;
    s->statistics.tx_no_carrier = c;
    s->statistics.tx_underflow_error = c;
    s->time_out_value = c;
    s->tx_desc_index = c;
    for(count = 0; count < TX_RING_SIZE ;count++)
    685c:	68fb      	ldr	r3, [r7, #12]
    685e:	f103 0301 	add.w	r3, r3, #1
    6862:	60fb      	str	r3, [r7, #12]
    6864:	68fb      	ldr	r3, [r7, #12]
    6866:	2b01      	cmp	r3, #1
    6868:	ddd0      	ble.n	680c <MAC_memset_All+0x3e0>
        s->tx_descriptors[count].buffer_1 = c;
        s->tx_descriptors[count].buffer_2 = c;
        s->tx_descriptors[count].descriptor_0 = c;
        s->tx_descriptors[count].descriptor_1 = c;
    }
}
    686a:	f107 0710 	add.w	r7, r7, #16
    686e:	46bd      	mov	sp, r7
    6870:	bd80      	pop	{r7, pc}
    6872:	bf00      	nop

00006874 <MAC_memcpy>:
 * The memory areas should not overlap.
 *
 * @return          a pointer to the memory area dest.
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    6874:	b480      	push	{r7}
    6876:	b087      	sub	sp, #28
    6878:	af00      	add	r7, sp, #0
    687a:	60f8      	str	r0, [r7, #12]
    687c:	60b9      	str	r1, [r7, #8]
    687e:	607a      	str	r2, [r7, #4]
    uint8_t *d = dest;
    6880:	68fb      	ldr	r3, [r7, #12]
    6882:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    6884:	e00b      	b.n	689e <MAC_memcpy+0x2a>
    	n--;
    6886:	687b      	ldr	r3, [r7, #4]
    6888:	f103 33ff 	add.w	r3, r3, #4294967295
    688c:	607b      	str	r3, [r7, #4]
        d[n] = src[n];
    688e:	697a      	ldr	r2, [r7, #20]
    6890:	687b      	ldr	r3, [r7, #4]
    6892:	4413      	add	r3, r2
    6894:	68b9      	ldr	r1, [r7, #8]
    6896:	687a      	ldr	r2, [r7, #4]
    6898:	440a      	add	r2, r1
    689a:	7812      	ldrb	r2, [r2, #0]
    689c:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    uint8_t *d = dest;

    while( n > 0u ) {
    689e:	687b      	ldr	r3, [r7, #4]
    68a0:	2b00      	cmp	r3, #0
    68a2:	d1f0      	bne.n	6886 <MAC_memcpy+0x12>
    	n--;
        d[n] = src[n];
    }
}
    68a4:	f107 071c 	add.w	r7, r7, #28
    68a8:	46bd      	mov	sp, r7
    68aa:	bc80      	pop	{r7}
    68ac:	4770      	bx	lr
    68ae:	bf00      	nop

000068b0 <MSS_MAC_FreeTxBuffers>:
 * Tx has completed, mark the buffers that were assigned to the Tx descriptors
 * as free again.
 *
 */
void MSS_MAC_FreeTxBuffers( void )
{
    68b0:	b580      	push	{r7, lr}
    68b2:	b082      	sub	sp, #8
    68b4:	af00      	add	r7, sp, #0
	/* Check the buffers have not already been freed in the first of the
	two Tx interrupts - which could potentially happen if the second Tx completed
	during the interrupt for the first Tx. */
	if( g_mss_mac.tx_descriptors[ 0 ].buffer_1 != ( uint32_t ) NULL )
    68b6:	f64a 2398 	movw	r3, #43672	; 0xaa98
    68ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    68c0:	2b00      	cmp	r3, #0
    68c2:	d034      	beq.n	692e <MSS_MAC_FreeTxBuffers+0x7e>
	{
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == 0 ) && ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == 0 ) )
    68c4:	f64a 2398 	movw	r3, #43672	; 0xaa98
    68c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    68ce:	2b00      	cmp	r3, #0
    68d0:	db2d      	blt.n	692e <MSS_MAC_FreeTxBuffers+0x7e>
    68d2:	f64a 2398 	movw	r3, #43672	; 0xaa98
    68d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    68de:	2b00      	cmp	r3, #0
    68e0:	db25      	blt.n	692e <MSS_MAC_FreeTxBuffers+0x7e>
		{
			configASSERT( g_mss_mac.tx_descriptors[ 0 ].buffer_1 == g_mss_mac.tx_descriptors[ 1 ].buffer_1 );
    68e2:	f64a 2398 	movw	r3, #43672	; 0xaa98
    68e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68ea:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    68ec:	f64a 2398 	movw	r3, #43672	; 0xaa98
    68f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    68f8:	429a      	cmp	r2, r3
    68fa:	d009      	beq.n	6910 <MSS_MAC_FreeTxBuffers+0x60>
    68fc:	f04f 0328 	mov.w	r3, #40	; 0x28
    6900:	f383 8811 	msr	BASEPRI, r3
    6904:	f3bf 8f6f 	isb	sy
    6908:	f3bf 8f4f 	dsb	sy
    690c:	607b      	str	r3, [r7, #4]
    690e:	e7fe      	b.n	690e <MSS_MAC_FreeTxBuffers+0x5e>
			MAC_release_buffer( ( unsigned char * ) g_mss_mac.tx_descriptors[ 0 ].buffer_1 );
    6910:	f64a 2398 	movw	r3, #43672	; 0xaa98
    6914:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6918:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    691a:	4618      	mov	r0, r3
    691c:	f000 f8c8 	bl	6ab0 <MAC_release_buffer>
			
			/* Just to mark the fact that the buffer has already been released. */
			g_mss_mac.tx_descriptors[ 0 ].buffer_1 = ( uint32_t ) NULL;
    6920:	f64a 2398 	movw	r3, #43672	; 0xaa98
    6924:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6928:	f04f 0200 	mov.w	r2, #0
    692c:	67da      	str	r2, [r3, #124]	; 0x7c
		}
	}
}
    692e:	f107 0708 	add.w	r7, r7, #8
    6932:	46bd      	mov	sp, r7
    6934:	bd80      	pop	{r7, pc}
    6936:	bf00      	nop

00006938 <MAC_obtain_buffer>:
 * as in use, then return its address.
 *
 * @return          a pointer to a free buffer.
 */
unsigned char *MAC_obtain_buffer( void )
{
    6938:	b480      	push	{r7}
    693a:	b089      	sub	sp, #36	; 0x24
    693c:	af00      	add	r7, sp, #0
long lIndex, lAttempt = 0, lDescriptor, lBufferIsInUse;
    693e:	f04f 0300 	mov.w	r3, #0
    6942:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
    6944:	f04f 0300 	mov.w	r3, #0
    6948:	617b      	str	r3, [r7, #20]
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    694a:	e096      	b.n	6a7a <MAC_obtain_buffer+0x142>
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    694c:	f04f 0300 	mov.w	r3, #0
    6950:	607b      	str	r3, [r7, #4]
    6952:	e01f      	b.n	6994 <MAC_obtain_buffer+0x5c>
		{
			if( ucMACBufferInUse[ lIndex ] == pdFALSE )
    6954:	687a      	ldr	r2, [r7, #4]
    6956:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    695a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    695e:	5c9b      	ldrb	r3, [r3, r2]
    6960:	2b00      	cmp	r3, #0
    6962:	d113      	bne.n	698c <MAC_obtain_buffer+0x54>
			{
				pcReturn = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    6964:	f240 6330 	movw	r3, #1584	; 0x630
    6968:	f2c2 0300 	movt	r3, #8192	; 0x2000
    696c:	687a      	ldr	r2, [r7, #4]
    696e:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6972:	fb01 f202 	mul.w	r2, r1, r2
    6976:	4413      	add	r3, r2
    6978:	617b      	str	r3, [r7, #20]
				ucMACBufferInUse[ lIndex ] = pdTRUE;
    697a:	687a      	ldr	r2, [r7, #4]
    697c:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6980:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6984:	f04f 0101 	mov.w	r1, #1
    6988:	5499      	strb	r1, [r3, r2]
				break;
    698a:	e006      	b.n	699a <MAC_obtain_buffer+0x62>

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    698c:	687b      	ldr	r3, [r7, #4]
    698e:	f103 0301 	add.w	r3, r3, #1
    6992:	607b      	str	r3, [r7, #4]
    6994:	687b      	ldr	r3, [r7, #4]
    6996:	2b06      	cmp	r3, #6
    6998:	dddc      	ble.n	6954 <MAC_obtain_buffer+0x1c>
				ucMACBufferInUse[ lIndex ] = pdTRUE;
				break;
			}
		}
		
		if( pcReturn == NULL )
    699a:	697b      	ldr	r3, [r7, #20]
    699c:	2b00      	cmp	r3, #0
    699e:	d168      	bne.n	6a72 <MAC_obtain_buffer+0x13a>
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    69a0:	f04f 0300 	mov.w	r3, #0
    69a4:	607b      	str	r3, [r7, #4]
    69a6:	e061      	b.n	6a6c <MAC_obtain_buffer+0x134>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    69a8:	f240 6330 	movw	r3, #1584	; 0x630
    69ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    69b0:	687a      	ldr	r2, [r7, #4]
    69b2:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    69b6:	fb01 f202 	mul.w	r2, r1, r2
    69ba:	4413      	add	r3, r2
    69bc:	61bb      	str	r3, [r7, #24]
				lBufferIsInUse = pdFALSE;
    69be:	f04f 0300 	mov.w	r3, #0
    69c2:	613b      	str	r3, [r7, #16]
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    69c4:	f04f 0300 	mov.w	r3, #0
    69c8:	60fb      	str	r3, [r7, #12]
    69ca:	e015      	b.n	69f8 <MAC_obtain_buffer+0xc0>
				{
					if( g_mss_mac.rx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    69cc:	68fa      	ldr	r2, [r7, #12]
    69ce:	f64a 2398 	movw	r3, #43672	; 0xaa98
    69d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    69d6:	f102 020a 	add.w	r2, r2, #10
    69da:	ea4f 1202 	mov.w	r2, r2, lsl #4
    69de:	4413      	add	r3, r2
    69e0:	681a      	ldr	r2, [r3, #0]
    69e2:	69bb      	ldr	r3, [r7, #24]
    69e4:	429a      	cmp	r2, r3
    69e6:	d103      	bne.n	69f0 <MAC_obtain_buffer+0xb8>
					{
						/* The buffer is in use by an Rx descriptor. */
						lBufferIsInUse = pdTRUE;
    69e8:	f04f 0301 	mov.w	r3, #1
    69ec:	613b      	str	r3, [r7, #16]
						break;
    69ee:	e006      	b.n	69fe <MAC_obtain_buffer+0xc6>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
				lBufferIsInUse = pdFALSE;
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    69f0:	68fb      	ldr	r3, [r7, #12]
    69f2:	f103 0301 	add.w	r3, r3, #1
    69f6:	60fb      	str	r3, [r7, #12]
    69f8:	68fb      	ldr	r3, [r7, #12]
    69fa:	2b04      	cmp	r3, #4
    69fc:	dde6      	ble.n	69cc <MAC_obtain_buffer+0x94>
						lBufferIsInUse = pdTRUE;
						break;
					}
				}
				
				if( lBufferIsInUse != pdTRUE )
    69fe:	693b      	ldr	r3, [r7, #16]
    6a00:	2b01      	cmp	r3, #1
    6a02:	d01c      	beq.n	6a3e <MAC_obtain_buffer+0x106>
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    6a04:	f04f 0300 	mov.w	r3, #0
    6a08:	60fb      	str	r3, [r7, #12]
    6a0a:	e015      	b.n	6a38 <MAC_obtain_buffer+0x100>
					{
						if( g_mss_mac.tx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    6a0c:	68fa      	ldr	r2, [r7, #12]
    6a0e:	f64a 2398 	movw	r3, #43672	; 0xaa98
    6a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a16:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6a1a:	4413      	add	r3, r2
    6a1c:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    6a20:	681a      	ldr	r2, [r3, #0]
    6a22:	69bb      	ldr	r3, [r7, #24]
    6a24:	429a      	cmp	r2, r3
    6a26:	d103      	bne.n	6a30 <MAC_obtain_buffer+0xf8>
						{
							/* The buffer is in use by an Tx descriptor. */
							lBufferIsInUse = pdTRUE;
    6a28:	f04f 0301 	mov.w	r3, #1
    6a2c:	613b      	str	r3, [r7, #16]
							break;
    6a2e:	e006      	b.n	6a3e <MAC_obtain_buffer+0x106>
				}
				
				if( lBufferIsInUse != pdTRUE )
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    6a30:	68fb      	ldr	r3, [r7, #12]
    6a32:	f103 0301 	add.w	r3, r3, #1
    6a36:	60fb      	str	r3, [r7, #12]
    6a38:	68fb      	ldr	r3, [r7, #12]
    6a3a:	2b01      	cmp	r3, #1
    6a3c:	dde6      	ble.n	6a0c <MAC_obtain_buffer+0xd4>
				}
				
				/* If the buffer was not found to be in use by either a Tx or an
				Rx descriptor, but the buffer is marked as in use, then mark the
				buffer to be in it's correct state of "not in use". */
				if( ( lBufferIsInUse == pdFALSE ) && ( ucMACBufferInUse[ lIndex ] == pdTRUE ) )
    6a3e:	693b      	ldr	r3, [r7, #16]
    6a40:	2b00      	cmp	r3, #0
    6a42:	d10f      	bne.n	6a64 <MAC_obtain_buffer+0x12c>
    6a44:	687a      	ldr	r2, [r7, #4]
    6a46:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a4e:	5c9b      	ldrb	r3, [r3, r2]
    6a50:	2b01      	cmp	r3, #1
    6a52:	d107      	bne.n	6a64 <MAC_obtain_buffer+0x12c>
				{
					ucMACBufferInUse[ lIndex ] = pdFALSE;
    6a54:	687a      	ldr	r2, [r7, #4]
    6a56:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a5e:	f04f 0100 	mov.w	r1, #0
    6a62:	5499      	strb	r1, [r3, r2]
		if( pcReturn == NULL )
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6a64:	687b      	ldr	r3, [r7, #4]
    6a66:	f103 0301 	add.w	r3, r3, #1
    6a6a:	607b      	str	r3, [r7, #4]
    6a6c:	687b      	ldr	r3, [r7, #4]
    6a6e:	2b06      	cmp	r3, #6
    6a70:	dd9a      	ble.n	69a8 <MAC_obtain_buffer+0x70>
			}
		}
																	
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
    6a72:	68bb      	ldr	r3, [r7, #8]
    6a74:	f103 0301 	add.w	r3, r3, #1
    6a78:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    6a7a:	68bb      	ldr	r3, [r7, #8]
    6a7c:	2b01      	cmp	r3, #1
    6a7e:	dc03      	bgt.n	6a88 <MAC_obtain_buffer+0x150>
    6a80:	697b      	ldr	r3, [r7, #20]
    6a82:	2b00      	cmp	r3, #0
    6a84:	f43f af62 	beq.w	694c <MAC_obtain_buffer+0x14>
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
	}
	
	configASSERT( pcReturn );
    6a88:	697b      	ldr	r3, [r7, #20]
    6a8a:	2b00      	cmp	r3, #0
    6a8c:	d109      	bne.n	6aa2 <MAC_obtain_buffer+0x16a>
    6a8e:	f04f 0328 	mov.w	r3, #40	; 0x28
    6a92:	f383 8811 	msr	BASEPRI, r3
    6a96:	f3bf 8f6f 	isb	sy
    6a9a:	f3bf 8f4f 	dsb	sy
    6a9e:	61fb      	str	r3, [r7, #28]
    6aa0:	e7fe      	b.n	6aa0 <MAC_obtain_buffer+0x168>
	return pcReturn;
    6aa2:	697b      	ldr	r3, [r7, #20]
}
    6aa4:	4618      	mov	r0, r3
    6aa6:	f107 0724 	add.w	r7, r7, #36	; 0x24
    6aaa:	46bd      	mov	sp, r7
    6aac:	bc80      	pop	{r7}
    6aae:	4770      	bx	lr

00006ab0 <MAC_release_buffer>:
/***************************************************************************//**
 * Return a buffer to the list of free buffers, it was in use, but is not now.
 *
 */
void MAC_release_buffer( unsigned char *pucBufferToRelease )
{
    6ab0:	b480      	push	{r7}
    6ab2:	b085      	sub	sp, #20
    6ab4:	af00      	add	r7, sp, #0
    6ab6:	6078      	str	r0, [r7, #4]
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6ab8:	f04f 0300 	mov.w	r3, #0
    6abc:	60bb      	str	r3, [r7, #8]
    6abe:	e019      	b.n	6af4 <MAC_release_buffer+0x44>
	{
		if( pucBufferToRelease == &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] ) )
    6ac0:	f240 6330 	movw	r3, #1584	; 0x630
    6ac4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ac8:	68ba      	ldr	r2, [r7, #8]
    6aca:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6ace:	fb01 f202 	mul.w	r2, r1, r2
    6ad2:	441a      	add	r2, r3
    6ad4:	687b      	ldr	r3, [r7, #4]
    6ad6:	429a      	cmp	r2, r3
    6ad8:	d108      	bne.n	6aec <MAC_release_buffer+0x3c>
		{
			/* This is the buffer in use, mark it as being free. */
			ucMACBufferInUse[ lIndex ] = pdFALSE;
    6ada:	68ba      	ldr	r2, [r7, #8]
    6adc:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ae4:	f04f 0100 	mov.w	r1, #0
    6ae8:	5499      	strb	r1, [r3, r2]
			break;
    6aea:	e006      	b.n	6afa <MAC_release_buffer+0x4a>
{
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6aec:	68bb      	ldr	r3, [r7, #8]
    6aee:	f103 0301 	add.w	r3, r3, #1
    6af2:	60bb      	str	r3, [r7, #8]
    6af4:	68bb      	ldr	r3, [r7, #8]
    6af6:	2b06      	cmp	r3, #6
    6af8:	dde2      	ble.n	6ac0 <MAC_release_buffer+0x10>
			ucMACBufferInUse[ lIndex ] = pdFALSE;
			break;
		}
	}
	
	configASSERT( lIndex < macNUM_BUFFERS );
    6afa:	68bb      	ldr	r3, [r7, #8]
    6afc:	2b06      	cmp	r3, #6
    6afe:	dd09      	ble.n	6b14 <MAC_release_buffer+0x64>
    6b00:	f04f 0328 	mov.w	r3, #40	; 0x28
    6b04:	f383 8811 	msr	BASEPRI, r3
    6b08:	f3bf 8f6f 	isb	sy
    6b0c:	f3bf 8f4f 	dsb	sy
    6b10:	60fb      	str	r3, [r7, #12]
    6b12:	e7fe      	b.n	6b12 <MAC_release_buffer+0x62>
}
    6b14:	f107 0714 	add.w	r7, r7, #20
    6b18:	46bd      	mov	sp, r7
    6b1a:	bc80      	pop	{r7}
    6b1c:	4770      	bx	lr
    6b1e:	bf00      	nop

00006b20 <MDIO_management_clock>:
static void
MDIO_management_clock
(
    int32_t clock
)
{
    6b20:	b480      	push	{r7}
    6b22:	b085      	sub	sp, #20
    6b24:	af00      	add	r7, sp, #0
    6b26:	6078      	str	r0, [r7, #4]
	int32_t volatile a;
    
    MAC_BITBAND->CSR9_MDC = (uint32_t)clock;
    6b28:	f240 0300 	movw	r3, #0
    6b2c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6b30:	687a      	ldr	r2, [r7, #4]
    6b32:	f8c3 2940 	str.w	r2, [r3, #2368]	; 0x940
    
	/* delay for 1us */
	for( a = 0; a < ONEMICROSECOND; a++ ){}
    6b36:	f04f 0300 	mov.w	r3, #0
    6b3a:	60fb      	str	r3, [r7, #12]
    6b3c:	e003      	b.n	6b46 <MDIO_management_clock+0x26>
    6b3e:	68fb      	ldr	r3, [r7, #12]
    6b40:	f103 0301 	add.w	r3, r3, #1
    6b44:	60fb      	str	r3, [r7, #12]
    6b46:	68fb      	ldr	r3, [r7, #12]
    6b48:	2b13      	cmp	r3, #19
    6b4a:	d9f8      	bls.n	6b3e <MDIO_management_clock+0x1e>
}
    6b4c:	f107 0714 	add.w	r7, r7, #20
    6b50:	46bd      	mov	sp, r7
    6b52:	bc80      	pop	{r7}
    6b54:	4770      	bx	lr
    6b56:	bf00      	nop

00006b58 <MDIO_send_cmd>:
MDIO_send_cmd
(
    uint8_t regad,
    mdio_cmd_t mdio_cmd
)
{
    6b58:	b580      	push	{r7, lr}
    6b5a:	b084      	sub	sp, #16
    6b5c:	af00      	add	r7, sp, #0
    6b5e:	4602      	mov	r2, r0
    6b60:	460b      	mov	r3, r1
    6b62:	71fa      	strb	r2, [r7, #7]
    6b64:	71bb      	strb	r3, [r7, #6]
    int32_t i;
    uint16_t mask, data;

    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;
    6b66:	f240 0300 	movw	r3, #0
    6b6a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6b6e:	f04f 0201 	mov.w	r2, #1
    6b72:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    6b76:	f240 0300 	movw	r3, #0
    6b7a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6b7e:	f04f 0201 	mov.w	r2, #1
    6b82:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
    for (i = 0; i < PREAMBLECOUNT; i++) {
    6b86:	f04f 0300 	mov.w	r3, #0
    6b8a:	60bb      	str	r3, [r7, #8]
    6b8c:	e00b      	b.n	6ba6 <MDIO_send_cmd+0x4e>
    	MDIO_management_clock( 0 );
    6b8e:	f04f 0000 	mov.w	r0, #0
    6b92:	f7ff ffc5 	bl	6b20 <MDIO_management_clock>
    	MDIO_management_clock( 1 );
    6b96:	f04f 0001 	mov.w	r0, #1
    6b9a:	f7ff ffc1 	bl	6b20 <MDIO_management_clock>
    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    for (i = 0; i < PREAMBLECOUNT; i++) {
    6b9e:	68bb      	ldr	r3, [r7, #8]
    6ba0:	f103 0301 	add.w	r3, r3, #1
    6ba4:	60bb      	str	r3, [r7, #8]
    6ba6:	68bb      	ldr	r3, [r7, #8]
    6ba8:	2b1f      	cmp	r3, #31
    6baa:	d9f0      	bls.n	6b8e <MDIO_send_cmd+0x36>
    	MDIO_management_clock( 0 );
    	MDIO_management_clock( 1 );
    }

    /* calculate data bits */
    data = MDIO_START |
    6bac:	79bb      	ldrb	r3, [r7, #6]
    6bae:	2b00      	cmp	r3, #0
    6bb0:	d102      	bne.n	6bb8 <MDIO_send_cmd+0x60>
    6bb2:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
    6bb6:	e001      	b.n	6bbc <MDIO_send_cmd+0x64>
    6bb8:	f245 0202 	movw	r2, #20482	; 0x5002
    6bbc:	f64a 2398 	movw	r3, #43672	; 0xaa98
    6bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6bc4:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    6bc8:	ea4f 13c3 	mov.w	r3, r3, lsl #7
    6bcc:	b29b      	uxth	r3, r3
    6bce:	f403 6378 	and.w	r3, r3, #3968	; 0xf80
    6bd2:	ea42 0303 	orr.w	r3, r2, r3
    6bd6:	b29a      	uxth	r2, r3
    6bd8:	79fb      	ldrb	r3, [r7, #7]
    6bda:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6bde:	b29b      	uxth	r3, r3
    6be0:	f003 037c 	and.w	r3, r3, #124	; 0x7c
    6be4:	ea42 0303 	orr.w	r3, r2, r3
    6be8:	81fb      	strh	r3, [r7, #14]
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6bea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6bee:	81bb      	strh	r3, [r7, #12]
    6bf0:	e02b      	b.n	6c4a <MDIO_send_cmd+0xf2>
    {
        if ((mask == 0x2) && (mdio_cmd == MDIO_CMD_READ)) {
    6bf2:	89bb      	ldrh	r3, [r7, #12]
    6bf4:	2b02      	cmp	r3, #2
    6bf6:	d10a      	bne.n	6c0e <MDIO_send_cmd+0xb6>
    6bf8:	79bb      	ldrb	r3, [r7, #6]
    6bfa:	2b00      	cmp	r3, #0
    6bfc:	d107      	bne.n	6c0e <MDIO_send_cmd+0xb6>
    		/* enable MII input */
            MAC_BITBAND->CSR9_MDEN = 0;
    6bfe:	f240 0300 	movw	r3, #0
    6c02:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6c06:	f04f 0200 	mov.w	r2, #0
    6c0a:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948
        }

    	MDIO_management_clock( 0 );
    6c0e:	f04f 0000 	mov.w	r0, #0
    6c12:	f7ff ff85 	bl	6b20 <MDIO_management_clock>

        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    6c16:	f240 0300 	movw	r3, #0
    6c1a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6c1e:	89b9      	ldrh	r1, [r7, #12]
    6c20:	89fa      	ldrh	r2, [r7, #14]
    6c22:	ea01 0202 	and.w	r2, r1, r2
    6c26:	b292      	uxth	r2, r2
    6c28:	2a00      	cmp	r2, #0
    6c2a:	d002      	beq.n	6c32 <MDIO_send_cmd+0xda>
    6c2c:	f04f 0201 	mov.w	r2, #1
    6c30:	e001      	b.n	6c36 <MDIO_send_cmd+0xde>
    6c32:	f04f 0200 	mov.w	r2, #0
    6c36:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
        
    	MDIO_management_clock( 1 );
    6c3a:	f04f 0001 	mov.w	r0, #1
    6c3e:	f7ff ff6f 	bl	6b20 <MDIO_management_clock>
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6c42:	89bb      	ldrh	r3, [r7, #12]
    6c44:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6c48:	81bb      	strh	r3, [r7, #12]
    6c4a:	89bb      	ldrh	r3, [r7, #12]
    6c4c:	2b00      	cmp	r3, #0
    6c4e:	d1d0      	bne.n	6bf2 <MDIO_send_cmd+0x9a>
        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
        
    	MDIO_management_clock( 1 );
    }
}
    6c50:	f107 0710 	add.w	r7, r7, #16
    6c54:	46bd      	mov	sp, r7
    6c56:	bd80      	pop	{r7, pc}

00006c58 <MDIO_read>:
static uint16_t
MDIO_read
(
    uint8_t regad
)
{
    6c58:	b580      	push	{r7, lr}
    6c5a:	b084      	sub	sp, #16
    6c5c:	af00      	add	r7, sp, #0
    6c5e:	4603      	mov	r3, r0
    6c60:	71fb      	strb	r3, [r7, #7]
    uint16_t mask;
    uint16_t data;

    MDIO_send_cmd( regad, MDIO_CMD_READ);
    6c62:	79fb      	ldrb	r3, [r7, #7]
    6c64:	4618      	mov	r0, r3
    6c66:	f04f 0100 	mov.w	r1, #0
    6c6a:	f7ff ff75 	bl	6b58 <MDIO_send_cmd>

    /* read data */
    data = 0;
    6c6e:	f04f 0300 	mov.w	r3, #0
    6c72:	81fb      	strh	r3, [r7, #14]
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6c74:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6c78:	81bb      	strh	r3, [r7, #12]
    6c7a:	e018      	b.n	6cae <MDIO_read+0x56>
    {
    	MDIO_management_clock( 0 );
    6c7c:	f04f 0000 	mov.w	r0, #0
    6c80:	f7ff ff4e 	bl	6b20 <MDIO_management_clock>

        /* read MDI */
        if(MAC_BITBAND-> CSR9_MDI != 0){
    6c84:	f240 0300 	movw	r3, #0
    6c88:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6c8c:	f8d3 394c 	ldr.w	r3, [r3, #2380]	; 0x94c
    6c90:	2b00      	cmp	r3, #0
    6c92:	d004      	beq.n	6c9e <MDIO_read+0x46>
            data |= mask;
    6c94:	89fa      	ldrh	r2, [r7, #14]
    6c96:	89bb      	ldrh	r3, [r7, #12]
    6c98:	ea42 0303 	orr.w	r3, r2, r3
    6c9c:	81fb      	strh	r3, [r7, #14]
        }

    	MDIO_management_clock( 1 );
    6c9e:	f04f 0001 	mov.w	r0, #1
    6ca2:	f7ff ff3d 	bl	6b20 <MDIO_management_clock>

    MDIO_send_cmd( regad, MDIO_CMD_READ);

    /* read data */
    data = 0;
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6ca6:	89bb      	ldrh	r3, [r7, #12]
    6ca8:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6cac:	81bb      	strh	r3, [r7, #12]
    6cae:	89bb      	ldrh	r3, [r7, #12]
    6cb0:	2b00      	cmp	r3, #0
    6cb2:	d1e3      	bne.n	6c7c <MDIO_read+0x24>
        }

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    6cb4:	f04f 0000 	mov.w	r0, #0
    6cb8:	f7ff ff32 	bl	6b20 <MDIO_management_clock>

    return data;
    6cbc:	89fb      	ldrh	r3, [r7, #14]
}
    6cbe:	4618      	mov	r0, r3
    6cc0:	f107 0710 	add.w	r7, r7, #16
    6cc4:	46bd      	mov	sp, r7
    6cc6:	bd80      	pop	{r7, pc}

00006cc8 <MDIO_write>:
MDIO_write
(
    uint8_t regad,
    uint16_t data
)
{
    6cc8:	b580      	push	{r7, lr}
    6cca:	b084      	sub	sp, #16
    6ccc:	af00      	add	r7, sp, #0
    6cce:	4602      	mov	r2, r0
    6cd0:	460b      	mov	r3, r1
    6cd2:	71fa      	strb	r2, [r7, #7]
    6cd4:	80bb      	strh	r3, [r7, #4]
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);
    6cd6:	79fb      	ldrb	r3, [r7, #7]
    6cd8:	4618      	mov	r0, r3
    6cda:	f04f 0101 	mov.w	r1, #1
    6cde:	f7ff ff3b 	bl	6b58 <MDIO_send_cmd>

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6ce2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6ce6:	81fb      	strh	r3, [r7, #14]
    6ce8:	e01d      	b.n	6d26 <MDIO_write+0x5e>
    {
    	MDIO_management_clock( 0 );
    6cea:	f04f 0000 	mov.w	r0, #0
    6cee:	f7ff ff17 	bl	6b20 <MDIO_management_clock>

        /* prepare MDO */
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    6cf2:	f240 0300 	movw	r3, #0
    6cf6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6cfa:	89f9      	ldrh	r1, [r7, #14]
    6cfc:	88ba      	ldrh	r2, [r7, #4]
    6cfe:	ea01 0202 	and.w	r2, r1, r2
    6d02:	b292      	uxth	r2, r2
    6d04:	2a00      	cmp	r2, #0
    6d06:	d002      	beq.n	6d0e <MDIO_write+0x46>
    6d08:	f04f 0201 	mov.w	r2, #1
    6d0c:	e001      	b.n	6d12 <MDIO_write+0x4a>
    6d0e:	f04f 0200 	mov.w	r2, #0
    6d12:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944

    	MDIO_management_clock( 1 );
    6d16:	f04f 0001 	mov.w	r0, #1
    6d1a:	f7ff ff01 	bl	6b20 <MDIO_management_clock>
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6d1e:	89fb      	ldrh	r3, [r7, #14]
    6d20:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6d24:	81fb      	strh	r3, [r7, #14]
    6d26:	89fb      	ldrh	r3, [r7, #14]
    6d28:	2b00      	cmp	r3, #0
    6d2a:	d1de      	bne.n	6cea <MDIO_write+0x22>
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    6d2c:	f04f 0000 	mov.w	r0, #0
    6d30:	f7ff fef6 	bl	6b20 <MDIO_management_clock>
}
    6d34:	f107 0710 	add.w	r7, r7, #16
    6d38:	46bd      	mov	sp, r7
    6d3a:	bd80      	pop	{r7, pc}

00006d3c <PHY_probe>:
 * Probe used PHY.
 *
 * return	PHY address. If PHY don't fount, returns 255.
 */
uint8_t PHY_probe( void )
{
    6d3c:	b580      	push	{r7, lr}
    6d3e:	b082      	sub	sp, #8
    6d40:	af00      	add	r7, sp, #0
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
    6d42:	f04f 0300 	mov.w	r3, #0
    6d46:	717b      	strb	r3, [r7, #5]
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    6d48:	f04f 0300 	mov.w	r3, #0
    6d4c:	713b      	strb	r3, [r7, #4]
    6d4e:	e01e      	b.n	6d8e <PHY_probe+0x52>
		g_mss_mac.phy_address = phy;
    6d50:	f64a 2398 	movw	r3, #43672	; 0xaa98
    6d54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d58:	793a      	ldrb	r2, [r7, #4]
    6d5a:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

        reg = MDIO_read( PHYREG_PHYID1R );
    6d5e:	f04f 0002 	mov.w	r0, #2
    6d62:	f7ff ff79 	bl	6c58 <MDIO_read>
    6d66:	4603      	mov	r3, r0
    6d68:	80fb      	strh	r3, [r7, #6]

        if ((reg != 0x0000ffffUL) && (reg != 0x00000000UL)) {
    6d6a:	88fa      	ldrh	r2, [r7, #6]
    6d6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6d70:	429a      	cmp	r2, r3
    6d72:	d008      	beq.n	6d86 <PHY_probe+0x4a>
    6d74:	88fb      	ldrh	r3, [r7, #6]
    6d76:	2b00      	cmp	r3, #0
    6d78:	d005      	beq.n	6d86 <PHY_probe+0x4a>
        	phy_found = 1;
    6d7a:	f04f 0301 	mov.w	r3, #1
    6d7e:	717b      	strb	r3, [r7, #5]
        	phy = MSS_PHY_ADDRESS_MAX + 1;
    6d80:	f04f 0320 	mov.w	r3, #32
    6d84:	713b      	strb	r3, [r7, #4]
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    6d86:	793b      	ldrb	r3, [r7, #4]
    6d88:	f103 0301 	add.w	r3, r3, #1
    6d8c:	713b      	strb	r3, [r7, #4]
    6d8e:	793b      	ldrb	r3, [r7, #4]
    6d90:	2b1f      	cmp	r3, #31
    6d92:	d9dd      	bls.n	6d50 <PHY_probe+0x14>
        	phy_found = 1;
        	phy = MSS_PHY_ADDRESS_MAX + 1;
        }
    }

    if( phy_found == 0 ) {
    6d94:	797b      	ldrb	r3, [r7, #5]
    6d96:	2b00      	cmp	r3, #0
    6d98:	d107      	bne.n	6daa <PHY_probe+0x6e>
    	g_mss_mac.phy_address = MSS_PHY_ADDRESS_AUTO_DETECT;
    6d9a:	f64a 2398 	movw	r3, #43672	; 0xaa98
    6d9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6da2:	f04f 32ff 	mov.w	r2, #4294967295
    6da6:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    }
    return g_mss_mac.phy_address;
    6daa:	f64a 2398 	movw	r3, #43672	; 0xaa98
    6dae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6db2:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
}
    6db6:	4618      	mov	r0, r3
    6db8:	f107 0708 	add.w	r7, r7, #8
    6dbc:	46bd      	mov	sp, r7
    6dbe:	bd80      	pop	{r7, pc}

00006dc0 <PHY_reset>:

/***************************************************************************//**
 * Resets the PHY.
 */
void PHY_reset( void )
{
    6dc0:	b580      	push	{r7, lr}
    6dc2:	af00      	add	r7, sp, #0
	MDIO_write( PHYREG_MIIMCR, MIIMCR_RESET );
    6dc4:	f04f 0000 	mov.w	r0, #0
    6dc8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    6dcc:	f7ff ff7c 	bl	6cc8 <MDIO_write>
	MDIO_write( PHYREG_MIIMCR,
    6dd0:	f04f 0000 	mov.w	r0, #0
    6dd4:	f44f 5194 	mov.w	r1, #4736	; 0x1280
    6dd8:	f7ff ff76 	bl	6cc8 <MDIO_write>
		MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		MIIMCR_COLLISION_TEST );
}
    6ddc:	bd80      	pop	{r7, pc}
    6dde:	bf00      	nop

00006de0 <PHY_auto_negotiate>:

/***************************************************************************//**
 * Restarts PHY auto-negotiation and wait until it's over.
 */
void PHY_auto_negotiate( void )
{
    6de0:	b580      	push	{r7, lr}
    6de2:	b082      	sub	sp, #8
    6de4:	af00      	add	r7, sp, #0
	uint16_t reg;

	reg = MDIO_read( PHYREG_MIIMCR );
    6de6:	f04f 0000 	mov.w	r0, #0
    6dea:	f7ff ff35 	bl	6c58 <MDIO_read>
    6dee:	4603      	mov	r3, r0
    6df0:	80fb      	strh	r3, [r7, #6]
	MDIO_write( PHYREG_MIIMCR,
    6df2:	88fb      	ldrh	r3, [r7, #6]
    6df4:	f443 5390 	orr.w	r3, r3, #4608	; 0x1200
    6df8:	b29b      	uxth	r3, r3
    6dfa:	f04f 0000 	mov.w	r0, #0
    6dfe:	4619      	mov	r1, r3
    6e00:	f7ff ff62 	bl	6cc8 <MDIO_write>
		(uint16_t)( MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		reg) );

	for( ;; ) {
		reg = MDIO_read( PHYREG_MIIMSR );
    6e04:	f04f 0001 	mov.w	r0, #1
    6e08:	f7ff ff26 	bl	6c58 <MDIO_read>
    6e0c:	4603      	mov	r3, r0
    6e0e:	80fb      	strh	r3, [r7, #6]
		if( (reg & MIIMSR_ANC) != 0 ) {
    6e10:	88fb      	ldrh	r3, [r7, #6]
    6e12:	f003 0320 	and.w	r3, r3, #32
    6e16:	2b00      	cmp	r3, #0
    6e18:	d104      	bne.n	6e24 <PHY_auto_negotiate+0x44>
			break;
		} else {
			vTaskDelay( 200 );
    6e1a:	f04f 00c8 	mov.w	r0, #200	; 0xc8
    6e1e:	f009 fe69 	bl	10af4 <vTaskDelay>
		}
	}
    6e22:	e7ef      	b.n	6e04 <PHY_auto_negotiate+0x24>
}
    6e24:	bf00      	nop
    6e26:	f107 0708 	add.w	r7, r7, #8
    6e2a:	46bd      	mov	sp, r7
    6e2c:	bd80      	pop	{r7, pc}
    6e2e:	bf00      	nop

00006e30 <PHY_link_status>:
 * Returns link status.
 *
 * @return          #MAC_LINK_STATUS_LINK if link is up.
 */
uint8_t PHY_link_status( void )
{
    6e30:	b580      	push	{r7, lr}
    6e32:	b082      	sub	sp, #8
    6e34:	af00      	add	r7, sp, #0
	uint8_t retval = 0;
    6e36:	f04f 0300 	mov.w	r3, #0
    6e3a:	71fb      	strb	r3, [r7, #7]
	if(( MDIO_read( PHYREG_MIIMSR ) & MIIMSR_LINK ) != 0 ){
    6e3c:	f04f 0001 	mov.w	r0, #1
    6e40:	f7ff ff0a 	bl	6c58 <MDIO_read>
    6e44:	4603      	mov	r3, r0
    6e46:	f003 0304 	and.w	r3, r3, #4
    6e4a:	2b00      	cmp	r3, #0
    6e4c:	d002      	beq.n	6e54 <PHY_link_status+0x24>
		retval = MSS_MAC_LINK_STATUS_LINK;
    6e4e:	f04f 0301 	mov.w	r3, #1
    6e52:	71fb      	strb	r3, [r7, #7]
	}
	return retval;
    6e54:	79fb      	ldrb	r3, [r7, #7]
}
    6e56:	4618      	mov	r0, r3
    6e58:	f107 0708 	add.w	r7, r7, #8
    6e5c:	46bd      	mov	sp, r7
    6e5e:	bd80      	pop	{r7, pc}

00006e60 <PHY_link_type>:
 * @return          the logical OR of the following values:
 *      #MAC_LINK_STATUS_100MB   - Connection is 100Mb
 *      #MAC_LINK_STATUS_FDX     - Connection is full duplex
 */
uint8_t PHY_link_type( void )
{
    6e60:	b580      	push	{r7, lr}
    6e62:	b082      	sub	sp, #8
    6e64:	af00      	add	r7, sp, #0
	uint16_t diagnostic;
	uint8_t type = 0;
    6e66:	f04f 0300 	mov.w	r3, #0
    6e6a:	71fb      	strb	r3, [r7, #7]

	diagnostic = MDIO_read( PHYREG_DR );
    6e6c:	f04f 0012 	mov.w	r0, #18
    6e70:	f7ff fef2 	bl	6c58 <MDIO_read>
    6e74:	4603      	mov	r3, r0
    6e76:	80bb      	strh	r3, [r7, #4]

    if( (diagnostic & DR_DPLX) != 0 ) {
    6e78:	88bb      	ldrh	r3, [r7, #4]
    6e7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    6e7e:	2b00      	cmp	r3, #0
    6e80:	d002      	beq.n	6e88 <PHY_link_type+0x28>
    	type = MSS_MAC_LINK_STATUS_FDX;
    6e82:	f04f 0304 	mov.w	r3, #4
    6e86:	71fb      	strb	r3, [r7, #7]
    }

    if( (diagnostic & DR_DATA_RATE) != 0 ) {
    6e88:	88bb      	ldrh	r3, [r7, #4]
    6e8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    6e8e:	2b00      	cmp	r3, #0
    6e90:	d003      	beq.n	6e9a <PHY_link_type+0x3a>
    	type |= MSS_MAC_LINK_STATUS_100MB;
    6e92:	79fb      	ldrb	r3, [r7, #7]
    6e94:	f043 0302 	orr.w	r3, r3, #2
    6e98:	71fb      	strb	r3, [r7, #7]
    }

    return type;
    6e9a:	79fb      	ldrb	r3, [r7, #7]
}
    6e9c:	4618      	mov	r0, r3
    6e9e:	f107 0708 	add.w	r7, r7, #8
    6ea2:	46bd      	mov	sp, r7
    6ea4:	bd80      	pop	{r7, pc}
    6ea6:	bf00      	nop

00006ea8 <PHY_set_link_type>:
void
PHY_set_link_type
(
    uint8_t type
)
{
    6ea8:	b580      	push	{r7, lr}
    6eaa:	b084      	sub	sp, #16
    6eac:	af00      	add	r7, sp, #0
    6eae:	4603      	mov	r3, r0
    6eb0:	71fb      	strb	r3, [r7, #7]
	uint16_t reg;

	reg = MDIO_read( PHYREG_ANAR );
    6eb2:	f04f 0004 	mov.w	r0, #4
    6eb6:	f7ff fecf 	bl	6c58 <MDIO_read>
    6eba:	4603      	mov	r3, r0
    6ebc:	81fb      	strh	r3, [r7, #14]
	reg |= ANAR_100FD | ANAR_100HD | ANAR_10FD | ANAR_10HD;
    6ebe:	89fb      	ldrh	r3, [r7, #14]
    6ec0:	f443 73f0 	orr.w	r3, r3, #480	; 0x1e0
    6ec4:	81fb      	strh	r3, [r7, #14]

	if( (type & MSS_MAC_LINK_STATUS_100MB) == 0 ) {
    6ec6:	79fb      	ldrb	r3, [r7, #7]
    6ec8:	f003 0302 	and.w	r3, r3, #2
    6ecc:	2b00      	cmp	r3, #0
    6ece:	d103      	bne.n	6ed8 <PHY_set_link_type+0x30>
		reg &= ~(ANAR_100FD | ANAR_100HD);
    6ed0:	89fb      	ldrh	r3, [r7, #14]
    6ed2:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
    6ed6:	81fb      	strh	r3, [r7, #14]
	}

	if( (type & MSS_MAC_LINK_STATUS_FDX) == 0 ) {
    6ed8:	79fb      	ldrb	r3, [r7, #7]
    6eda:	f003 0304 	and.w	r3, r3, #4
    6ede:	2b00      	cmp	r3, #0
    6ee0:	d103      	bne.n	6eea <PHY_set_link_type+0x42>
		reg &= ~(ANAR_100FD | ANAR_10FD);
    6ee2:	89fb      	ldrh	r3, [r7, #14]
    6ee4:	f423 73a0 	bic.w	r3, r3, #320	; 0x140
    6ee8:	81fb      	strh	r3, [r7, #14]
	}

	MDIO_write( PHYREG_ANAR, reg );
    6eea:	89fb      	ldrh	r3, [r7, #14]
    6eec:	f04f 0004 	mov.w	r0, #4
    6ef0:	4619      	mov	r1, r3
    6ef2:	f7ff fee9 	bl	6cc8 <MDIO_write>
}
    6ef6:	f107 0710 	add.w	r7, r7, #16
    6efa:	46bd      	mov	sp, r7
    6efc:	bd80      	pop	{r7, pc}
    6efe:	bf00      	nop

00006f00 <PHY_set_loopback>:
uint16_t
PHY_set_loopback
(
   uint8_t enable
)
{
    6f00:	b580      	push	{r7, lr}
    6f02:	b084      	sub	sp, #16
    6f04:	af00      	add	r7, sp, #0
    6f06:	4603      	mov	r3, r0
    6f08:	71fb      	strb	r3, [r7, #7]

	uint16_t reg = 0;   
    6f0a:	f04f 0300 	mov.w	r3, #0
    6f0e:	81fb      	strh	r3, [r7, #14]
	

	reg = MDIO_read( PHYREG_MIIMCR );
    6f10:	f04f 0000 	mov.w	r0, #0
    6f14:	f7ff fea0 	bl	6c58 <MDIO_read>
    6f18:	4603      	mov	r3, r0
    6f1a:	81fb      	strh	r3, [r7, #14]
	// If set to one we need to set the LOCAL Phy loopback
	if(enable == 1)
    6f1c:	79fb      	ldrb	r3, [r7, #7]
    6f1e:	2b01      	cmp	r3, #1
    6f20:	d104      	bne.n	6f2c <PHY_set_loopback+0x2c>
		reg |= MIIMCR_LOOPBACK;
    6f22:	89fb      	ldrh	r3, [r7, #14]
    6f24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    6f28:	81fb      	strh	r3, [r7, #14]
    6f2a:	e003      	b.n	6f34 <PHY_set_loopback+0x34>
	else // else we want to clear the bit..
		reg ^= MIIMCR_LOOPBACK;
    6f2c:	89fb      	ldrh	r3, [r7, #14]
    6f2e:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
    6f32:	81fb      	strh	r3, [r7, #14]
	
	
	MDIO_write( PHYREG_MIIMCR,reg );
    6f34:	89fb      	ldrh	r3, [r7, #14]
    6f36:	f04f 0000 	mov.w	r0, #0
    6f3a:	4619      	mov	r1, r3
    6f3c:	f7ff fec4 	bl	6cc8 <MDIO_write>
	reg = MDIO_read( PHYREG_MIIMCR );
    6f40:	f04f 0000 	mov.w	r0, #0
    6f44:	f7ff fe88 	bl	6c58 <MDIO_read>
    6f48:	4603      	mov	r3, r0
    6f4a:	81fb      	strh	r3, [r7, #14]
	
	return reg;
    6f4c:	89fb      	ldrh	r3, [r7, #14]
	
}
    6f4e:	4618      	mov	r0, r3
    6f50:	f107 0710 	add.w	r7, r7, #16
    6f54:	46bd      	mov	sp, r7
    6f56:	bd80      	pop	{r7, pc}

00006f58 <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    6f58:	b480      	push	{r7}
    6f5a:	b085      	sub	sp, #20
    6f5c:	af00      	add	r7, sp, #0
    6f5e:	4603      	mov	r3, r0
    6f60:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    6f62:	f04f 0300 	mov.w	r3, #0
    6f66:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    6f68:	79fb      	ldrb	r3, [r7, #7]
    6f6a:	2b03      	cmp	r3, #3
    6f6c:	d900      	bls.n	6f70 <ACE_get_channel_type+0x18>
    6f6e:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    6f70:	79fb      	ldrb	r3, [r7, #7]
    6f72:	2b03      	cmp	r3, #3
    6f74:	d807      	bhi.n	6f86 <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    6f76:	79fa      	ldrb	r2, [r7, #7]
    6f78:	f642 63f4 	movw	r3, #12020	; 0x2ef4
    6f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f80:	5c9b      	ldrb	r3, [r3, r2]
    6f82:	73fb      	strb	r3, [r7, #15]
    6f84:	e002      	b.n	6f8c <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    6f86:	f04f 0300 	mov.w	r3, #0
    6f8a:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    6f8c:	7bfb      	ldrb	r3, [r7, #15]
}
    6f8e:	4618      	mov	r0, r3
    6f90:	f107 0714 	add.w	r7, r7, #20
    6f94:	46bd      	mov	sp, r7
    6f96:	bc80      	pop	{r7}
    6f98:	4770      	bx	lr
    6f9a:	bf00      	nop

00006f9c <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    6f9c:	b480      	push	{r7}
    6f9e:	b085      	sub	sp, #20
    6fa0:	af00      	add	r7, sp, #0
    6fa2:	4602      	mov	r2, r0
    6fa4:	460b      	mov	r3, r1
    6fa6:	71fa      	strb	r2, [r7, #7]
    6fa8:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    6faa:	79fa      	ldrb	r2, [r7, #7]
    6fac:	f240 0350 	movw	r3, #80	; 0x50
    6fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fb4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6fb8:	4413      	add	r3, r2
    6fba:	791b      	ldrb	r3, [r3, #4]
    6fbc:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    6fbe:	7bbb      	ldrb	r3, [r7, #14]
    6fc0:	ea4f 1313 	mov.w	r3, r3, lsr #4
    6fc4:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    6fc6:	7bfb      	ldrb	r3, [r7, #15]
    6fc8:	f240 0248 	movw	r2, #72	; 0x48
    6fcc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    6fd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6fd4:	4413      	add	r3, r2
    6fd6:	885b      	ldrh	r3, [r3, #2]
    6fd8:	88ba      	ldrh	r2, [r7, #4]
    6fda:	fb02 f203 	mul.w	r2, r2, r3
    6fde:	7bf9      	ldrb	r1, [r7, #15]
    6fe0:	f240 0348 	movw	r3, #72	; 0x48
    6fe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6fe8:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    6fec:	fbb2 f3f3 	udiv	r3, r2, r3
    6ff0:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    6ff2:	68bb      	ldr	r3, [r7, #8]
}
    6ff4:	4618      	mov	r0, r3
    6ff6:	f107 0714 	add.w	r7, r7, #20
    6ffa:	46bd      	mov	sp, r7
    6ffc:	bc80      	pop	{r7}
    6ffe:	4770      	bx	lr

00007000 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    7000:	b480      	push	{r7}
    7002:	b087      	sub	sp, #28
    7004:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    7006:	f240 0300 	movw	r3, #0
    700a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    700e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    7012:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    7014:	f240 0300 	movw	r3, #0
    7018:	f2c4 0302 	movt	r3, #16386	; 0x4002
    701c:	f04f 0200 	mov.w	r2, #0
    7020:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    7024:	f04f 0300 	mov.w	r3, #0
    7028:	71fb      	strb	r3, [r7, #7]
    702a:	e039      	b.n	70a0 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    702c:	79fb      	ldrb	r3, [r7, #7]
    702e:	ea4f 0353 	mov.w	r3, r3, lsr #1
    7032:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    7034:	f240 0200 	movw	r2, #0
    7038:	f2c4 0202 	movt	r2, #16386	; 0x4002
    703c:	7c79      	ldrb	r1, [r7, #17]
    703e:	460b      	mov	r3, r1
    7040:	ea4f 0343 	mov.w	r3, r3, lsl #1
    7044:	440b      	add	r3, r1
    7046:	ea4f 1303 	mov.w	r3, r3, lsl #4
    704a:	4413      	add	r3, r2
    704c:	f503 7308 	add.w	r3, r3, #544	; 0x220
    7050:	791b      	ldrb	r3, [r3, #4]
    7052:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    7054:	79fb      	ldrb	r3, [r7, #7]
    7056:	f003 0301 	and.w	r3, r3, #1
    705a:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    705c:	7cfb      	ldrb	r3, [r7, #19]
    705e:	2b00      	cmp	r3, #0
    7060:	d00d      	beq.n	707e <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    7062:	79f9      	ldrb	r1, [r7, #7]
    7064:	7cbb      	ldrb	r3, [r7, #18]
    7066:	ea4f 1353 	mov.w	r3, r3, lsr #5
    706a:	b2db      	uxtb	r3, r3
    706c:	461a      	mov	r2, r3
    706e:	f002 0203 	and.w	r2, r2, #3
    7072:	f642 63e8 	movw	r3, #12008	; 0x2ee8
    7076:	f2c2 0300 	movt	r3, #8192	; 0x2000
    707a:	545a      	strb	r2, [r3, r1]
    707c:	e00c      	b.n	7098 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    707e:	79f9      	ldrb	r1, [r7, #7]
    7080:	7cbb      	ldrb	r3, [r7, #18]
    7082:	ea4f 0353 	mov.w	r3, r3, lsr #1
    7086:	b2db      	uxtb	r3, r3
    7088:	461a      	mov	r2, r3
    708a:	f002 0203 	and.w	r2, r2, #3
    708e:	f642 63e8 	movw	r3, #12008	; 0x2ee8
    7092:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7096:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    7098:	79fb      	ldrb	r3, [r7, #7]
    709a:	f103 0301 	add.w	r3, r3, #1
    709e:	71fb      	strb	r3, [r7, #7]
    70a0:	79fb      	ldrb	r3, [r7, #7]
    70a2:	2b09      	cmp	r3, #9
    70a4:	d9c2      	bls.n	702c <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    70a6:	f04f 0300 	mov.w	r3, #0
    70aa:	60bb      	str	r3, [r7, #8]
    70ac:	e073      	b.n	7196 <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    70ae:	68ba      	ldr	r2, [r7, #8]
    70b0:	f240 0350 	movw	r3, #80	; 0x50
    70b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    70b8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    70bc:	4413      	add	r3, r2
    70be:	791b      	ldrb	r3, [r3, #4]
    70c0:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    70c2:	7dba      	ldrb	r2, [r7, #22]
    70c4:	f64b 0378 	movw	r3, #47224	; 0xb878
    70c8:	f2c0 0301 	movt	r3, #1
    70cc:	5c9b      	ldrb	r3, [r3, r2]
    70ce:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    70d0:	7dba      	ldrb	r2, [r7, #22]
    70d2:	f64b 0348 	movw	r3, #47176	; 0xb848
    70d6:	f2c0 0301 	movt	r3, #1
    70da:	5c9b      	ldrb	r3, [r3, r2]
    70dc:	2b01      	cmp	r3, #1
    70de:	d007      	beq.n	70f0 <ace_init_convert+0xf0>
    70e0:	2b02      	cmp	r3, #2
    70e2:	d027      	beq.n	7134 <ace_init_convert+0x134>
    70e4:	2b00      	cmp	r3, #0
    70e6:	d147      	bne.n	7178 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    70e8:	f04f 0300 	mov.w	r3, #0
    70ec:	75fb      	strb	r3, [r7, #23]
                break;
    70ee:	e047      	b.n	7180 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    70f0:	7d3b      	ldrb	r3, [r7, #20]
    70f2:	2bff      	cmp	r3, #255	; 0xff
    70f4:	d100      	bne.n	70f8 <ace_init_convert+0xf8>
    70f6:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    70f8:	f240 0200 	movw	r2, #0
    70fc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    7100:	7d39      	ldrb	r1, [r7, #20]
    7102:	460b      	mov	r3, r1
    7104:	ea4f 0343 	mov.w	r3, r3, lsl #1
    7108:	440b      	add	r3, r1
    710a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    710e:	4413      	add	r3, r2
    7110:	f503 7308 	add.w	r3, r3, #544	; 0x220
    7114:	7a1b      	ldrb	r3, [r3, #8]
    7116:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    7118:	7d7b      	ldrb	r3, [r7, #21]
    711a:	f003 0301 	and.w	r3, r3, #1
    711e:	b2db      	uxtb	r3, r3
    7120:	2b00      	cmp	r3, #0
    7122:	d003      	beq.n	712c <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    7124:	f04f 0300 	mov.w	r3, #0
    7128:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    712a:	e029      	b.n	7180 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    712c:	f04f 0301 	mov.w	r3, #1
    7130:	75fb      	strb	r3, [r7, #23]
                }
                break;
    7132:	e025      	b.n	7180 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    7134:	7d3b      	ldrb	r3, [r7, #20]
    7136:	2bff      	cmp	r3, #255	; 0xff
    7138:	d100      	bne.n	713c <ace_init_convert+0x13c>
    713a:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    713c:	f240 0200 	movw	r2, #0
    7140:	f2c4 0202 	movt	r2, #16386	; 0x4002
    7144:	7d39      	ldrb	r1, [r7, #20]
    7146:	460b      	mov	r3, r1
    7148:	ea4f 0343 	mov.w	r3, r3, lsl #1
    714c:	440b      	add	r3, r1
    714e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    7152:	4413      	add	r3, r2
    7154:	f503 730a 	add.w	r3, r3, #552	; 0x228
    7158:	791b      	ldrb	r3, [r3, #4]
    715a:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    715c:	7d7b      	ldrb	r3, [r7, #21]
    715e:	f003 0301 	and.w	r3, r3, #1
    7162:	b2db      	uxtb	r3, r3
    7164:	2b00      	cmp	r3, #0
    7166:	d003      	beq.n	7170 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    7168:	f04f 0300 	mov.w	r3, #0
    716c:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    716e:	e007      	b.n	7180 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    7170:	f04f 0302 	mov.w	r3, #2
    7174:	75fb      	strb	r3, [r7, #23]
                }
                break;
    7176:	e003      	b.n	7180 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    7178:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    717a:	f04f 0300 	mov.w	r3, #0
    717e:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    7180:	68ba      	ldr	r2, [r7, #8]
    7182:	f642 63f4 	movw	r3, #12020	; 0x2ef4
    7186:	f2c2 0300 	movt	r3, #8192	; 0x2000
    718a:	7df9      	ldrb	r1, [r7, #23]
    718c:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    718e:	68bb      	ldr	r3, [r7, #8]
    7190:	f103 0301 	add.w	r3, r3, #1
    7194:	60bb      	str	r3, [r7, #8]
    7196:	68bb      	ldr	r3, [r7, #8]
    7198:	2b03      	cmp	r3, #3
    719a:	dd88      	ble.n	70ae <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    719c:	f240 0300 	movw	r3, #0
    71a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    71a4:	68fa      	ldr	r2, [r7, #12]
    71a6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    71aa:	f107 071c 	add.w	r7, r7, #28
    71ae:	46bd      	mov	sp, r7
    71b0:	bc80      	pop	{r7}
    71b2:	4770      	bx	lr

000071b4 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    71b4:	b480      	push	{r7}
    71b6:	b08d      	sub	sp, #52	; 0x34
    71b8:	af00      	add	r7, sp, #0
    71ba:	4602      	mov	r2, r0
    71bc:	460b      	mov	r3, r1
    71be:	71fa      	strb	r2, [r7, #7]
    71c0:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    71c2:	79fa      	ldrb	r2, [r7, #7]
    71c4:	f240 0350 	movw	r3, #80	; 0x50
    71c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    71cc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    71d0:	4413      	add	r3, r2
    71d2:	791b      	ldrb	r3, [r3, #4]
    71d4:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    71d6:	7cbb      	ldrb	r3, [r7, #18]
    71d8:	ea4f 1313 	mov.w	r3, r3, lsr #4
    71dc:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    71de:	7cba      	ldrb	r2, [r7, #18]
    71e0:	f64b 03a8 	movw	r3, #47272	; 0xb8a8
    71e4:	f2c0 0301 	movt	r3, #1
    71e8:	5c9b      	ldrb	r3, [r3, r2]
    71ea:	2bff      	cmp	r3, #255	; 0xff
    71ec:	d11c      	bne.n	7228 <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    71ee:	7cfb      	ldrb	r3, [r7, #19]
    71f0:	f240 0248 	movw	r2, #72	; 0x48
    71f4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    71f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    71fc:	4413      	add	r3, r2
    71fe:	885b      	ldrh	r3, [r3, #2]
    7200:	88ba      	ldrh	r2, [r7, #4]
    7202:	fb02 f203 	mul.w	r2, r2, r3
    7206:	f240 1301 	movw	r3, #257	; 0x101
    720a:	f2c0 0310 	movt	r3, #16
    720e:	fba3 1302 	umull	r1, r3, r3, r2
    7212:	ebc3 0202 	rsb	r2, r3, r2
    7216:	ea4f 0252 	mov.w	r2, r2, lsr #1
    721a:	4413      	add	r3, r2
    721c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    7220:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    7222:	697b      	ldr	r3, [r7, #20]
    7224:	60fb      	str	r3, [r7, #12]
    7226:	e03d      	b.n	72a4 <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    7228:	7cba      	ldrb	r2, [r7, #18]
    722a:	f64b 03d8 	movw	r3, #47320	; 0xb8d8
    722e:	f2c0 0301 	movt	r3, #1
    7232:	5c9b      	ldrb	r3, [r3, r2]
    7234:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    7236:	7efa      	ldrb	r2, [r7, #27]
    7238:	f642 63e8 	movw	r3, #12008	; 0x2ee8
    723c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7240:	5c9b      	ldrb	r3, [r3, r2]
    7242:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    7244:	88bb      	ldrh	r3, [r7, #4]
    7246:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    7248:	f640 73ff 	movw	r3, #4095	; 0xfff
    724c:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    724e:	7eba      	ldrb	r2, [r7, #26]
    7250:	f64b 1308 	movw	r3, #47368	; 0xb908
    7254:	f2c0 0301 	movt	r3, #1
    7258:	5c9b      	ldrb	r3, [r3, r2]
    725a:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    725c:	7eba      	ldrb	r2, [r7, #26]
    725e:	f64b 130c 	movw	r3, #47372	; 0xb90c
    7262:	f2c0 0301 	movt	r3, #1
    7266:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    726a:	b21b      	sxth	r3, r3
    726c:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    726e:	7cfb      	ldrb	r3, [r7, #19]
    7270:	f240 0248 	movw	r2, #72	; 0x48
    7274:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7278:	ea4f 0383 	mov.w	r3, r3, lsl #2
    727c:	4413      	add	r3, r2
    727e:	885b      	ldrh	r3, [r3, #2]
    7280:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    7282:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    7284:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7286:	ebc3 0302 	rsb	r3, r3, r2
    728a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    728c:	6a39      	ldr	r1, [r7, #32]
    728e:	fb01 f202 	mul.w	r2, r1, r2
    7292:	fb02 f203 	mul.w	r2, r2, r3
    7296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7298:	fb92 f3f3 	sdiv	r3, r2, r3
    729c:	69fa      	ldr	r2, [r7, #28]
    729e:	ebc3 0302 	rsb	r3, r3, r2
    72a2:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    72a4:	68fb      	ldr	r3, [r7, #12]
}
    72a6:	4618      	mov	r0, r3
    72a8:	f107 0734 	add.w	r7, r7, #52	; 0x34
    72ac:	46bd      	mov	sp, r7
    72ae:	bc80      	pop	{r7}
    72b0:	4770      	bx	lr
    72b2:	bf00      	nop

000072b4 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    72b4:	b580      	push	{r7, lr}
    72b6:	b086      	sub	sp, #24
    72b8:	af00      	add	r7, sp, #0
    72ba:	4602      	mov	r2, r0
    72bc:	460b      	mov	r3, r1
    72be:	71fa      	strb	r2, [r7, #7]
    72c0:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    72c2:	f04f 0300 	mov.w	r3, #0
    72c6:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    72c8:	79fb      	ldrb	r3, [r7, #7]
    72ca:	2b03      	cmp	r3, #3
    72cc:	d900      	bls.n	72d0 <ACE_convert_to_mA+0x1c>
    72ce:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    72d0:	79fb      	ldrb	r3, [r7, #7]
    72d2:	2b03      	cmp	r3, #3
    72d4:	d842      	bhi.n	735c <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    72d6:	79fa      	ldrb	r2, [r7, #7]
    72d8:	f240 0350 	movw	r3, #80	; 0x50
    72dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    72e0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    72e4:	4413      	add	r3, r2
    72e6:	791b      	ldrb	r3, [r3, #4]
    72e8:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    72ea:	7bbb      	ldrb	r3, [r7, #14]
    72ec:	2b2f      	cmp	r3, #47	; 0x2f
    72ee:	d900      	bls.n	72f2 <ACE_convert_to_mA+0x3e>
    72f0:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    72f2:	7bba      	ldrb	r2, [r7, #14]
    72f4:	f64b 0348 	movw	r3, #47176	; 0xb848
    72f8:	f2c0 0301 	movt	r3, #1
    72fc:	5c9b      	ldrb	r3, [r3, r2]
    72fe:	2b01      	cmp	r3, #1
    7300:	d12c      	bne.n	735c <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7302:	7bbb      	ldrb	r3, [r7, #14]
    7304:	f003 0304 	and.w	r3, r3, #4
    7308:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    730c:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    730e:	7bbb      	ldrb	r3, [r7, #14]
    7310:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7314:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7318:	b2db      	uxtb	r3, r3
    731a:	4413      	add	r3, r2
    731c:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    731e:	7bfb      	ldrb	r3, [r7, #15]
    7320:	2b03      	cmp	r3, #3
    7322:	d81b      	bhi.n	735c <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    7324:	7bfa      	ldrb	r2, [r7, #15]
    7326:	f24b 1364 	movw	r3, #45412	; 0xb164
    732a:	f2c0 0301 	movt	r3, #1
    732e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7332:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    7334:	79fa      	ldrb	r2, [r7, #7]
    7336:	88bb      	ldrh	r3, [r7, #4]
    7338:	4610      	mov	r0, r2
    733a:	4619      	mov	r1, r3
    733c:	f7ff ff3a 	bl	71b4 <ACE_convert_to_mV>
    7340:	4603      	mov	r3, r0
    7342:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    7344:	697a      	ldr	r2, [r7, #20]
    7346:	4613      	mov	r3, r2
    7348:	ea4f 0383 	mov.w	r3, r3, lsl #2
    734c:	4413      	add	r3, r2
    734e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7352:	461a      	mov	r2, r3
    7354:	693b      	ldr	r3, [r7, #16]
    7356:	fbb2 f3f3 	udiv	r3, r2, r3
    735a:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    735c:	68bb      	ldr	r3, [r7, #8]
}
    735e:	4618      	mov	r0, r3
    7360:	f107 0718 	add.w	r7, r7, #24
    7364:	46bd      	mov	sp, r7
    7366:	bd80      	pop	{r7, pc}

00007368 <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7368:	b580      	push	{r7, lr}
    736a:	b086      	sub	sp, #24
    736c:	af00      	add	r7, sp, #0
    736e:	4602      	mov	r2, r0
    7370:	460b      	mov	r3, r1
    7372:	71fa      	strb	r2, [r7, #7]
    7374:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    7376:	f04f 0300 	mov.w	r3, #0
    737a:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    737c:	79fb      	ldrb	r3, [r7, #7]
    737e:	2b03      	cmp	r3, #3
    7380:	d900      	bls.n	7384 <ACE_convert_to_uA+0x1c>
    7382:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    7384:	79fb      	ldrb	r3, [r7, #7]
    7386:	2b03      	cmp	r3, #3
    7388:	d83f      	bhi.n	740a <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    738a:	79fa      	ldrb	r2, [r7, #7]
    738c:	f240 0350 	movw	r3, #80	; 0x50
    7390:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7394:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7398:	4413      	add	r3, r2
    739a:	791b      	ldrb	r3, [r3, #4]
    739c:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    739e:	7bbb      	ldrb	r3, [r7, #14]
    73a0:	2b2f      	cmp	r3, #47	; 0x2f
    73a2:	d900      	bls.n	73a6 <ACE_convert_to_uA+0x3e>
    73a4:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    73a6:	7bba      	ldrb	r2, [r7, #14]
    73a8:	f64b 0348 	movw	r3, #47176	; 0xb848
    73ac:	f2c0 0301 	movt	r3, #1
    73b0:	5c9b      	ldrb	r3, [r3, r2]
    73b2:	2b01      	cmp	r3, #1
    73b4:	d129      	bne.n	740a <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    73b6:	7bbb      	ldrb	r3, [r7, #14]
    73b8:	f003 0304 	and.w	r3, r3, #4
    73bc:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    73c0:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    73c2:	7bbb      	ldrb	r3, [r7, #14]
    73c4:	f003 0330 	and.w	r3, r3, #48	; 0x30
    73c8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    73cc:	b2db      	uxtb	r3, r3
    73ce:	4413      	add	r3, r2
    73d0:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    73d2:	7bfb      	ldrb	r3, [r7, #15]
    73d4:	2b03      	cmp	r3, #3
    73d6:	d818      	bhi.n	740a <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    73d8:	7bfa      	ldrb	r2, [r7, #15]
    73da:	f24b 1364 	movw	r3, #45412	; 0xb164
    73de:	f2c0 0301 	movt	r3, #1
    73e2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    73e6:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    73e8:	79fa      	ldrb	r2, [r7, #7]
    73ea:	88bb      	ldrh	r3, [r7, #4]
    73ec:	4610      	mov	r0, r2
    73ee:	4619      	mov	r1, r3
    73f0:	f7ff fee0 	bl	71b4 <ACE_convert_to_mV>
    73f4:	4603      	mov	r3, r0
    73f6:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    73f8:	697b      	ldr	r3, [r7, #20]
    73fa:	f644 6220 	movw	r2, #20000	; 0x4e20
    73fe:	fb02 f203 	mul.w	r2, r2, r3
    7402:	693b      	ldr	r3, [r7, #16]
    7404:	fbb2 f3f3 	udiv	r3, r2, r3
    7408:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    740a:	68bb      	ldr	r3, [r7, #8]
}
    740c:	4618      	mov	r0, r3
    740e:	f107 0718 	add.w	r7, r7, #24
    7412:	46bd      	mov	sp, r7
    7414:	bd80      	pop	{r7, pc}
    7416:	bf00      	nop

00007418 <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7418:	b580      	push	{r7, lr}
    741a:	b084      	sub	sp, #16
    741c:	af00      	add	r7, sp, #0
    741e:	4602      	mov	r2, r0
    7420:	460b      	mov	r3, r1
    7422:	71fa      	strb	r2, [r7, #7]
    7424:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    7426:	79fa      	ldrb	r2, [r7, #7]
    7428:	88bb      	ldrh	r3, [r7, #4]
    742a:	4610      	mov	r0, r2
    742c:	4619      	mov	r1, r3
    742e:	f7ff fec1 	bl	71b4 <ACE_convert_to_mV>
    7432:	4603      	mov	r3, r0
    7434:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    7436:	68fa      	ldr	r2, [r7, #12]
    7438:	4613      	mov	r3, r2
    743a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    743e:	4413      	add	r3, r2
    7440:	ea4f 0343 	mov.w	r3, r3, lsl #1
    7444:	461a      	mov	r2, r3
    7446:	f248 531f 	movw	r3, #34079	; 0x851f
    744a:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    744e:	fba3 1302 	umull	r1, r3, r3, r2
    7452:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    7456:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    7458:	68bb      	ldr	r3, [r7, #8]
}
    745a:	4618      	mov	r0, r3
    745c:	f107 0710 	add.w	r7, r7, #16
    7460:	46bd      	mov	sp, r7
    7462:	bd80      	pop	{r7, pc}

00007464 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7464:	b580      	push	{r7, lr}
    7466:	b084      	sub	sp, #16
    7468:	af00      	add	r7, sp, #0
    746a:	4602      	mov	r2, r0
    746c:	460b      	mov	r3, r1
    746e:	71fa      	strb	r2, [r7, #7]
    7470:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    7472:	79fa      	ldrb	r2, [r7, #7]
    7474:	88bb      	ldrh	r3, [r7, #4]
    7476:	4610      	mov	r0, r2
    7478:	4619      	mov	r1, r3
    747a:	f7ff fe9b 	bl	71b4 <ACE_convert_to_mV>
    747e:	4603      	mov	r3, r0
    7480:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    7482:	68fb      	ldr	r3, [r7, #12]
    7484:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7488:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    748c:	f1a3 030b 	sub.w	r3, r3, #11
    7490:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    7492:	68bb      	ldr	r3, [r7, #8]
}
    7494:	4618      	mov	r0, r3
    7496:	f107 0710 	add.w	r7, r7, #16
    749a:	46bd      	mov	sp, r7
    749c:	bd80      	pop	{r7, pc}
    749e:	bf00      	nop

000074a0 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    74a0:	b580      	push	{r7, lr}
    74a2:	b084      	sub	sp, #16
    74a4:	af00      	add	r7, sp, #0
    74a6:	4602      	mov	r2, r0
    74a8:	460b      	mov	r3, r1
    74aa:	71fa      	strb	r2, [r7, #7]
    74ac:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    74ae:	79fa      	ldrb	r2, [r7, #7]
    74b0:	88bb      	ldrh	r3, [r7, #4]
    74b2:	4610      	mov	r0, r2
    74b4:	4619      	mov	r1, r3
    74b6:	f7ff ffaf 	bl	7418 <ACE_convert_to_Kelvin>
    74ba:	4603      	mov	r3, r0
    74bc:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    74be:	68fa      	ldr	r2, [r7, #12]
    74c0:	4613      	mov	r3, r2
    74c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    74c6:	441a      	add	r2, r3
    74c8:	f246 6367 	movw	r3, #26215	; 0x6667
    74cc:	f2c6 6366 	movt	r3, #26214	; 0x6666
    74d0:	fb83 1302 	smull	r1, r3, r3, r2
    74d4:	ea4f 0163 	mov.w	r1, r3, asr #1
    74d8:	ea4f 73e2 	mov.w	r3, r2, asr #31
    74dc:	ebc3 0301 	rsb	r3, r3, r1
    74e0:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    74e4:	f1a3 0303 	sub.w	r3, r3, #3
    74e8:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    74ea:	68fb      	ldr	r3, [r7, #12]
}
    74ec:	4618      	mov	r0, r3
    74ee:	f107 0710 	add.w	r7, r7, #16
    74f2:	46bd      	mov	sp, r7
    74f4:	bd80      	pop	{r7, pc}
    74f6:	bf00      	nop

000074f8 <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    74f8:	b480      	push	{r7}
    74fa:	b085      	sub	sp, #20
    74fc:	af00      	add	r7, sp, #0
    74fe:	4603      	mov	r3, r0
    7500:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    7502:	f04f 0300 	mov.w	r3, #0
    7506:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    7508:	79fb      	ldrb	r3, [r7, #7]
    750a:	2b03      	cmp	r3, #3
    750c:	d809      	bhi.n	7522 <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    750e:	79fa      	ldrb	r2, [r7, #7]
    7510:	f240 0350 	movw	r3, #80	; 0x50
    7514:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7518:	ea4f 1202 	mov.w	r2, r2, lsl #4
    751c:	4413      	add	r3, r2
    751e:	681b      	ldr	r3, [r3, #0]
    7520:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    7522:	68fb      	ldr	r3, [r7, #12]
}
    7524:	4618      	mov	r0, r3
    7526:	f107 0714 	add.w	r7, r7, #20
    752a:	46bd      	mov	sp, r7
    752c:	bc80      	pop	{r7}
    752e:	4770      	bx	lr

00007530 <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    7530:	b480      	push	{r7}
    7532:	b087      	sub	sp, #28
    7534:	af00      	add	r7, sp, #0
    7536:	4603      	mov	r3, r0
    7538:	6039      	str	r1, [r7, #0]
    753a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    753c:	79fa      	ldrb	r2, [r7, #7]
    753e:	f240 0350 	movw	r3, #80	; 0x50
    7542:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7546:	ea4f 1202 	mov.w	r2, r2, lsl #4
    754a:	4413      	add	r3, r2
    754c:	791b      	ldrb	r3, [r3, #4]
    754e:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    7550:	7bbb      	ldrb	r3, [r7, #14]
    7552:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7556:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    7558:	7bfb      	ldrb	r3, [r7, #15]
    755a:	f240 0248 	movw	r2, #72	; 0x48
    755e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7562:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7566:	4413      	add	r3, r2
    7568:	885b      	ldrh	r3, [r3, #2]
    756a:	461a      	mov	r2, r3
    756c:	683b      	ldr	r3, [r7, #0]
    756e:	429a      	cmp	r2, r3
    7570:	d20a      	bcs.n	7588 <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    7572:	7bfa      	ldrb	r2, [r7, #15]
    7574:	f240 0348 	movw	r3, #72	; 0x48
    7578:	f2c2 0300 	movt	r3, #8192	; 0x2000
    757c:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    7580:	f103 33ff 	add.w	r3, r3, #4294967295
    7584:	81bb      	strh	r3, [r7, #12]
    7586:	e01b      	b.n	75c0 <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    7588:	7bfb      	ldrb	r3, [r7, #15]
    758a:	f240 0248 	movw	r2, #72	; 0x48
    758e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7592:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7596:	4413      	add	r3, r2
    7598:	885b      	ldrh	r3, [r3, #2]
    759a:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    759c:	7bfa      	ldrb	r2, [r7, #15]
    759e:	f240 0348 	movw	r3, #72	; 0x48
    75a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75a6:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    75aa:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    75ac:	697b      	ldr	r3, [r7, #20]
    75ae:	f103 33ff 	add.w	r3, r3, #4294967295
    75b2:	683a      	ldr	r2, [r7, #0]
    75b4:	fb02 f203 	mul.w	r2, r2, r3
    75b8:	693b      	ldr	r3, [r7, #16]
    75ba:	fbb2 f3f3 	udiv	r3, r2, r3
    75be:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    75c0:	89bb      	ldrh	r3, [r7, #12]
}
    75c2:	4618      	mov	r0, r3
    75c4:	f107 071c 	add.w	r7, r7, #28
    75c8:	46bd      	mov	sp, r7
    75ca:	bc80      	pop	{r7}
    75cc:	4770      	bx	lr
    75ce:	bf00      	nop

000075d0 <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    75d0:	b480      	push	{r7}
    75d2:	b085      	sub	sp, #20
    75d4:	af00      	add	r7, sp, #0
    75d6:	4603      	mov	r3, r0
    75d8:	6039      	str	r1, [r7, #0]
    75da:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    75dc:	79fa      	ldrb	r2, [r7, #7]
    75de:	f240 0350 	movw	r3, #80	; 0x50
    75e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75e6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    75ea:	4413      	add	r3, r2
    75ec:	791b      	ldrb	r3, [r3, #4]
    75ee:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    75f0:	7bbb      	ldrb	r3, [r7, #14]
    75f2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    75f6:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    75f8:	7bfb      	ldrb	r3, [r7, #15]
    75fa:	f240 0248 	movw	r2, #72	; 0x48
    75fe:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7602:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7606:	4413      	add	r3, r2
    7608:	885b      	ldrh	r3, [r3, #2]
    760a:	461a      	mov	r2, r3
    760c:	683b      	ldr	r3, [r7, #0]
    760e:	429a      	cmp	r2, r3
    7610:	d203      	bcs.n	761a <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    7612:	f640 73ff 	movw	r3, #4095	; 0xfff
    7616:	81bb      	strh	r3, [r7, #12]
    7618:	e011      	b.n	763e <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    761a:	683a      	ldr	r2, [r7, #0]
    761c:	4613      	mov	r3, r2
    761e:	ea4f 3303 	mov.w	r3, r3, lsl #12
    7622:	ebc2 0103 	rsb	r1, r2, r3
    7626:	7bfb      	ldrb	r3, [r7, #15]
    7628:	f240 0248 	movw	r2, #72	; 0x48
    762c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7630:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7634:	4413      	add	r3, r2
    7636:	885b      	ldrh	r3, [r3, #2]
    7638:	fbb1 f3f3 	udiv	r3, r1, r3
    763c:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    763e:	89bb      	ldrh	r3, [r7, #12]
}
    7640:	4618      	mov	r0, r3
    7642:	f107 0714 	add.w	r7, r7, #20
    7646:	46bd      	mov	sp, r7
    7648:	bc80      	pop	{r7}
    764a:	4770      	bx	lr

0000764c <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    764c:	b480      	push	{r7}
    764e:	b08b      	sub	sp, #44	; 0x2c
    7650:	af00      	add	r7, sp, #0
    7652:	4603      	mov	r3, r0
    7654:	6039      	str	r1, [r7, #0]
    7656:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7658:	79fa      	ldrb	r2, [r7, #7]
    765a:	f240 0350 	movw	r3, #80	; 0x50
    765e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7662:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7666:	4413      	add	r3, r2
    7668:	791b      	ldrb	r3, [r3, #4]
    766a:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    766c:	7abb      	ldrb	r3, [r7, #10]
    766e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7672:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    7674:	7aba      	ldrb	r2, [r7, #10]
    7676:	f64b 03a8 	movw	r3, #47272	; 0xb8a8
    767a:	f2c0 0301 	movt	r3, #1
    767e:	5c9b      	ldrb	r3, [r3, r2]
    7680:	2bff      	cmp	r3, #255	; 0xff
    7682:	d11b      	bne.n	76bc <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    7684:	683b      	ldr	r3, [r7, #0]
    7686:	2b00      	cmp	r3, #0
    7688:	dd02      	ble.n	7690 <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    768a:	683b      	ldr	r3, [r7, #0]
    768c:	60fb      	str	r3, [r7, #12]
    768e:	e002      	b.n	7696 <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    7690:	f04f 0300 	mov.w	r3, #0
    7694:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    7696:	68fa      	ldr	r2, [r7, #12]
    7698:	4613      	mov	r3, r2
    769a:	ea4f 3303 	mov.w	r3, r3, lsl #12
    769e:	ebc2 0103 	rsb	r1, r2, r3
    76a2:	7afb      	ldrb	r3, [r7, #11]
    76a4:	f240 0248 	movw	r2, #72	; 0x48
    76a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    76ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    76b0:	4413      	add	r3, r2
    76b2:	885b      	ldrh	r3, [r3, #2]
    76b4:	fbb1 f3f3 	udiv	r3, r1, r3
    76b8:	813b      	strh	r3, [r7, #8]
    76ba:	e03f      	b.n	773c <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    76bc:	7aba      	ldrb	r2, [r7, #10]
    76be:	f64b 03d8 	movw	r3, #47320	; 0xb8d8
    76c2:	f2c0 0301 	movt	r3, #1
    76c6:	5c9b      	ldrb	r3, [r3, r2]
    76c8:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    76ca:	7cba      	ldrb	r2, [r7, #18]
    76cc:	f642 63e8 	movw	r3, #12008	; 0x2ee8
    76d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    76d4:	5c9b      	ldrb	r3, [r3, r2]
    76d6:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    76d8:	f640 73ff 	movw	r3, #4095	; 0xfff
    76dc:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    76de:	7cfa      	ldrb	r2, [r7, #19]
    76e0:	f64b 1308 	movw	r3, #47368	; 0xb908
    76e4:	f2c0 0301 	movt	r3, #1
    76e8:	5c9b      	ldrb	r3, [r3, r2]
    76ea:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    76ec:	7cfa      	ldrb	r2, [r7, #19]
    76ee:	f64b 130c 	movw	r3, #47372	; 0xb90c
    76f2:	f2c0 0301 	movt	r3, #1
    76f6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    76fa:	b21b      	sxth	r3, r3
    76fc:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    76fe:	7afb      	ldrb	r3, [r7, #11]
    7700:	f240 0248 	movw	r2, #72	; 0x48
    7704:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7708:	ea4f 0383 	mov.w	r3, r3, lsl #2
    770c:	4413      	add	r3, r2
    770e:	885b      	ldrh	r3, [r3, #2]
    7710:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    7712:	697a      	ldr	r2, [r7, #20]
    7714:	683b      	ldr	r3, [r7, #0]
    7716:	ebc3 0302 	rsb	r3, r3, r2
    771a:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    771c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    771e:	b29a      	uxth	r2, r3
    7720:	69bb      	ldr	r3, [r7, #24]
    7722:	6a79      	ldr	r1, [r7, #36]	; 0x24
    7724:	fb01 f103 	mul.w	r1, r1, r3
    7728:	69fb      	ldr	r3, [r7, #28]
    772a:	fbb1 f1f3 	udiv	r1, r1, r3
    772e:	6a3b      	ldr	r3, [r7, #32]
    7730:	fbb1 f3f3 	udiv	r3, r1, r3
    7734:	b29b      	uxth	r3, r3
    7736:	ebc3 0302 	rsb	r3, r3, r2
    773a:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    773c:	893a      	ldrh	r2, [r7, #8]
    773e:	f640 73ff 	movw	r3, #4095	; 0xfff
    7742:	429a      	cmp	r2, r3
    7744:	d902      	bls.n	774c <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7746:	f640 73ff 	movw	r3, #4095	; 0xfff
    774a:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    774c:	893b      	ldrh	r3, [r7, #8]
}
    774e:	4618      	mov	r0, r3
    7750:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    7754:	46bd      	mov	sp, r7
    7756:	bc80      	pop	{r7}
    7758:	4770      	bx	lr
    775a:	bf00      	nop

0000775c <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    775c:	b580      	push	{r7, lr}
    775e:	b086      	sub	sp, #24
    7760:	af00      	add	r7, sp, #0
    7762:	4603      	mov	r3, r0
    7764:	6039      	str	r1, [r7, #0]
    7766:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    7768:	f04f 0300 	mov.w	r3, #0
    776c:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    776e:	f04f 0301 	mov.w	r3, #1
    7772:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7774:	79fb      	ldrb	r3, [r7, #7]
    7776:	2b03      	cmp	r3, #3
    7778:	d900      	bls.n	777c <ACE_convert_from_mA+0x20>
    777a:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    777c:	79fa      	ldrb	r2, [r7, #7]
    777e:	f240 0350 	movw	r3, #80	; 0x50
    7782:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7786:	ea4f 1202 	mov.w	r2, r2, lsl #4
    778a:	4413      	add	r3, r2
    778c:	791b      	ldrb	r3, [r3, #4]
    778e:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7790:	7dbb      	ldrb	r3, [r7, #22]
    7792:	2b2f      	cmp	r3, #47	; 0x2f
    7794:	d900      	bls.n	7798 <ACE_convert_from_mA+0x3c>
    7796:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7798:	7dba      	ldrb	r2, [r7, #22]
    779a:	f64b 0348 	movw	r3, #47176	; 0xb848
    779e:	f2c0 0301 	movt	r3, #1
    77a2:	5c9b      	ldrb	r3, [r3, r2]
    77a4:	2b01      	cmp	r3, #1
    77a6:	d134      	bne.n	7812 <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    77a8:	7dbb      	ldrb	r3, [r7, #22]
    77aa:	f003 0304 	and.w	r3, r3, #4
    77ae:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    77b2:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    77b4:	7dbb      	ldrb	r3, [r7, #22]
    77b6:	f003 0330 	and.w	r3, r3, #48	; 0x30
    77ba:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    77be:	b2db      	uxtb	r3, r3
    77c0:	4413      	add	r3, r2
    77c2:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    77c4:	7dfb      	ldrb	r3, [r7, #23]
    77c6:	2b03      	cmp	r3, #3
    77c8:	d823      	bhi.n	7812 <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    77ca:	7dfa      	ldrb	r2, [r7, #23]
    77cc:	f24b 1364 	movw	r3, #45412	; 0xb164
    77d0:	f2c0 0301 	movt	r3, #1
    77d4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    77d8:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    77da:	683b      	ldr	r3, [r7, #0]
    77dc:	693a      	ldr	r2, [r7, #16]
    77de:	fb02 f203 	mul.w	r2, r2, r3
    77e2:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    77e6:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    77ea:	fba3 1302 	umull	r1, r3, r3, r2
    77ee:	ea4f 1313 	mov.w	r3, r3, lsr #4
    77f2:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    77f4:	79fb      	ldrb	r3, [r7, #7]
    77f6:	4618      	mov	r0, r3
    77f8:	68f9      	ldr	r1, [r7, #12]
    77fa:	f7ff fee9 	bl	75d0 <convert_mV_to_ppe_value>
    77fe:	4603      	mov	r3, r0
    7800:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7802:	897a      	ldrh	r2, [r7, #10]
    7804:	f640 73ff 	movw	r3, #4095	; 0xfff
    7808:	429a      	cmp	r2, r3
    780a:	d902      	bls.n	7812 <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    780c:	f640 73ff 	movw	r3, #4095	; 0xfff
    7810:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    7812:	897b      	ldrh	r3, [r7, #10]
}
    7814:	4618      	mov	r0, r3
    7816:	f107 0718 	add.w	r7, r7, #24
    781a:	46bd      	mov	sp, r7
    781c:	bd80      	pop	{r7, pc}
    781e:	bf00      	nop

00007820 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    7820:	b580      	push	{r7, lr}
    7822:	b086      	sub	sp, #24
    7824:	af00      	add	r7, sp, #0
    7826:	4603      	mov	r3, r0
    7828:	6039      	str	r1, [r7, #0]
    782a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    782c:	f04f 0300 	mov.w	r3, #0
    7830:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    7832:	f04f 0301 	mov.w	r3, #1
    7836:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7838:	79fb      	ldrb	r3, [r7, #7]
    783a:	2b03      	cmp	r3, #3
    783c:	d900      	bls.n	7840 <ACE_convert_from_uA+0x20>
    783e:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7840:	79fa      	ldrb	r2, [r7, #7]
    7842:	f240 0350 	movw	r3, #80	; 0x50
    7846:	f2c2 0300 	movt	r3, #8192	; 0x2000
    784a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    784e:	4413      	add	r3, r2
    7850:	791b      	ldrb	r3, [r3, #4]
    7852:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7854:	7dbb      	ldrb	r3, [r7, #22]
    7856:	2b2f      	cmp	r3, #47	; 0x2f
    7858:	d900      	bls.n	785c <ACE_convert_from_uA+0x3c>
    785a:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    785c:	7dba      	ldrb	r2, [r7, #22]
    785e:	f64b 0348 	movw	r3, #47176	; 0xb848
    7862:	f2c0 0301 	movt	r3, #1
    7866:	5c9b      	ldrb	r3, [r3, r2]
    7868:	2b01      	cmp	r3, #1
    786a:	d134      	bne.n	78d6 <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    786c:	7dbb      	ldrb	r3, [r7, #22]
    786e:	f003 0304 	and.w	r3, r3, #4
    7872:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7876:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7878:	7dbb      	ldrb	r3, [r7, #22]
    787a:	f003 0330 	and.w	r3, r3, #48	; 0x30
    787e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7882:	b2db      	uxtb	r3, r3
    7884:	4413      	add	r3, r2
    7886:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7888:	7dfb      	ldrb	r3, [r7, #23]
    788a:	2b03      	cmp	r3, #3
    788c:	d823      	bhi.n	78d6 <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    788e:	7dfa      	ldrb	r2, [r7, #23]
    7890:	f24b 1364 	movw	r3, #45412	; 0xb164
    7894:	f2c0 0301 	movt	r3, #1
    7898:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    789c:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    789e:	683b      	ldr	r3, [r7, #0]
    78a0:	693a      	ldr	r2, [r7, #16]
    78a2:	fb02 f203 	mul.w	r2, r2, r3
    78a6:	f241 7359 	movw	r3, #5977	; 0x1759
    78aa:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    78ae:	fba3 1302 	umull	r1, r3, r3, r2
    78b2:	ea4f 3393 	mov.w	r3, r3, lsr #14
    78b6:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    78b8:	79fb      	ldrb	r3, [r7, #7]
    78ba:	4618      	mov	r0, r3
    78bc:	68f9      	ldr	r1, [r7, #12]
    78be:	f7ff fe87 	bl	75d0 <convert_mV_to_ppe_value>
    78c2:	4603      	mov	r3, r0
    78c4:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    78c6:	897a      	ldrh	r2, [r7, #10]
    78c8:	f640 73ff 	movw	r3, #4095	; 0xfff
    78cc:	429a      	cmp	r2, r3
    78ce:	d902      	bls.n	78d6 <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    78d0:	f640 73ff 	movw	r3, #4095	; 0xfff
    78d4:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    78d6:	897b      	ldrh	r3, [r7, #10]
}
    78d8:	4618      	mov	r0, r3
    78da:	f107 0718 	add.w	r7, r7, #24
    78de:	46bd      	mov	sp, r7
    78e0:	bd80      	pop	{r7, pc}
    78e2:	bf00      	nop

000078e4 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    78e4:	b580      	push	{r7, lr}
    78e6:	b084      	sub	sp, #16
    78e8:	af00      	add	r7, sp, #0
    78ea:	4603      	mov	r3, r0
    78ec:	6039      	str	r1, [r7, #0]
    78ee:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    78f0:	683a      	ldr	r2, [r7, #0]
    78f2:	4613      	mov	r3, r2
    78f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    78f8:	4413      	add	r3, r2
    78fa:	ea4f 0283 	mov.w	r2, r3, lsl #2
    78fe:	441a      	add	r2, r3
    7900:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    7904:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    7908:	fba3 1302 	umull	r1, r3, r3, r2
    790c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    7910:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7912:	79fb      	ldrb	r3, [r7, #7]
    7914:	4618      	mov	r0, r3
    7916:	68f9      	ldr	r1, [r7, #12]
    7918:	f7ff fe5a 	bl	75d0 <convert_mV_to_ppe_value>
    791c:	4603      	mov	r3, r0
    791e:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7920:	897a      	ldrh	r2, [r7, #10]
    7922:	f640 73ff 	movw	r3, #4095	; 0xfff
    7926:	429a      	cmp	r2, r3
    7928:	d902      	bls.n	7930 <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    792a:	f640 73ff 	movw	r3, #4095	; 0xfff
    792e:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7930:	897b      	ldrh	r3, [r7, #10]
}
    7932:	4618      	mov	r0, r3
    7934:	f107 0710 	add.w	r7, r7, #16
    7938:	46bd      	mov	sp, r7
    793a:	bd80      	pop	{r7, pc}

0000793c <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    793c:	b580      	push	{r7, lr}
    793e:	b084      	sub	sp, #16
    7940:	af00      	add	r7, sp, #0
    7942:	4603      	mov	r3, r0
    7944:	6039      	str	r1, [r7, #0]
    7946:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    7948:	683b      	ldr	r3, [r7, #0]
    794a:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    794e:	f103 030b 	add.w	r3, r3, #11
    7952:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    7954:	683b      	ldr	r3, [r7, #0]
    7956:	ea4f 0393 	mov.w	r3, r3, lsr #2
    795a:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    795c:	79fb      	ldrb	r3, [r7, #7]
    795e:	4618      	mov	r0, r3
    7960:	68f9      	ldr	r1, [r7, #12]
    7962:	f7ff fe35 	bl	75d0 <convert_mV_to_ppe_value>
    7966:	4603      	mov	r3, r0
    7968:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    796a:	897a      	ldrh	r2, [r7, #10]
    796c:	f640 73ff 	movw	r3, #4095	; 0xfff
    7970:	429a      	cmp	r2, r3
    7972:	d902      	bls.n	797a <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7974:	f640 73ff 	movw	r3, #4095	; 0xfff
    7978:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    797a:	897b      	ldrh	r3, [r7, #10]
}
    797c:	4618      	mov	r0, r3
    797e:	f107 0710 	add.w	r7, r7, #16
    7982:	46bd      	mov	sp, r7
    7984:	bd80      	pop	{r7, pc}
    7986:	bf00      	nop

00007988 <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    7988:	b580      	push	{r7, lr}
    798a:	b084      	sub	sp, #16
    798c:	af00      	add	r7, sp, #0
    798e:	4603      	mov	r3, r0
    7990:	6039      	str	r1, [r7, #0]
    7992:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    7994:	683b      	ldr	r3, [r7, #0]
    7996:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    799a:	f103 0303 	add.w	r3, r3, #3
    799e:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    79a0:	683b      	ldr	r3, [r7, #0]
    79a2:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    79a4:	68fa      	ldr	r2, [r7, #12]
    79a6:	4613      	mov	r3, r2
    79a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    79ac:	441a      	add	r2, r3
    79ae:	f648 6339 	movw	r3, #36409	; 0x8e39
    79b2:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    79b6:	fba3 1302 	umull	r1, r3, r3, r2
    79ba:	ea4f 0353 	mov.w	r3, r3, lsr #1
    79be:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    79c0:	79fb      	ldrb	r3, [r7, #7]
    79c2:	4618      	mov	r0, r3
    79c4:	68f9      	ldr	r1, [r7, #12]
    79c6:	f7ff ff8d 	bl	78e4 <ACE_convert_from_Kelvin>
    79ca:	4603      	mov	r3, r0
    79cc:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    79ce:	897a      	ldrh	r2, [r7, #10]
    79d0:	f640 73ff 	movw	r3, #4095	; 0xfff
    79d4:	429a      	cmp	r2, r3
    79d6:	d902      	bls.n	79de <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    79d8:	f640 73ff 	movw	r3, #4095	; 0xfff
    79dc:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    79de:	897b      	ldrh	r3, [r7, #10]
}
    79e0:	4618      	mov	r0, r3
    79e2:	f107 0710 	add.w	r7, r7, #16
    79e6:	46bd      	mov	sp, r7
    79e8:	bd80      	pop	{r7, pc}
    79ea:	bf00      	nop

000079ec <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    79ec:	b480      	push	{r7}
    79ee:	b085      	sub	sp, #20
    79f0:	af00      	add	r7, sp, #0
    79f2:	6078      	str	r0, [r7, #4]
    79f4:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    79f6:	687b      	ldr	r3, [r7, #4]
    79f8:	ea4f 2313 	mov.w	r3, r3, lsr #8
    79fc:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    79fe:	683b      	ldr	r3, [r7, #0]
    7a00:	2b00      	cmp	r3, #0
    7a02:	d005      	beq.n	7a10 <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    7a04:	687b      	ldr	r3, [r7, #4]
    7a06:	ea4f 6313 	mov.w	r3, r3, lsr #24
    7a0a:	b2da      	uxtb	r2, r3
    7a0c:	683b      	ldr	r3, [r7, #0]
    7a0e:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    7a10:	89fb      	ldrh	r3, [r7, #14]
}
    7a12:	4618      	mov	r0, r3
    7a14:	f107 0714 	add.w	r7, r7, #20
    7a18:	46bd      	mov	sp, r7
    7a1a:	bc80      	pop	{r7}
    7a1c:	4770      	bx	lr
    7a1e:	bf00      	nop

00007a20 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    7a20:	b480      	push	{r7}
    7a22:	b083      	sub	sp, #12
    7a24:	af00      	add	r7, sp, #0
    7a26:	4603      	mov	r3, r0
    7a28:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    7a2a:	f24e 1300 	movw	r3, #57600	; 0xe100
    7a2e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7a32:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    7a36:	ea4f 1252 	mov.w	r2, r2, lsr #5
    7a3a:	88f9      	ldrh	r1, [r7, #6]
    7a3c:	f001 011f 	and.w	r1, r1, #31
    7a40:	f04f 0001 	mov.w	r0, #1
    7a44:	fa00 f101 	lsl.w	r1, r0, r1
    7a48:	f102 0260 	add.w	r2, r2, #96	; 0x60
    7a4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    7a50:	f107 070c 	add.w	r7, r7, #12
    7a54:	46bd      	mov	sp, r7
    7a56:	bc80      	pop	{r7}
    7a58:	4770      	bx	lr
    7a5a:	bf00      	nop

00007a5c <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    7a5c:	b480      	push	{r7}
    7a5e:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    7a60:	46bd      	mov	sp, r7
    7a62:	bc80      	pop	{r7}
    7a64:	4770      	bx	lr
    7a66:	bf00      	nop

00007a68 <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    7a68:	b480      	push	{r7}
    7a6a:	b085      	sub	sp, #20
    7a6c:	af00      	add	r7, sp, #0
    7a6e:	4603      	mov	r3, r0
    7a70:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    7a72:	f04f 0300 	mov.w	r3, #0
    7a76:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    7a78:	68fb      	ldr	r3, [r7, #12]
}
    7a7a:	4618      	mov	r0, r3
    7a7c:	f107 0714 	add.w	r7, r7, #20
    7a80:	46bd      	mov	sp, r7
    7a82:	bc80      	pop	{r7}
    7a84:	4770      	bx	lr
    7a86:	bf00      	nop

00007a88 <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    7a88:	b480      	push	{r7}
    7a8a:	b085      	sub	sp, #20
    7a8c:	af00      	add	r7, sp, #0
    7a8e:	4603      	mov	r3, r0
    7a90:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    7a92:	f04f 0300 	mov.w	r3, #0
    7a96:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    7a98:	68fb      	ldr	r3, [r7, #12]
}
    7a9a:	4618      	mov	r0, r3
    7a9c:	f107 0714 	add.w	r7, r7, #20
    7aa0:	46bd      	mov	sp, r7
    7aa2:	bc80      	pop	{r7}
    7aa4:	4770      	bx	lr
    7aa6:	bf00      	nop

00007aa8 <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    7aa8:	b480      	push	{r7}
    7aaa:	b083      	sub	sp, #12
    7aac:	af00      	add	r7, sp, #0
    7aae:	4602      	mov	r2, r0
    7ab0:	460b      	mov	r3, r1
    7ab2:	71fa      	strb	r2, [r7, #7]
    7ab4:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    7ab6:	f107 070c 	add.w	r7, r7, #12
    7aba:	46bd      	mov	sp, r7
    7abc:	bc80      	pop	{r7}
    7abe:	4770      	bx	lr

00007ac0 <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7ac0:	b480      	push	{r7}
    7ac2:	b083      	sub	sp, #12
    7ac4:	af00      	add	r7, sp, #0
    7ac6:	4602      	mov	r2, r0
    7ac8:	460b      	mov	r3, r1
    7aca:	71fa      	strb	r2, [r7, #7]
    7acc:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    7ace:	f107 070c 	add.w	r7, r7, #12
    7ad2:	46bd      	mov	sp, r7
    7ad4:	bc80      	pop	{r7}
    7ad6:	4770      	bx	lr

00007ad8 <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7ad8:	b480      	push	{r7}
    7ada:	b083      	sub	sp, #12
    7adc:	af00      	add	r7, sp, #0
    7ade:	4602      	mov	r2, r0
    7ae0:	460b      	mov	r3, r1
    7ae2:	71fa      	strb	r2, [r7, #7]
    7ae4:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    7ae6:	f107 070c 	add.w	r7, r7, #12
    7aea:	46bd      	mov	sp, r7
    7aec:	bc80      	pop	{r7}
    7aee:	4770      	bx	lr

00007af0 <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    7af0:	b480      	push	{r7}
    7af2:	b083      	sub	sp, #12
    7af4:	af00      	add	r7, sp, #0
    7af6:	4602      	mov	r2, r0
    7af8:	460b      	mov	r3, r1
    7afa:	71fa      	strb	r2, [r7, #7]
    7afc:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    7afe:	f107 070c 	add.w	r7, r7, #12
    7b02:	46bd      	mov	sp, r7
    7b04:	bc80      	pop	{r7}
    7b06:	4770      	bx	lr

00007b08 <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    7b08:	b480      	push	{r7}
    7b0a:	b083      	sub	sp, #12
    7b0c:	af00      	add	r7, sp, #0
    7b0e:	4602      	mov	r2, r0
    7b10:	460b      	mov	r3, r1
    7b12:	71fa      	strb	r2, [r7, #7]
    7b14:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    7b16:	f107 070c 	add.w	r7, r7, #12
    7b1a:	46bd      	mov	sp, r7
    7b1c:	bc80      	pop	{r7}
    7b1e:	4770      	bx	lr

00007b20 <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    7b20:	b480      	push	{r7}
    7b22:	b085      	sub	sp, #20
    7b24:	af00      	add	r7, sp, #0
    7b26:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7b28:	f04f 0300 	mov.w	r3, #0
    7b2c:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    7b2e:	7bfb      	ldrb	r3, [r7, #15]
}
    7b30:	4618      	mov	r0, r3
    7b32:	f107 0714 	add.w	r7, r7, #20
    7b36:	46bd      	mov	sp, r7
    7b38:	bc80      	pop	{r7}
    7b3a:	4770      	bx	lr

00007b3c <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    7b3c:	b480      	push	{r7}
    7b3e:	b085      	sub	sp, #20
    7b40:	af00      	add	r7, sp, #0
    7b42:	4603      	mov	r3, r0
    7b44:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    7b46:	f04f 33ff 	mov.w	r3, #4294967295
    7b4a:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    7b4c:	68fb      	ldr	r3, [r7, #12]
}
    7b4e:	4618      	mov	r0, r3
    7b50:	f107 0714 	add.w	r7, r7, #20
    7b54:	46bd      	mov	sp, r7
    7b56:	bc80      	pop	{r7}
    7b58:	4770      	bx	lr
    7b5a:	bf00      	nop

00007b5c <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    7b5c:	b480      	push	{r7}
    7b5e:	b085      	sub	sp, #20
    7b60:	af00      	add	r7, sp, #0
    7b62:	4603      	mov	r3, r0
    7b64:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    7b66:	f04f 0300 	mov.w	r3, #0
    7b6a:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    7b6c:	68fb      	ldr	r3, [r7, #12]
}
    7b6e:	4618      	mov	r0, r3
    7b70:	f107 0714 	add.w	r7, r7, #20
    7b74:	46bd      	mov	sp, r7
    7b76:	bc80      	pop	{r7}
    7b78:	4770      	bx	lr
    7b7a:	bf00      	nop

00007b7c <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    7b7c:	b480      	push	{r7}
    7b7e:	b085      	sub	sp, #20
    7b80:	af00      	add	r7, sp, #0
    7b82:	4603      	mov	r3, r0
    7b84:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    7b86:	f04f 0304 	mov.w	r3, #4
    7b8a:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    7b8c:	7bfb      	ldrb	r3, [r7, #15]
}
    7b8e:	4618      	mov	r0, r3
    7b90:	f107 0714 	add.w	r7, r7, #20
    7b94:	46bd      	mov	sp, r7
    7b96:	bc80      	pop	{r7}
    7b98:	4770      	bx	lr
    7b9a:	bf00      	nop

00007b9c <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    7b9c:	b480      	push	{r7}
    7b9e:	b085      	sub	sp, #20
    7ba0:	af00      	add	r7, sp, #0
    7ba2:	4603      	mov	r3, r0
    7ba4:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    7ba6:	f04f 0300 	mov.w	r3, #0
    7baa:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    7bac:	68fb      	ldr	r3, [r7, #12]
}
    7bae:	4618      	mov	r0, r3
    7bb0:	f107 0714 	add.w	r7, r7, #20
    7bb4:	46bd      	mov	sp, r7
    7bb6:	bc80      	pop	{r7}
    7bb8:	4770      	bx	lr
    7bba:	bf00      	nop

00007bbc <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    7bbc:	b480      	push	{r7}
    7bbe:	b085      	sub	sp, #20
    7bc0:	af00      	add	r7, sp, #0
    7bc2:	4603      	mov	r3, r0
    7bc4:	6039      	str	r1, [r7, #0]
    7bc6:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7bc8:	f04f 0300 	mov.w	r3, #0
    7bcc:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    7bce:	7bfb      	ldrb	r3, [r7, #15]
}
    7bd0:	4618      	mov	r0, r3
    7bd2:	f107 0714 	add.w	r7, r7, #20
    7bd6:	46bd      	mov	sp, r7
    7bd8:	bc80      	pop	{r7}
    7bda:	4770      	bx	lr

00007bdc <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    7bdc:	b480      	push	{r7}
    7bde:	b085      	sub	sp, #20
    7be0:	af00      	add	r7, sp, #0
    7be2:	4603      	mov	r3, r0
    7be4:	6039      	str	r1, [r7, #0]
    7be6:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7be8:	f04f 0300 	mov.w	r3, #0
    7bec:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    7bee:	7bfb      	ldrb	r3, [r7, #15]
}
    7bf0:	4618      	mov	r0, r3
    7bf2:	f107 0714 	add.w	r7, r7, #20
    7bf6:	46bd      	mov	sp, r7
    7bf8:	bc80      	pop	{r7}
    7bfa:	4770      	bx	lr

00007bfc <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7bfc:	b480      	push	{r7}
    7bfe:	b083      	sub	sp, #12
    7c00:	af00      	add	r7, sp, #0
    7c02:	4603      	mov	r3, r0
    7c04:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    7c06:	f107 070c 	add.w	r7, r7, #12
    7c0a:	46bd      	mov	sp, r7
    7c0c:	bc80      	pop	{r7}
    7c0e:	4770      	bx	lr

00007c10 <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7c10:	b480      	push	{r7}
    7c12:	b083      	sub	sp, #12
    7c14:	af00      	add	r7, sp, #0
    7c16:	4603      	mov	r3, r0
    7c18:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    7c1a:	f107 070c 	add.w	r7, r7, #12
    7c1e:	46bd      	mov	sp, r7
    7c20:	bc80      	pop	{r7}
    7c22:	4770      	bx	lr

00007c24 <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7c24:	b480      	push	{r7}
    7c26:	b083      	sub	sp, #12
    7c28:	af00      	add	r7, sp, #0
    7c2a:	4603      	mov	r3, r0
    7c2c:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    7c2e:	f107 070c 	add.w	r7, r7, #12
    7c32:	46bd      	mov	sp, r7
    7c34:	bc80      	pop	{r7}
    7c36:	4770      	bx	lr

00007c38 <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7c38:	b480      	push	{r7}
    7c3a:	b083      	sub	sp, #12
    7c3c:	af00      	add	r7, sp, #0
    7c3e:	4603      	mov	r3, r0
    7c40:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    7c42:	f107 070c 	add.w	r7, r7, #12
    7c46:	46bd      	mov	sp, r7
    7c48:	bc80      	pop	{r7}
    7c4a:	4770      	bx	lr

00007c4c <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7c4c:	b480      	push	{r7}
    7c4e:	b083      	sub	sp, #12
    7c50:	af00      	add	r7, sp, #0
    7c52:	4603      	mov	r3, r0
    7c54:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7c56:	f107 070c 	add.w	r7, r7, #12
    7c5a:	46bd      	mov	sp, r7
    7c5c:	bc80      	pop	{r7}
    7c5e:	4770      	bx	lr

00007c60 <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7c60:	b480      	push	{r7}
    7c62:	b083      	sub	sp, #12
    7c64:	af00      	add	r7, sp, #0
    7c66:	4603      	mov	r3, r0
    7c68:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7c6a:	f107 070c 	add.w	r7, r7, #12
    7c6e:	46bd      	mov	sp, r7
    7c70:	bc80      	pop	{r7}
    7c72:	4770      	bx	lr

00007c74 <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    7c74:	b480      	push	{r7}
    7c76:	b083      	sub	sp, #12
    7c78:	af00      	add	r7, sp, #0
    7c7a:	4603      	mov	r3, r0
    7c7c:	6039      	str	r1, [r7, #0]
    7c7e:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    7c80:	f107 070c 	add.w	r7, r7, #12
    7c84:	46bd      	mov	sp, r7
    7c86:	bc80      	pop	{r7}
    7c88:	4770      	bx	lr
    7c8a:	bf00      	nop

00007c8c <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    7c8c:	b480      	push	{r7}
    7c8e:	b083      	sub	sp, #12
    7c90:	af00      	add	r7, sp, #0
    7c92:	4603      	mov	r3, r0
    7c94:	6039      	str	r1, [r7, #0]
    7c96:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    7c98:	f107 070c 	add.w	r7, r7, #12
    7c9c:	46bd      	mov	sp, r7
    7c9e:	bc80      	pop	{r7}
    7ca0:	4770      	bx	lr
    7ca2:	bf00      	nop

00007ca4 <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    7ca4:	b480      	push	{r7}
    7ca6:	b083      	sub	sp, #12
    7ca8:	af00      	add	r7, sp, #0
    7caa:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    7cac:	f107 070c 	add.w	r7, r7, #12
    7cb0:	46bd      	mov	sp, r7
    7cb2:	bc80      	pop	{r7}
    7cb4:	4770      	bx	lr
    7cb6:	bf00      	nop

00007cb8 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    7cb8:	b480      	push	{r7}
    7cba:	b083      	sub	sp, #12
    7cbc:	af00      	add	r7, sp, #0
    7cbe:	4603      	mov	r3, r0
    7cc0:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7cc2:	f107 070c 	add.w	r7, r7, #12
    7cc6:	46bd      	mov	sp, r7
    7cc8:	bc80      	pop	{r7}
    7cca:	4770      	bx	lr

00007ccc <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    7ccc:	4668      	mov	r0, sp
    7cce:	f020 0107 	bic.w	r1, r0, #7
    7cd2:	468d      	mov	sp, r1
    7cd4:	b589      	push	{r0, r3, r7, lr}
    7cd6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    7cd8:	f04f 0000 	mov.w	r0, #0
    7cdc:	f7ff ffec 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    7ce0:	f04f 0076 	mov.w	r0, #118	; 0x76
    7ce4:	f7ff fe9c 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7ce8:	46bd      	mov	sp, r7
    7cea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7cee:	4685      	mov	sp, r0
    7cf0:	4770      	bx	lr
    7cf2:	bf00      	nop

00007cf4 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    7cf4:	4668      	mov	r0, sp
    7cf6:	f020 0107 	bic.w	r1, r0, #7
    7cfa:	468d      	mov	sp, r1
    7cfc:	b589      	push	{r0, r3, r7, lr}
    7cfe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    7d00:	f04f 0001 	mov.w	r0, #1
    7d04:	f7ff ffd8 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    7d08:	f04f 0077 	mov.w	r0, #119	; 0x77
    7d0c:	f7ff fe88 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7d10:	46bd      	mov	sp, r7
    7d12:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7d16:	4685      	mov	sp, r0
    7d18:	4770      	bx	lr
    7d1a:	bf00      	nop

00007d1c <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    7d1c:	4668      	mov	r0, sp
    7d1e:	f020 0107 	bic.w	r1, r0, #7
    7d22:	468d      	mov	sp, r1
    7d24:	b589      	push	{r0, r3, r7, lr}
    7d26:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    7d28:	f04f 0002 	mov.w	r0, #2
    7d2c:	f7ff ffc4 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    7d30:	f04f 0078 	mov.w	r0, #120	; 0x78
    7d34:	f7ff fe74 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7d38:	46bd      	mov	sp, r7
    7d3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7d3e:	4685      	mov	sp, r0
    7d40:	4770      	bx	lr
    7d42:	bf00      	nop

00007d44 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    7d44:	4668      	mov	r0, sp
    7d46:	f020 0107 	bic.w	r1, r0, #7
    7d4a:	468d      	mov	sp, r1
    7d4c:	b589      	push	{r0, r3, r7, lr}
    7d4e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    7d50:	f04f 0003 	mov.w	r0, #3
    7d54:	f7ff ffb0 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    7d58:	f04f 0079 	mov.w	r0, #121	; 0x79
    7d5c:	f7ff fe60 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7d60:	46bd      	mov	sp, r7
    7d62:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7d66:	4685      	mov	sp, r0
    7d68:	4770      	bx	lr
    7d6a:	bf00      	nop

00007d6c <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    7d6c:	4668      	mov	r0, sp
    7d6e:	f020 0107 	bic.w	r1, r0, #7
    7d72:	468d      	mov	sp, r1
    7d74:	b589      	push	{r0, r3, r7, lr}
    7d76:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    7d78:	f04f 0004 	mov.w	r0, #4
    7d7c:	f7ff ff9c 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    7d80:	f04f 007a 	mov.w	r0, #122	; 0x7a
    7d84:	f7ff fe4c 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7d88:	46bd      	mov	sp, r7
    7d8a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7d8e:	4685      	mov	sp, r0
    7d90:	4770      	bx	lr
    7d92:	bf00      	nop

00007d94 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    7d94:	4668      	mov	r0, sp
    7d96:	f020 0107 	bic.w	r1, r0, #7
    7d9a:	468d      	mov	sp, r1
    7d9c:	b589      	push	{r0, r3, r7, lr}
    7d9e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    7da0:	f04f 0005 	mov.w	r0, #5
    7da4:	f7ff ff88 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    7da8:	f04f 007b 	mov.w	r0, #123	; 0x7b
    7dac:	f7ff fe38 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7db0:	46bd      	mov	sp, r7
    7db2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7db6:	4685      	mov	sp, r0
    7db8:	4770      	bx	lr
    7dba:	bf00      	nop

00007dbc <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    7dbc:	4668      	mov	r0, sp
    7dbe:	f020 0107 	bic.w	r1, r0, #7
    7dc2:	468d      	mov	sp, r1
    7dc4:	b589      	push	{r0, r3, r7, lr}
    7dc6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    7dc8:	f04f 0006 	mov.w	r0, #6
    7dcc:	f7ff ff74 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    7dd0:	f04f 007c 	mov.w	r0, #124	; 0x7c
    7dd4:	f7ff fe24 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7dd8:	46bd      	mov	sp, r7
    7dda:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7dde:	4685      	mov	sp, r0
    7de0:	4770      	bx	lr
    7de2:	bf00      	nop

00007de4 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    7de4:	4668      	mov	r0, sp
    7de6:	f020 0107 	bic.w	r1, r0, #7
    7dea:	468d      	mov	sp, r1
    7dec:	b589      	push	{r0, r3, r7, lr}
    7dee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    7df0:	f04f 0007 	mov.w	r0, #7
    7df4:	f7ff ff60 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    7df8:	f04f 007d 	mov.w	r0, #125	; 0x7d
    7dfc:	f7ff fe10 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7e00:	46bd      	mov	sp, r7
    7e02:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e06:	4685      	mov	sp, r0
    7e08:	4770      	bx	lr
    7e0a:	bf00      	nop

00007e0c <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    7e0c:	4668      	mov	r0, sp
    7e0e:	f020 0107 	bic.w	r1, r0, #7
    7e12:	468d      	mov	sp, r1
    7e14:	b589      	push	{r0, r3, r7, lr}
    7e16:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    7e18:	f04f 0008 	mov.w	r0, #8
    7e1c:	f7ff ff4c 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    7e20:	f04f 007e 	mov.w	r0, #126	; 0x7e
    7e24:	f7ff fdfc 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7e28:	46bd      	mov	sp, r7
    7e2a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e2e:	4685      	mov	sp, r0
    7e30:	4770      	bx	lr
    7e32:	bf00      	nop

00007e34 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    7e34:	4668      	mov	r0, sp
    7e36:	f020 0107 	bic.w	r1, r0, #7
    7e3a:	468d      	mov	sp, r1
    7e3c:	b589      	push	{r0, r3, r7, lr}
    7e3e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    7e40:	f04f 0009 	mov.w	r0, #9
    7e44:	f7ff ff38 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    7e48:	f04f 007f 	mov.w	r0, #127	; 0x7f
    7e4c:	f7ff fde8 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7e50:	46bd      	mov	sp, r7
    7e52:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e56:	4685      	mov	sp, r0
    7e58:	4770      	bx	lr
    7e5a:	bf00      	nop

00007e5c <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    7e5c:	4668      	mov	r0, sp
    7e5e:	f020 0107 	bic.w	r1, r0, #7
    7e62:	468d      	mov	sp, r1
    7e64:	b589      	push	{r0, r3, r7, lr}
    7e66:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    7e68:	f04f 000a 	mov.w	r0, #10
    7e6c:	f7ff ff24 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    7e70:	f04f 0080 	mov.w	r0, #128	; 0x80
    7e74:	f7ff fdd4 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7e78:	46bd      	mov	sp, r7
    7e7a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e7e:	4685      	mov	sp, r0
    7e80:	4770      	bx	lr
    7e82:	bf00      	nop

00007e84 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    7e84:	4668      	mov	r0, sp
    7e86:	f020 0107 	bic.w	r1, r0, #7
    7e8a:	468d      	mov	sp, r1
    7e8c:	b589      	push	{r0, r3, r7, lr}
    7e8e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    7e90:	f04f 000b 	mov.w	r0, #11
    7e94:	f7ff ff10 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    7e98:	f04f 0081 	mov.w	r0, #129	; 0x81
    7e9c:	f7ff fdc0 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7ea0:	46bd      	mov	sp, r7
    7ea2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7ea6:	4685      	mov	sp, r0
    7ea8:	4770      	bx	lr
    7eaa:	bf00      	nop

00007eac <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    7eac:	4668      	mov	r0, sp
    7eae:	f020 0107 	bic.w	r1, r0, #7
    7eb2:	468d      	mov	sp, r1
    7eb4:	b589      	push	{r0, r3, r7, lr}
    7eb6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    7eb8:	f04f 000c 	mov.w	r0, #12
    7ebc:	f7ff fefc 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    7ec0:	f04f 0082 	mov.w	r0, #130	; 0x82
    7ec4:	f7ff fdac 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7ec8:	46bd      	mov	sp, r7
    7eca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7ece:	4685      	mov	sp, r0
    7ed0:	4770      	bx	lr
    7ed2:	bf00      	nop

00007ed4 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    7ed4:	4668      	mov	r0, sp
    7ed6:	f020 0107 	bic.w	r1, r0, #7
    7eda:	468d      	mov	sp, r1
    7edc:	b589      	push	{r0, r3, r7, lr}
    7ede:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    7ee0:	f04f 000d 	mov.w	r0, #13
    7ee4:	f7ff fee8 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    7ee8:	f04f 0083 	mov.w	r0, #131	; 0x83
    7eec:	f7ff fd98 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7ef0:	46bd      	mov	sp, r7
    7ef2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7ef6:	4685      	mov	sp, r0
    7ef8:	4770      	bx	lr
    7efa:	bf00      	nop

00007efc <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    7efc:	4668      	mov	r0, sp
    7efe:	f020 0107 	bic.w	r1, r0, #7
    7f02:	468d      	mov	sp, r1
    7f04:	b589      	push	{r0, r3, r7, lr}
    7f06:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    7f08:	f04f 000e 	mov.w	r0, #14
    7f0c:	f7ff fed4 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    7f10:	f04f 0084 	mov.w	r0, #132	; 0x84
    7f14:	f7ff fd84 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7f18:	46bd      	mov	sp, r7
    7f1a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f1e:	4685      	mov	sp, r0
    7f20:	4770      	bx	lr
    7f22:	bf00      	nop

00007f24 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    7f24:	4668      	mov	r0, sp
    7f26:	f020 0107 	bic.w	r1, r0, #7
    7f2a:	468d      	mov	sp, r1
    7f2c:	b589      	push	{r0, r3, r7, lr}
    7f2e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    7f30:	f04f 000f 	mov.w	r0, #15
    7f34:	f7ff fec0 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    7f38:	f04f 0085 	mov.w	r0, #133	; 0x85
    7f3c:	f7ff fd70 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7f40:	46bd      	mov	sp, r7
    7f42:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f46:	4685      	mov	sp, r0
    7f48:	4770      	bx	lr
    7f4a:	bf00      	nop

00007f4c <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    7f4c:	4668      	mov	r0, sp
    7f4e:	f020 0107 	bic.w	r1, r0, #7
    7f52:	468d      	mov	sp, r1
    7f54:	b589      	push	{r0, r3, r7, lr}
    7f56:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    7f58:	f04f 0010 	mov.w	r0, #16
    7f5c:	f7ff feac 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    7f60:	f04f 0086 	mov.w	r0, #134	; 0x86
    7f64:	f7ff fd5c 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7f68:	46bd      	mov	sp, r7
    7f6a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f6e:	4685      	mov	sp, r0
    7f70:	4770      	bx	lr
    7f72:	bf00      	nop

00007f74 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    7f74:	4668      	mov	r0, sp
    7f76:	f020 0107 	bic.w	r1, r0, #7
    7f7a:	468d      	mov	sp, r1
    7f7c:	b589      	push	{r0, r3, r7, lr}
    7f7e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    7f80:	f04f 0011 	mov.w	r0, #17
    7f84:	f7ff fe98 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    7f88:	f04f 0087 	mov.w	r0, #135	; 0x87
    7f8c:	f7ff fd48 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7f90:	46bd      	mov	sp, r7
    7f92:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f96:	4685      	mov	sp, r0
    7f98:	4770      	bx	lr
    7f9a:	bf00      	nop

00007f9c <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    7f9c:	4668      	mov	r0, sp
    7f9e:	f020 0107 	bic.w	r1, r0, #7
    7fa2:	468d      	mov	sp, r1
    7fa4:	b589      	push	{r0, r3, r7, lr}
    7fa6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    7fa8:	f04f 0012 	mov.w	r0, #18
    7fac:	f7ff fe84 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    7fb0:	f04f 0088 	mov.w	r0, #136	; 0x88
    7fb4:	f7ff fd34 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7fb8:	46bd      	mov	sp, r7
    7fba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7fbe:	4685      	mov	sp, r0
    7fc0:	4770      	bx	lr
    7fc2:	bf00      	nop

00007fc4 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    7fc4:	4668      	mov	r0, sp
    7fc6:	f020 0107 	bic.w	r1, r0, #7
    7fca:	468d      	mov	sp, r1
    7fcc:	b589      	push	{r0, r3, r7, lr}
    7fce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    7fd0:	f04f 0013 	mov.w	r0, #19
    7fd4:	f7ff fe70 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    7fd8:	f04f 0089 	mov.w	r0, #137	; 0x89
    7fdc:	f7ff fd20 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    7fe0:	46bd      	mov	sp, r7
    7fe2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7fe6:	4685      	mov	sp, r0
    7fe8:	4770      	bx	lr
    7fea:	bf00      	nop

00007fec <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    7fec:	4668      	mov	r0, sp
    7fee:	f020 0107 	bic.w	r1, r0, #7
    7ff2:	468d      	mov	sp, r1
    7ff4:	b589      	push	{r0, r3, r7, lr}
    7ff6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    7ff8:	f04f 0014 	mov.w	r0, #20
    7ffc:	f7ff fe5c 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    8000:	f04f 008a 	mov.w	r0, #138	; 0x8a
    8004:	f7ff fd0c 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    8008:	46bd      	mov	sp, r7
    800a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    800e:	4685      	mov	sp, r0
    8010:	4770      	bx	lr
    8012:	bf00      	nop

00008014 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    8014:	4668      	mov	r0, sp
    8016:	f020 0107 	bic.w	r1, r0, #7
    801a:	468d      	mov	sp, r1
    801c:	b589      	push	{r0, r3, r7, lr}
    801e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    8020:	f04f 0015 	mov.w	r0, #21
    8024:	f7ff fe48 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    8028:	f04f 008b 	mov.w	r0, #139	; 0x8b
    802c:	f7ff fcf8 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    8030:	46bd      	mov	sp, r7
    8032:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8036:	4685      	mov	sp, r0
    8038:	4770      	bx	lr
    803a:	bf00      	nop

0000803c <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    803c:	4668      	mov	r0, sp
    803e:	f020 0107 	bic.w	r1, r0, #7
    8042:	468d      	mov	sp, r1
    8044:	b589      	push	{r0, r3, r7, lr}
    8046:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    8048:	f04f 0016 	mov.w	r0, #22
    804c:	f7ff fe34 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    8050:	f04f 008c 	mov.w	r0, #140	; 0x8c
    8054:	f7ff fce4 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    8058:	46bd      	mov	sp, r7
    805a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    805e:	4685      	mov	sp, r0
    8060:	4770      	bx	lr
    8062:	bf00      	nop

00008064 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    8064:	4668      	mov	r0, sp
    8066:	f020 0107 	bic.w	r1, r0, #7
    806a:	468d      	mov	sp, r1
    806c:	b589      	push	{r0, r3, r7, lr}
    806e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    8070:	f04f 0017 	mov.w	r0, #23
    8074:	f7ff fe20 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    8078:	f04f 008d 	mov.w	r0, #141	; 0x8d
    807c:	f7ff fcd0 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    8080:	46bd      	mov	sp, r7
    8082:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8086:	4685      	mov	sp, r0
    8088:	4770      	bx	lr
    808a:	bf00      	nop

0000808c <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    808c:	4668      	mov	r0, sp
    808e:	f020 0107 	bic.w	r1, r0, #7
    8092:	468d      	mov	sp, r1
    8094:	b589      	push	{r0, r3, r7, lr}
    8096:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    8098:	f04f 0018 	mov.w	r0, #24
    809c:	f7ff fe0c 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    80a0:	f04f 008e 	mov.w	r0, #142	; 0x8e
    80a4:	f7ff fcbc 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    80a8:	46bd      	mov	sp, r7
    80aa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    80ae:	4685      	mov	sp, r0
    80b0:	4770      	bx	lr
    80b2:	bf00      	nop

000080b4 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    80b4:	4668      	mov	r0, sp
    80b6:	f020 0107 	bic.w	r1, r0, #7
    80ba:	468d      	mov	sp, r1
    80bc:	b589      	push	{r0, r3, r7, lr}
    80be:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    80c0:	f04f 0019 	mov.w	r0, #25
    80c4:	f7ff fdf8 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    80c8:	f04f 008f 	mov.w	r0, #143	; 0x8f
    80cc:	f7ff fca8 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    80d0:	46bd      	mov	sp, r7
    80d2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    80d6:	4685      	mov	sp, r0
    80d8:	4770      	bx	lr
    80da:	bf00      	nop

000080dc <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    80dc:	4668      	mov	r0, sp
    80de:	f020 0107 	bic.w	r1, r0, #7
    80e2:	468d      	mov	sp, r1
    80e4:	b589      	push	{r0, r3, r7, lr}
    80e6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    80e8:	f04f 001a 	mov.w	r0, #26
    80ec:	f7ff fde4 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    80f0:	f04f 0090 	mov.w	r0, #144	; 0x90
    80f4:	f7ff fc94 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    80f8:	46bd      	mov	sp, r7
    80fa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    80fe:	4685      	mov	sp, r0
    8100:	4770      	bx	lr
    8102:	bf00      	nop

00008104 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    8104:	4668      	mov	r0, sp
    8106:	f020 0107 	bic.w	r1, r0, #7
    810a:	468d      	mov	sp, r1
    810c:	b589      	push	{r0, r3, r7, lr}
    810e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    8110:	f04f 001b 	mov.w	r0, #27
    8114:	f7ff fdd0 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    8118:	f04f 0091 	mov.w	r0, #145	; 0x91
    811c:	f7ff fc80 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    8120:	46bd      	mov	sp, r7
    8122:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8126:	4685      	mov	sp, r0
    8128:	4770      	bx	lr
    812a:	bf00      	nop

0000812c <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    812c:	4668      	mov	r0, sp
    812e:	f020 0107 	bic.w	r1, r0, #7
    8132:	468d      	mov	sp, r1
    8134:	b589      	push	{r0, r3, r7, lr}
    8136:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    8138:	f04f 001c 	mov.w	r0, #28
    813c:	f7ff fdbc 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    8140:	f04f 0092 	mov.w	r0, #146	; 0x92
    8144:	f7ff fc6c 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    8148:	46bd      	mov	sp, r7
    814a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    814e:	4685      	mov	sp, r0
    8150:	4770      	bx	lr
    8152:	bf00      	nop

00008154 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    8154:	4668      	mov	r0, sp
    8156:	f020 0107 	bic.w	r1, r0, #7
    815a:	468d      	mov	sp, r1
    815c:	b589      	push	{r0, r3, r7, lr}
    815e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    8160:	f04f 001d 	mov.w	r0, #29
    8164:	f7ff fda8 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    8168:	f04f 0093 	mov.w	r0, #147	; 0x93
    816c:	f7ff fc58 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    8170:	46bd      	mov	sp, r7
    8172:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8176:	4685      	mov	sp, r0
    8178:	4770      	bx	lr
    817a:	bf00      	nop

0000817c <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    817c:	4668      	mov	r0, sp
    817e:	f020 0107 	bic.w	r1, r0, #7
    8182:	468d      	mov	sp, r1
    8184:	b589      	push	{r0, r3, r7, lr}
    8186:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    8188:	f04f 001e 	mov.w	r0, #30
    818c:	f7ff fd94 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    8190:	f04f 0094 	mov.w	r0, #148	; 0x94
    8194:	f7ff fc44 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    8198:	46bd      	mov	sp, r7
    819a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    819e:	4685      	mov	sp, r0
    81a0:	4770      	bx	lr
    81a2:	bf00      	nop

000081a4 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    81a4:	4668      	mov	r0, sp
    81a6:	f020 0107 	bic.w	r1, r0, #7
    81aa:	468d      	mov	sp, r1
    81ac:	b589      	push	{r0, r3, r7, lr}
    81ae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    81b0:	f04f 001f 	mov.w	r0, #31
    81b4:	f7ff fd80 	bl	7cb8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    81b8:	f04f 0095 	mov.w	r0, #149	; 0x95
    81bc:	f7ff fc30 	bl	7a20 <NVIC_ClearPendingIRQ>
}
    81c0:	46bd      	mov	sp, r7
    81c2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    81c6:	4685      	mov	sp, r0
    81c8:	4770      	bx	lr
    81ca:	bf00      	nop

000081cc <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    81cc:	b580      	push	{r7, lr}
    81ce:	b084      	sub	sp, #16
    81d0:	af00      	add	r7, sp, #0
    81d2:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    81d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    81d8:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    81da:	f04f 0300 	mov.w	r3, #0
    81de:	813b      	strh	r3, [r7, #8]
    81e0:	e02d      	b.n	823e <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    81e2:	8939      	ldrh	r1, [r7, #8]
    81e4:	f240 0290 	movw	r2, #144	; 0x90
    81e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    81ec:	460b      	mov	r3, r1
    81ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
    81f2:	440b      	add	r3, r1
    81f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    81f8:	4413      	add	r3, r2
    81fa:	681b      	ldr	r3, [r3, #0]
    81fc:	2b00      	cmp	r3, #0
    81fe:	d01a      	beq.n	8236 <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    8200:	8939      	ldrh	r1, [r7, #8]
    8202:	f240 0290 	movw	r2, #144	; 0x90
    8206:	f2c2 0200 	movt	r2, #8192	; 0x2000
    820a:	460b      	mov	r3, r1
    820c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8210:	440b      	add	r3, r1
    8212:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8216:	4413      	add	r3, r2
    8218:	681b      	ldr	r3, [r3, #0]
    821a:	6878      	ldr	r0, [r7, #4]
    821c:	4619      	mov	r1, r3
    821e:	f04f 0209 	mov.w	r2, #9
    8222:	f00d f805 	bl	15230 <strncmp>
    8226:	4603      	mov	r3, r0
    8228:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    822a:	68fb      	ldr	r3, [r7, #12]
    822c:	2b00      	cmp	r3, #0
    822e:	d102      	bne.n	8236 <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    8230:	893b      	ldrh	r3, [r7, #8]
    8232:	817b      	strh	r3, [r7, #10]
                break;
    8234:	e006      	b.n	8244 <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    8236:	893b      	ldrh	r3, [r7, #8]
    8238:	f103 0301 	add.w	r3, r3, #1
    823c:	813b      	strh	r3, [r7, #8]
    823e:	893b      	ldrh	r3, [r7, #8]
    8240:	2b01      	cmp	r3, #1
    8242:	d9ce      	bls.n	81e2 <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    8244:	897b      	ldrh	r3, [r7, #10]
}
    8246:	4618      	mov	r0, r3
    8248:	f107 0710 	add.w	r7, r7, #16
    824c:	46bd      	mov	sp, r7
    824e:	bd80      	pop	{r7, pc}

00008250 <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    8250:	b480      	push	{r7}
    8252:	b085      	sub	sp, #20
    8254:	af00      	add	r7, sp, #0
    8256:	4603      	mov	r3, r0
    8258:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    825a:	88fb      	ldrh	r3, [r7, #6]
    825c:	2b01      	cmp	r3, #1
    825e:	d900      	bls.n	8262 <ACE_load_sse+0x12>
    8260:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    8262:	88fb      	ldrh	r3, [r7, #6]
    8264:	2b01      	cmp	r3, #1
    8266:	f200 8085 	bhi.w	8374 <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    826a:	88f9      	ldrh	r1, [r7, #6]
    826c:	f240 0290 	movw	r2, #144	; 0x90
    8270:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8274:	460b      	mov	r3, r1
    8276:	ea4f 0383 	mov.w	r3, r3, lsl #2
    827a:	440b      	add	r3, r1
    827c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8280:	4413      	add	r3, r2
    8282:	f103 0310 	add.w	r3, r3, #16
    8286:	781b      	ldrb	r3, [r3, #0]
    8288:	2b02      	cmp	r3, #2
    828a:	d900      	bls.n	828e <ACE_load_sse+0x3e>
    828c:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    828e:	88f9      	ldrh	r1, [r7, #6]
    8290:	f240 0290 	movw	r2, #144	; 0x90
    8294:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8298:	460b      	mov	r3, r1
    829a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    829e:	440b      	add	r3, r1
    82a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82a4:	4413      	add	r3, r2
    82a6:	f103 0310 	add.w	r3, r3, #16
    82aa:	781b      	ldrb	r3, [r3, #0]
    82ac:	2b02      	cmp	r3, #2
    82ae:	d861      	bhi.n	8374 <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    82b0:	88f9      	ldrh	r1, [r7, #6]
    82b2:	f240 0290 	movw	r2, #144	; 0x90
    82b6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    82ba:	460b      	mov	r3, r1
    82bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82c0:	440b      	add	r3, r1
    82c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82c6:	4413      	add	r3, r2
    82c8:	f103 0310 	add.w	r3, r3, #16
    82cc:	781b      	ldrb	r3, [r3, #0]
    82ce:	461a      	mov	r2, r3
    82d0:	f64b 1314 	movw	r3, #47380	; 0xb914
    82d4:	f2c0 0301 	movt	r3, #1
    82d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    82dc:	f04f 0200 	mov.w	r2, #0
    82e0:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    82e2:	88f9      	ldrh	r1, [r7, #6]
    82e4:	f240 0290 	movw	r2, #144	; 0x90
    82e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    82ec:	460b      	mov	r3, r1
    82ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82f2:	440b      	add	r3, r1
    82f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82f8:	4413      	add	r3, r2
    82fa:	f103 030c 	add.w	r3, r3, #12
    82fe:	681b      	ldr	r3, [r3, #0]
    8300:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    8302:	88f9      	ldrh	r1, [r7, #6]
    8304:	f240 0290 	movw	r2, #144	; 0x90
    8308:	f2c2 0200 	movt	r2, #8192	; 0x2000
    830c:	460b      	mov	r3, r1
    830e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8312:	440b      	add	r3, r1
    8314:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8318:	4413      	add	r3, r2
    831a:	88db      	ldrh	r3, [r3, #6]
    831c:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    831e:	f04f 0300 	mov.w	r3, #0
    8322:	813b      	strh	r3, [r7, #8]
    8324:	e014      	b.n	8350 <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    8326:	f240 0300 	movw	r3, #0
    832a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    832e:	8979      	ldrh	r1, [r7, #10]
    8330:	893a      	ldrh	r2, [r7, #8]
    8332:	440a      	add	r2, r1
    8334:	68f9      	ldr	r1, [r7, #12]
    8336:	8809      	ldrh	r1, [r1, #0]
    8338:	f502 7200 	add.w	r2, r2, #512	; 0x200
    833c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    8340:	68fb      	ldr	r3, [r7, #12]
    8342:	f103 0302 	add.w	r3, r3, #2
    8346:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    8348:	893b      	ldrh	r3, [r7, #8]
    834a:	f103 0301 	add.w	r3, r3, #1
    834e:	813b      	strh	r3, [r7, #8]
    8350:	88f9      	ldrh	r1, [r7, #6]
    8352:	f240 0290 	movw	r2, #144	; 0x90
    8356:	f2c2 0200 	movt	r2, #8192	; 0x2000
    835a:	460b      	mov	r3, r1
    835c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8360:	440b      	add	r3, r1
    8362:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8366:	4413      	add	r3, r2
    8368:	f103 0308 	add.w	r3, r3, #8
    836c:	881b      	ldrh	r3, [r3, #0]
    836e:	893a      	ldrh	r2, [r7, #8]
    8370:	429a      	cmp	r2, r3
    8372:	d3d8      	bcc.n	8326 <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    8374:	f107 0714 	add.w	r7, r7, #20
    8378:	46bd      	mov	sp, r7
    837a:	bc80      	pop	{r7}
    837c:	4770      	bx	lr
    837e:	bf00      	nop

00008380 <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    8380:	b480      	push	{r7}
    8382:	b085      	sub	sp, #20
    8384:	af00      	add	r7, sp, #0
    8386:	4603      	mov	r3, r0
    8388:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    838a:	88fb      	ldrh	r3, [r7, #6]
    838c:	2b01      	cmp	r3, #1
    838e:	d900      	bls.n	8392 <ACE_start_sse+0x12>
    8390:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    8392:	88fb      	ldrh	r3, [r7, #6]
    8394:	2b01      	cmp	r3, #1
    8396:	f200 808d 	bhi.w	84b4 <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    839a:	88f9      	ldrh	r1, [r7, #6]
    839c:	f240 0290 	movw	r2, #144	; 0x90
    83a0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    83a4:	460b      	mov	r3, r1
    83a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83aa:	440b      	add	r3, r1
    83ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83b0:	4413      	add	r3, r2
    83b2:	f103 0310 	add.w	r3, r3, #16
    83b6:	781b      	ldrb	r3, [r3, #0]
    83b8:	2b02      	cmp	r3, #2
    83ba:	d900      	bls.n	83be <ACE_start_sse+0x3e>
    83bc:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    83be:	88f9      	ldrh	r1, [r7, #6]
    83c0:	f240 0290 	movw	r2, #144	; 0x90
    83c4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    83c8:	460b      	mov	r3, r1
    83ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83ce:	440b      	add	r3, r1
    83d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83d4:	4413      	add	r3, r2
    83d6:	88da      	ldrh	r2, [r3, #6]
    83d8:	f240 13ff 	movw	r3, #511	; 0x1ff
    83dc:	429a      	cmp	r2, r3
    83de:	d900      	bls.n	83e2 <ACE_start_sse+0x62>
    83e0:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    83e2:	88f9      	ldrh	r1, [r7, #6]
    83e4:	f240 0290 	movw	r2, #144	; 0x90
    83e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    83ec:	460b      	mov	r3, r1
    83ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83f2:	440b      	add	r3, r1
    83f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83f8:	4413      	add	r3, r2
    83fa:	88db      	ldrh	r3, [r3, #6]
    83fc:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    83fe:	89fb      	ldrh	r3, [r7, #14]
    8400:	2bff      	cmp	r3, #255	; 0xff
    8402:	d818      	bhi.n	8436 <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    8404:	88f9      	ldrh	r1, [r7, #6]
    8406:	f240 0290 	movw	r2, #144	; 0x90
    840a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    840e:	460b      	mov	r3, r1
    8410:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8414:	440b      	add	r3, r1
    8416:	ea4f 0383 	mov.w	r3, r3, lsl #2
    841a:	4413      	add	r3, r2
    841c:	f103 0310 	add.w	r3, r3, #16
    8420:	781b      	ldrb	r3, [r3, #0]
    8422:	461a      	mov	r2, r3
    8424:	f64b 1320 	movw	r3, #47392	; 0xb920
    8428:	f2c0 0301 	movt	r3, #1
    842c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8430:	89fa      	ldrh	r2, [r7, #14]
    8432:	601a      	str	r2, [r3, #0]
    8434:	e019      	b.n	846a <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    8436:	88f9      	ldrh	r1, [r7, #6]
    8438:	f240 0290 	movw	r2, #144	; 0x90
    843c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8440:	460b      	mov	r3, r1
    8442:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8446:	440b      	add	r3, r1
    8448:	ea4f 0383 	mov.w	r3, r3, lsl #2
    844c:	4413      	add	r3, r2
    844e:	f103 0310 	add.w	r3, r3, #16
    8452:	781b      	ldrb	r3, [r3, #0]
    8454:	461a      	mov	r2, r3
    8456:	f64b 132c 	movw	r3, #47404	; 0xb92c
    845a:	f2c0 0301 	movt	r3, #1
    845e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8462:	89fa      	ldrh	r2, [r7, #14]
    8464:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    8468:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    846a:	88f9      	ldrh	r1, [r7, #6]
    846c:	f240 0290 	movw	r2, #144	; 0x90
    8470:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8474:	460b      	mov	r3, r1
    8476:	ea4f 0383 	mov.w	r3, r3, lsl #2
    847a:	440b      	add	r3, r1
    847c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8480:	4413      	add	r3, r2
    8482:	f103 0310 	add.w	r3, r3, #16
    8486:	781b      	ldrb	r3, [r3, #0]
    8488:	461a      	mov	r2, r3
    848a:	f64b 1314 	movw	r3, #47380	; 0xb914
    848e:	f2c0 0301 	movt	r3, #1
    8492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8496:	f04f 0201 	mov.w	r2, #1
    849a:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    849c:	f240 0300 	movw	r3, #0
    84a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    84a4:	f240 0200 	movw	r2, #0
    84a8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    84ac:	6852      	ldr	r2, [r2, #4]
    84ae:	f042 0201 	orr.w	r2, r2, #1
    84b2:	605a      	str	r2, [r3, #4]
    }
}
    84b4:	f107 0714 	add.w	r7, r7, #20
    84b8:	46bd      	mov	sp, r7
    84ba:	bc80      	pop	{r7}
    84bc:	4770      	bx	lr
    84be:	bf00      	nop

000084c0 <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    84c0:	b480      	push	{r7}
    84c2:	b085      	sub	sp, #20
    84c4:	af00      	add	r7, sp, #0
    84c6:	4603      	mov	r3, r0
    84c8:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    84ca:	88fb      	ldrh	r3, [r7, #6]
    84cc:	2b01      	cmp	r3, #1
    84ce:	d900      	bls.n	84d2 <ACE_restart_sse+0x12>
    84d0:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    84d2:	88f9      	ldrh	r1, [r7, #6]
    84d4:	f240 0290 	movw	r2, #144	; 0x90
    84d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    84dc:	460b      	mov	r3, r1
    84de:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84e2:	440b      	add	r3, r1
    84e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84e8:	4413      	add	r3, r2
    84ea:	f103 0310 	add.w	r3, r3, #16
    84ee:	781b      	ldrb	r3, [r3, #0]
    84f0:	2b02      	cmp	r3, #2
    84f2:	d900      	bls.n	84f6 <ACE_restart_sse+0x36>
    84f4:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    84f6:	88f9      	ldrh	r1, [r7, #6]
    84f8:	f240 0290 	movw	r2, #144	; 0x90
    84fc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8500:	460b      	mov	r3, r1
    8502:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8506:	440b      	add	r3, r1
    8508:	ea4f 0383 	mov.w	r3, r3, lsl #2
    850c:	4413      	add	r3, r2
    850e:	88da      	ldrh	r2, [r3, #6]
    8510:	f240 13ff 	movw	r3, #511	; 0x1ff
    8514:	429a      	cmp	r2, r3
    8516:	d900      	bls.n	851a <ACE_restart_sse+0x5a>
    8518:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    851a:	88fb      	ldrh	r3, [r7, #6]
    851c:	2b01      	cmp	r3, #1
    851e:	d85c      	bhi.n	85da <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    8520:	88f9      	ldrh	r1, [r7, #6]
    8522:	f240 0290 	movw	r2, #144	; 0x90
    8526:	f2c2 0200 	movt	r2, #8192	; 0x2000
    852a:	460b      	mov	r3, r1
    852c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8530:	440b      	add	r3, r1
    8532:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8536:	4413      	add	r3, r2
    8538:	889b      	ldrh	r3, [r3, #4]
    853a:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    853c:	89fb      	ldrh	r3, [r7, #14]
    853e:	2bff      	cmp	r3, #255	; 0xff
    8540:	d818      	bhi.n	8574 <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    8542:	88f9      	ldrh	r1, [r7, #6]
    8544:	f240 0290 	movw	r2, #144	; 0x90
    8548:	f2c2 0200 	movt	r2, #8192	; 0x2000
    854c:	460b      	mov	r3, r1
    854e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8552:	440b      	add	r3, r1
    8554:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8558:	4413      	add	r3, r2
    855a:	f103 0310 	add.w	r3, r3, #16
    855e:	781b      	ldrb	r3, [r3, #0]
    8560:	461a      	mov	r2, r3
    8562:	f64b 1320 	movw	r3, #47392	; 0xb920
    8566:	f2c0 0301 	movt	r3, #1
    856a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    856e:	89fa      	ldrh	r2, [r7, #14]
    8570:	601a      	str	r2, [r3, #0]
    8572:	e019      	b.n	85a8 <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    8574:	88f9      	ldrh	r1, [r7, #6]
    8576:	f240 0290 	movw	r2, #144	; 0x90
    857a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    857e:	460b      	mov	r3, r1
    8580:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8584:	440b      	add	r3, r1
    8586:	ea4f 0383 	mov.w	r3, r3, lsl #2
    858a:	4413      	add	r3, r2
    858c:	f103 0310 	add.w	r3, r3, #16
    8590:	781b      	ldrb	r3, [r3, #0]
    8592:	461a      	mov	r2, r3
    8594:	f64b 132c 	movw	r3, #47404	; 0xb92c
    8598:	f2c0 0301 	movt	r3, #1
    859c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    85a0:	89fa      	ldrh	r2, [r7, #14]
    85a2:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    85a6:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    85a8:	88f9      	ldrh	r1, [r7, #6]
    85aa:	f240 0290 	movw	r2, #144	; 0x90
    85ae:	f2c2 0200 	movt	r2, #8192	; 0x2000
    85b2:	460b      	mov	r3, r1
    85b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    85b8:	440b      	add	r3, r1
    85ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    85be:	4413      	add	r3, r2
    85c0:	f103 0310 	add.w	r3, r3, #16
    85c4:	781b      	ldrb	r3, [r3, #0]
    85c6:	461a      	mov	r2, r3
    85c8:	f64b 1314 	movw	r3, #47380	; 0xb914
    85cc:	f2c0 0301 	movt	r3, #1
    85d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    85d4:	f04f 0201 	mov.w	r2, #1
    85d8:	601a      	str	r2, [r3, #0]
    }
}
    85da:	f107 0714 	add.w	r7, r7, #20
    85de:	46bd      	mov	sp, r7
    85e0:	bc80      	pop	{r7}
    85e2:	4770      	bx	lr

000085e4 <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    85e4:	b480      	push	{r7}
    85e6:	b083      	sub	sp, #12
    85e8:	af00      	add	r7, sp, #0
    85ea:	4603      	mov	r3, r0
    85ec:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    85ee:	88fb      	ldrh	r3, [r7, #6]
    85f0:	2b01      	cmp	r3, #1
    85f2:	d900      	bls.n	85f6 <ACE_stop_sse+0x12>
    85f4:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    85f6:	88fb      	ldrh	r3, [r7, #6]
    85f8:	2b01      	cmp	r3, #1
    85fa:	d818      	bhi.n	862e <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    85fc:	88f9      	ldrh	r1, [r7, #6]
    85fe:	f240 0290 	movw	r2, #144	; 0x90
    8602:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8606:	460b      	mov	r3, r1
    8608:	ea4f 0383 	mov.w	r3, r3, lsl #2
    860c:	440b      	add	r3, r1
    860e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8612:	4413      	add	r3, r2
    8614:	f103 0310 	add.w	r3, r3, #16
    8618:	781b      	ldrb	r3, [r3, #0]
    861a:	461a      	mov	r2, r3
    861c:	f64b 1314 	movw	r3, #47380	; 0xb914
    8620:	f2c0 0301 	movt	r3, #1
    8624:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8628:	f04f 0200 	mov.w	r2, #0
    862c:	601a      	str	r2, [r3, #0]
    }
}
    862e:	f107 070c 	add.w	r7, r7, #12
    8632:	46bd      	mov	sp, r7
    8634:	bc80      	pop	{r7}
    8636:	4770      	bx	lr

00008638 <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    8638:	b480      	push	{r7}
    863a:	b083      	sub	sp, #12
    863c:	af00      	add	r7, sp, #0
    863e:	4603      	mov	r3, r0
    8640:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    8642:	88fb      	ldrh	r3, [r7, #6]
    8644:	2b01      	cmp	r3, #1
    8646:	d900      	bls.n	864a <ACE_resume_sse+0x12>
    8648:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    864a:	88fb      	ldrh	r3, [r7, #6]
    864c:	2b01      	cmp	r3, #1
    864e:	d818      	bhi.n	8682 <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8650:	88f9      	ldrh	r1, [r7, #6]
    8652:	f240 0290 	movw	r2, #144	; 0x90
    8656:	f2c2 0200 	movt	r2, #8192	; 0x2000
    865a:	460b      	mov	r3, r1
    865c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8660:	440b      	add	r3, r1
    8662:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8666:	4413      	add	r3, r2
    8668:	f103 0310 	add.w	r3, r3, #16
    866c:	781b      	ldrb	r3, [r3, #0]
    866e:	461a      	mov	r2, r3
    8670:	f64b 1314 	movw	r3, #47380	; 0xb914
    8674:	f2c0 0301 	movt	r3, #1
    8678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    867c:	f04f 0201 	mov.w	r2, #1
    8680:	601a      	str	r2, [r3, #0]
    }
}
    8682:	f107 070c 	add.w	r7, r7, #12
    8686:	46bd      	mov	sp, r7
    8688:	bc80      	pop	{r7}
    868a:	4770      	bx	lr

0000868c <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    868c:	b480      	push	{r7}
    868e:	b083      	sub	sp, #12
    8690:	af00      	add	r7, sp, #0
    8692:	4603      	mov	r3, r0
    8694:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    8696:	79fb      	ldrb	r3, [r7, #7]
    8698:	2b14      	cmp	r3, #20
    869a:	d900      	bls.n	869e <ACE_enable_sse_irq+0x12>
    869c:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    869e:	f240 0300 	movw	r3, #0
    86a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    86a6:	f240 0200 	movw	r2, #0
    86aa:	f2c4 0202 	movt	r2, #16386	; 0x4002
    86ae:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    86b2:	6811      	ldr	r1, [r2, #0]
    86b4:	79fa      	ldrb	r2, [r7, #7]
    86b6:	f04f 0001 	mov.w	r0, #1
    86ba:	fa00 f202 	lsl.w	r2, r0, r2
    86be:	ea41 0202 	orr.w	r2, r1, r2
    86c2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    86c6:	601a      	str	r2, [r3, #0]
}
    86c8:	f107 070c 	add.w	r7, r7, #12
    86cc:	46bd      	mov	sp, r7
    86ce:	bc80      	pop	{r7}
    86d0:	4770      	bx	lr
    86d2:	bf00      	nop

000086d4 <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    86d4:	b480      	push	{r7}
    86d6:	b085      	sub	sp, #20
    86d8:	af00      	add	r7, sp, #0
    86da:	4603      	mov	r3, r0
    86dc:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    86de:	79fb      	ldrb	r3, [r7, #7]
    86e0:	2b14      	cmp	r3, #20
    86e2:	d900      	bls.n	86e6 <ACE_disable_sse_irq+0x12>
    86e4:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    86e6:	f240 0300 	movw	r3, #0
    86ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
    86ee:	f240 0200 	movw	r2, #0
    86f2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    86f6:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    86fa:	6811      	ldr	r1, [r2, #0]
    86fc:	79fa      	ldrb	r2, [r7, #7]
    86fe:	f04f 0001 	mov.w	r0, #1
    8702:	fa00 f202 	lsl.w	r2, r0, r2
    8706:	ea6f 0202 	mvn.w	r2, r2
    870a:	ea01 0202 	and.w	r2, r1, r2
    870e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8712:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    8714:	f240 0300 	movw	r3, #0
    8718:	f2c4 0302 	movt	r3, #16386	; 0x4002
    871c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8720:	681b      	ldr	r3, [r3, #0]
    8722:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    8724:	68fb      	ldr	r3, [r7, #12]
    8726:	f103 0301 	add.w	r3, r3, #1
    872a:	60fb      	str	r3, [r7, #12]
}
    872c:	f107 0714 	add.w	r7, r7, #20
    8730:	46bd      	mov	sp, r7
    8732:	bc80      	pop	{r7}
    8734:	4770      	bx	lr
    8736:	bf00      	nop

00008738 <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    8738:	b480      	push	{r7}
    873a:	b085      	sub	sp, #20
    873c:	af00      	add	r7, sp, #0
    873e:	4603      	mov	r3, r0
    8740:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    8742:	79fb      	ldrb	r3, [r7, #7]
    8744:	2b14      	cmp	r3, #20
    8746:	d900      	bls.n	874a <ACE_clear_sse_irq+0x12>
    8748:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    874a:	f240 0300 	movw	r3, #0
    874e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8752:	f240 0200 	movw	r2, #0
    8756:	f2c4 0202 	movt	r2, #16386	; 0x4002
    875a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    875e:	f102 0208 	add.w	r2, r2, #8
    8762:	6811      	ldr	r1, [r2, #0]
    8764:	79fa      	ldrb	r2, [r7, #7]
    8766:	f04f 0001 	mov.w	r0, #1
    876a:	fa00 f202 	lsl.w	r2, r0, r2
    876e:	ea41 0202 	orr.w	r2, r1, r2
    8772:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8776:	f103 0308 	add.w	r3, r3, #8
    877a:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    877c:	f240 0300 	movw	r3, #0
    8780:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8784:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8788:	f103 0308 	add.w	r3, r3, #8
    878c:	681b      	ldr	r3, [r3, #0]
    878e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    8790:	68fb      	ldr	r3, [r7, #12]
    8792:	f103 0301 	add.w	r3, r3, #1
    8796:	60fb      	str	r3, [r7, #12]
}
    8798:	f107 0714 	add.w	r7, r7, #20
    879c:	46bd      	mov	sp, r7
    879e:	bc80      	pop	{r7}
    87a0:	4770      	bx	lr
    87a2:	bf00      	nop

000087a4 <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    87a4:	b480      	push	{r7}
    87a6:	b083      	sub	sp, #12
    87a8:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    87aa:	f240 0300 	movw	r3, #0
    87ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
    87b2:	685b      	ldr	r3, [r3, #4]
    87b4:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    87b6:	f240 0300 	movw	r3, #0
    87ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
    87be:	f240 0200 	movw	r2, #0
    87c2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    87c6:	6852      	ldr	r2, [r2, #4]
    87c8:	f022 0201 	bic.w	r2, r2, #1
    87cc:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    87ce:	f240 0300 	movw	r3, #0
    87d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    87d6:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    87da:	f103 0304 	add.w	r3, r3, #4
    87de:	681b      	ldr	r3, [r3, #0]
    87e0:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    87e2:	f240 0300 	movw	r3, #0
    87e6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    87ea:	f240 0200 	movw	r2, #0
    87ee:	f2c4 0202 	movt	r2, #16386	; 0x4002
    87f2:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    87f6:	f102 0204 	add.w	r2, r2, #4
    87fa:	6812      	ldr	r2, [r2, #0]
    87fc:	f022 0201 	bic.w	r2, r2, #1
    8800:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8804:	f103 0304 	add.w	r3, r3, #4
    8808:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    880a:	f240 0300 	movw	r3, #0
    880e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8812:	f240 0200 	movw	r2, #0
    8816:	f2c4 0202 	movt	r2, #16386	; 0x4002
    881a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    881c:	f042 0210 	orr.w	r2, r2, #16
    8820:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    8822:	f240 0300 	movw	r3, #0
    8826:	f2c4 0302 	movt	r3, #16386	; 0x4002
    882a:	f240 0200 	movw	r2, #0
    882e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8832:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    8836:	f042 0210 	orr.w	r2, r2, #16
    883a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    883e:	f240 0300 	movw	r3, #0
    8842:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8846:	f240 0200 	movw	r2, #0
    884a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    884e:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    8852:	f042 0210 	orr.w	r2, r2, #16
    8856:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    885a:	f240 0300 	movw	r3, #0
    885e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8862:	f240 0200 	movw	r2, #0
    8866:	f2c4 0202 	movt	r2, #16386	; 0x4002
    886a:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    886e:	f102 0210 	add.w	r2, r2, #16
    8872:	6812      	ldr	r2, [r2, #0]
    8874:	f042 0204 	orr.w	r2, r2, #4
    8878:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    887c:	f103 0310 	add.w	r3, r3, #16
    8880:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8882:	f240 0300 	movw	r3, #0
    8886:	f2c4 0302 	movt	r3, #16386	; 0x4002
    888a:	f240 0200 	movw	r2, #0
    888e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8892:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8896:	f102 021c 	add.w	r2, r2, #28
    889a:	6812      	ldr	r2, [r2, #0]
    889c:	f042 0204 	orr.w	r2, r2, #4
    88a0:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    88a4:	f103 031c 	add.w	r3, r3, #28
    88a8:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    88aa:	f240 0300 	movw	r3, #0
    88ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
    88b2:	f240 0200 	movw	r2, #0
    88b6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    88ba:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    88be:	f102 0228 	add.w	r2, r2, #40	; 0x28
    88c2:	6812      	ldr	r2, [r2, #0]
    88c4:	f042 0204 	orr.w	r2, r2, #4
    88c8:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    88cc:	f103 0328 	add.w	r3, r3, #40	; 0x28
    88d0:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    88d2:	f240 0300 	movw	r3, #0
    88d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    88da:	f240 0200 	movw	r2, #0
    88de:	f2c4 0202 	movt	r2, #16386	; 0x4002
    88e2:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    88e6:	6812      	ldr	r2, [r2, #0]
    88e8:	f042 0204 	orr.w	r2, r2, #4
    88ec:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    88f0:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    88f2:	f240 0300 	movw	r3, #0
    88f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    88fa:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    88fe:	f103 0304 	add.w	r3, r3, #4
    8902:	687a      	ldr	r2, [r7, #4]
    8904:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    8906:	f240 0300 	movw	r3, #0
    890a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    890e:	683a      	ldr	r2, [r7, #0]
    8910:	605a      	str	r2, [r3, #4]
}
    8912:	f107 070c 	add.w	r7, r7, #12
    8916:	46bd      	mov	sp, r7
    8918:	bc80      	pop	{r7}
    891a:	4770      	bx	lr

0000891c <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    891c:	b480      	push	{r7}
    891e:	b083      	sub	sp, #12
    8920:	af00      	add	r7, sp, #0
    8922:	4603      	mov	r3, r0
    8924:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8926:	79fb      	ldrb	r3, [r7, #7]
    8928:	2b03      	cmp	r3, #3
    892a:	d900      	bls.n	892e <ACE_get_default_m_factor+0x12>
    892c:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    892e:	79fa      	ldrb	r2, [r7, #7]
    8930:	f24b 13c4 	movw	r3, #45508	; 0xb1c4
    8934:	f2c0 0301 	movt	r3, #1
    8938:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    893c:	b21b      	sxth	r3, r3
}
    893e:	4618      	mov	r0, r3
    8940:	f107 070c 	add.w	r7, r7, #12
    8944:	46bd      	mov	sp, r7
    8946:	bc80      	pop	{r7}
    8948:	4770      	bx	lr
    894a:	bf00      	nop

0000894c <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    894c:	b480      	push	{r7}
    894e:	b083      	sub	sp, #12
    8950:	af00      	add	r7, sp, #0
    8952:	4603      	mov	r3, r0
    8954:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8956:	79fb      	ldrb	r3, [r7, #7]
    8958:	2b03      	cmp	r3, #3
    895a:	d900      	bls.n	895e <ACE_get_default_c_offset+0x12>
    895c:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    895e:	79fb      	ldrb	r3, [r7, #7]
    8960:	f24b 12c4 	movw	r2, #45508	; 0xb1c4
    8964:	f2c0 0201 	movt	r2, #1
    8968:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    896c:	4413      	add	r3, r2
    896e:	885b      	ldrh	r3, [r3, #2]
    8970:	b21b      	sxth	r3, r3
}
    8972:	4618      	mov	r0, r3
    8974:	f107 070c 	add.w	r7, r7, #12
    8978:	46bd      	mov	sp, r7
    897a:	bc80      	pop	{r7}
    897c:	4770      	bx	lr
    897e:	bf00      	nop

00008980 <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    8980:	b5b0      	push	{r4, r5, r7, lr}
    8982:	b092      	sub	sp, #72	; 0x48
    8984:	af00      	add	r7, sp, #0
    8986:	4613      	mov	r3, r2
    8988:	4602      	mov	r2, r0
    898a:	71fa      	strb	r2, [r7, #7]
    898c:	460a      	mov	r2, r1
    898e:	80ba      	strh	r2, [r7, #4]
    8990:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    8992:	f64b 128c 	movw	r2, #47500	; 0xb98c
    8996:	f2c0 0201 	movt	r2, #1
    899a:	f107 030c 	add.w	r3, r7, #12
    899e:	e892 0003 	ldmia.w	r2, {r0, r1}
    89a2:	6018      	str	r0, [r3, #0]
    89a4:	f103 0304 	add.w	r3, r3, #4
    89a8:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    89aa:	79fb      	ldrb	r3, [r7, #7]
    89ac:	2b03      	cmp	r3, #3
    89ae:	d900      	bls.n	89b2 <ACE_set_linear_transform+0x32>
    89b0:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    89b2:	79fb      	ldrb	r3, [r7, #7]
    89b4:	2b03      	cmp	r3, #3
    89b6:	f200 809d 	bhi.w	8af4 <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    89ba:	79fa      	ldrb	r2, [r7, #7]
    89bc:	f240 0350 	movw	r3, #80	; 0x50
    89c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    89c4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    89c8:	4413      	add	r3, r2
    89ca:	791b      	ldrb	r3, [r3, #4]
    89cc:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    89ce:	7cfa      	ldrb	r2, [r7, #19]
    89d0:	f107 030c 	add.w	r3, r7, #12
    89d4:	4610      	mov	r0, r2
    89d6:	4619      	mov	r1, r3
    89d8:	f000 f928 	bl	8c2c <get_calibration>
        
        m1 = calibration.m1;
    89dc:	89fb      	ldrh	r3, [r7, #14]
    89de:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    89e2:	8a3b      	ldrh	r3, [r7, #16]
    89e4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    89e8:	89bb      	ldrh	r3, [r7, #12]
    89ea:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    89ee:	88bb      	ldrh	r3, [r7, #4]
    89f0:	4618      	mov	r0, r3
    89f2:	f000 f883 	bl	8afc <extend_sign>
    89f6:	4604      	mov	r4, r0
    89f8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    89fc:	4618      	mov	r0, r3
    89fe:	f000 f87d 	bl	8afc <extend_sign>
    8a02:	4603      	mov	r3, r0
    8a04:	fb03 f304 	mul.w	r3, r3, r4
    8a08:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    8a0a:	69fb      	ldr	r3, [r7, #28]
    8a0c:	461c      	mov	r4, r3
    8a0e:	ea4f 75e4 	mov.w	r5, r4, asr #31
    8a12:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8a16:	4618      	mov	r0, r3
    8a18:	f000 f870 	bl	8afc <extend_sign>
    8a1c:	4603      	mov	r3, r0
    8a1e:	461a      	mov	r2, r3
    8a20:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8a24:	fb02 f105 	mul.w	r1, r2, r5
    8a28:	fb04 f003 	mul.w	r0, r4, r3
    8a2c:	4401      	add	r1, r0
    8a2e:	fba4 2302 	umull	r2, r3, r4, r2
    8a32:	4419      	add	r1, r3
    8a34:	460b      	mov	r3, r1
    8a36:	e9c7 2308 	strd	r2, r3, [r7, #32]
    8a3a:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    8a3e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    8a42:	f000 f8b3 	bl	8bac <adjust_to_16bit_ace_format>
    8a46:	4603      	mov	r3, r0
    8a48:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    8a4a:	88bb      	ldrh	r3, [r7, #4]
    8a4c:	4618      	mov	r0, r3
    8a4e:	f000 f855 	bl	8afc <extend_sign>
    8a52:	4604      	mov	r4, r0
    8a54:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    8a58:	4618      	mov	r0, r3
    8a5a:	f000 f84f 	bl	8afc <extend_sign>
    8a5e:	4603      	mov	r3, r0
    8a60:	fb03 f304 	mul.w	r3, r3, r4
    8a64:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    8a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8a68:	461c      	mov	r4, r3
    8a6a:	ea4f 75e4 	mov.w	r5, r4, asr #31
    8a6e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8a72:	4618      	mov	r0, r3
    8a74:	f000 f842 	bl	8afc <extend_sign>
    8a78:	4603      	mov	r3, r0
    8a7a:	461a      	mov	r2, r3
    8a7c:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8a80:	fb02 f105 	mul.w	r1, r2, r5
    8a84:	fb04 f003 	mul.w	r0, r4, r3
    8a88:	4401      	add	r1, r0
    8a8a:	fba4 2302 	umull	r2, r3, r4, r2
    8a8e:	4419      	add	r1, r3
    8a90:	460b      	mov	r3, r1
    8a92:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    8a96:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    8a9a:	887b      	ldrh	r3, [r7, #2]
    8a9c:	4618      	mov	r0, r3
    8a9e:	f000 f82d 	bl	8afc <extend_sign>
    8aa2:	4604      	mov	r4, r0
    8aa4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8aa8:	4618      	mov	r0, r3
    8aaa:	f000 f827 	bl	8afc <extend_sign>
    8aae:	4603      	mov	r3, r0
    8ab0:	fb03 f304 	mul.w	r3, r3, r4
    8ab4:	461a      	mov	r2, r3
    8ab6:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8aba:	ea4f 4192 	mov.w	r1, r2, lsr #18
    8abe:	ea4f 3083 	mov.w	r0, r3, lsl #14
    8ac2:	ea40 0101 	orr.w	r1, r0, r1
    8ac6:	63f9      	str	r1, [r7, #60]	; 0x3c
    8ac8:	ea4f 3382 	mov.w	r3, r2, lsl #14
    8acc:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    8ace:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    8ad2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    8ad6:	1812      	adds	r2, r2, r0
    8ad8:	eb43 0301 	adc.w	r3, r3, r1
    8adc:	4610      	mov	r0, r2
    8ade:	4619      	mov	r1, r3
    8ae0:	f000 f824 	bl	8b2c <adjust_to_24bit_ace_format>
    8ae4:	4603      	mov	r3, r0
    8ae6:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    8ae8:	79fb      	ldrb	r3, [r7, #7]
    8aea:	4618      	mov	r0, r3
    8aec:	6979      	ldr	r1, [r7, #20]
    8aee:	69ba      	ldr	r2, [r7, #24]
    8af0:	f000 fa5c 	bl	8fac <write_transform_coefficients>
    }
}
    8af4:	f107 0748 	add.w	r7, r7, #72	; 0x48
    8af8:	46bd      	mov	sp, r7
    8afa:	bdb0      	pop	{r4, r5, r7, pc}

00008afc <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    8afc:	b480      	push	{r7}
    8afe:	b085      	sub	sp, #20
    8b00:	af00      	add	r7, sp, #0
    8b02:	4603      	mov	r3, r0
    8b04:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    8b06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    8b0a:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    8b0c:	88fa      	ldrh	r2, [r7, #6]
    8b0e:	68fb      	ldr	r3, [r7, #12]
    8b10:	ea82 0203 	eor.w	r2, r2, r3
    8b14:	68fb      	ldr	r3, [r7, #12]
    8b16:	ebc3 0302 	rsb	r3, r3, r2
    8b1a:	60bb      	str	r3, [r7, #8]
    
    return y;
    8b1c:	68bb      	ldr	r3, [r7, #8]
}
    8b1e:	4618      	mov	r0, r3
    8b20:	f107 0714 	add.w	r7, r7, #20
    8b24:	46bd      	mov	sp, r7
    8b26:	bc80      	pop	{r7}
    8b28:	4770      	bx	lr
    8b2a:	bf00      	nop

00008b2c <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    8b2c:	b4b0      	push	{r4, r5, r7}
    8b2e:	b089      	sub	sp, #36	; 0x24
    8b30:	af00      	add	r7, sp, #0
    8b32:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    8b36:	f04f 30ff 	mov.w	r0, #4294967295
    8b3a:	f641 71ff 	movw	r1, #8191	; 0x1fff
    8b3e:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    8b42:	f04f 0000 	mov.w	r0, #0
    8b46:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    8b4a:	ea4f 31e1 	mov.w	r1, r1, asr #15
    8b4e:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    8b52:	e9d7 0100 	ldrd	r0, r1, [r7]
    8b56:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    8b5a:	4284      	cmp	r4, r0
    8b5c:	eb75 0c01 	sbcs.w	ip, r5, r1
    8b60:	da04      	bge.n	8b6c <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    8b62:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    8b66:	e9c7 0100 	strd	r0, r1, [r7]
    8b6a:	e00b      	b.n	8b84 <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    8b6c:	e9d7 4500 	ldrd	r4, r5, [r7]
    8b70:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8b74:	4284      	cmp	r4, r0
    8b76:	eb75 0c01 	sbcs.w	ip, r5, r1
    8b7a:	da03      	bge.n	8b84 <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    8b7c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8b80:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    8b84:	6879      	ldr	r1, [r7, #4]
    8b86:	ea4f 4181 	mov.w	r1, r1, lsl #18
    8b8a:	6838      	ldr	r0, [r7, #0]
    8b8c:	ea4f 3290 	mov.w	r2, r0, lsr #14
    8b90:	ea41 0202 	orr.w	r2, r1, r2
    8b94:	6879      	ldr	r1, [r7, #4]
    8b96:	ea4f 33a1 	mov.w	r3, r1, asr #14
    8b9a:	4613      	mov	r3, r2
    8b9c:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    8b9e:	68fb      	ldr	r3, [r7, #12]
}
    8ba0:	4618      	mov	r0, r3
    8ba2:	f107 0724 	add.w	r7, r7, #36	; 0x24
    8ba6:	46bd      	mov	sp, r7
    8ba8:	bcb0      	pop	{r4, r5, r7}
    8baa:	4770      	bx	lr

00008bac <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    8bac:	b4b0      	push	{r4, r5, r7}
    8bae:	b089      	sub	sp, #36	; 0x24
    8bb0:	af00      	add	r7, sp, #0
    8bb2:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    8bb6:	f04f 30ff 	mov.w	r0, #4294967295
    8bba:	f641 71ff 	movw	r1, #8191	; 0x1fff
    8bbe:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    8bc2:	f04f 0000 	mov.w	r0, #0
    8bc6:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    8bca:	ea4f 31e1 	mov.w	r1, r1, asr #15
    8bce:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    8bd2:	e9d7 0100 	ldrd	r0, r1, [r7]
    8bd6:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    8bda:	4284      	cmp	r4, r0
    8bdc:	eb75 0c01 	sbcs.w	ip, r5, r1
    8be0:	da04      	bge.n	8bec <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    8be2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    8be6:	e9c7 0100 	strd	r0, r1, [r7]
    8bea:	e00b      	b.n	8c04 <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    8bec:	e9d7 4500 	ldrd	r4, r5, [r7]
    8bf0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8bf4:	4284      	cmp	r4, r0
    8bf6:	eb75 0c01 	sbcs.w	ip, r5, r1
    8bfa:	da03      	bge.n	8c04 <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    8bfc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8c00:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    8c04:	6879      	ldr	r1, [r7, #4]
    8c06:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8c0a:	6838      	ldr	r0, [r7, #0]
    8c0c:	ea4f 5210 	mov.w	r2, r0, lsr #20
    8c10:	ea41 0202 	orr.w	r2, r1, r2
    8c14:	6879      	ldr	r1, [r7, #4]
    8c16:	ea4f 5321 	mov.w	r3, r1, asr #20
    8c1a:	4613      	mov	r3, r2
    8c1c:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    8c1e:	68fb      	ldr	r3, [r7, #12]
}
    8c20:	4618      	mov	r0, r3
    8c22:	f107 0724 	add.w	r7, r7, #36	; 0x24
    8c26:	46bd      	mov	sp, r7
    8c28:	bcb0      	pop	{r4, r5, r7}
    8c2a:	4770      	bx	lr

00008c2c <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    8c2c:	b490      	push	{r4, r7}
    8c2e:	b0a4      	sub	sp, #144	; 0x90
    8c30:	af00      	add	r7, sp, #0
    8c32:	4603      	mov	r3, r0
    8c34:	6039      	str	r1, [r7, #0]
    8c36:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    8c38:	f04f 030f 	mov.w	r3, #15
    8c3c:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    8c3e:	f04f 0301 	mov.w	r3, #1
    8c42:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    8c44:	f04f 0301 	mov.w	r3, #1
    8c48:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    8c4a:	f64b 133c 	movw	r3, #47420	; 0xb93c
    8c4e:	f2c0 0301 	movt	r3, #1
    8c52:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    8c56:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    8c58:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    8c5c:	f04f 0300 	mov.w	r3, #0
    8c60:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    8c62:	79fa      	ldrb	r2, [r7, #7]
    8c64:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    8c66:	ea02 0303 	and.w	r3, r2, r3
    8c6a:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    8c6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8c6e:	f107 0290 	add.w	r2, r7, #144	; 0x90
    8c72:	4413      	add	r3, r2
    8c74:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    8c78:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    8c7c:	79fb      	ldrb	r3, [r7, #7]
    8c7e:	f003 0330 	and.w	r3, r3, #48	; 0x30
    8c82:	ea4f 1313 	mov.w	r3, r3, lsr #4
    8c86:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    8c88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8c8a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8c8e:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    8c90:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8c92:	2b04      	cmp	r3, #4
    8c94:	d906      	bls.n	8ca4 <get_calibration+0x78>
    8c96:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8c98:	2b08      	cmp	r3, #8
    8c9a:	d803      	bhi.n	8ca4 <get_calibration+0x78>
    8c9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8c9e:	f103 0301 	add.w	r3, r3, #1
    8ca2:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    8ca4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    8ca8:	2b05      	cmp	r3, #5
    8caa:	f200 8151 	bhi.w	8f50 <get_calibration+0x324>
    8cae:	a201      	add	r2, pc, #4	; (adr r2, 8cb4 <get_calibration+0x88>)
    8cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    8cb4:	00008ccd 	.word	0x00008ccd
    8cb8:	00008d1b 	.word	0x00008d1b
    8cbc:	00008d71 	.word	0x00008d71
    8cc0:	00008dd7 	.word	0x00008dd7
    8cc4:	00008e49 	.word	0x00008e49
    8cc8:	00008eb1 	.word	0x00008eb1
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    8ccc:	f240 0200 	movw	r2, #0
    8cd0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8cd4:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8cd6:	460b      	mov	r3, r1
    8cd8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8cdc:	440b      	add	r3, r1
    8cde:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8ce2:	4413      	add	r3, r2
    8ce4:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8ce8:	791b      	ldrb	r3, [r3, #4]
    8cea:	b2db      	uxtb	r3, r3
    8cec:	f003 0306 	and.w	r3, r3, #6
    8cf0:	ea4f 0353 	mov.w	r3, r3, lsr #1
    8cf4:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    8cf6:	f64b 1338 	movw	r3, #47416	; 0xb938
    8cfa:	f2c0 0301 	movt	r3, #1
    8cfe:	681b      	ldr	r3, [r3, #0]
    8d00:	f103 0390 	add.w	r3, r3, #144	; 0x90
    8d04:	461a      	mov	r2, r3
    8d06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8d08:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    8d0c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    8d0e:	440b      	add	r3, r1
    8d10:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8d14:	4413      	add	r3, r2
    8d16:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    8d18:	e122      	b.n	8f60 <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    8d1a:	f240 0200 	movw	r2, #0
    8d1e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8d22:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8d24:	460b      	mov	r3, r1
    8d26:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8d2a:	440b      	add	r3, r1
    8d2c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8d30:	4413      	add	r3, r2
    8d32:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8d36:	791b      	ldrb	r3, [r3, #4]
    8d38:	b2db      	uxtb	r3, r3
    8d3a:	f003 0360 	and.w	r3, r3, #96	; 0x60
    8d3e:	ea4f 1353 	mov.w	r3, r3, lsr #5
    8d42:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    8d44:	f64b 1338 	movw	r3, #47416	; 0xb938
    8d48:	f2c0 0301 	movt	r3, #1
    8d4c:	681b      	ldr	r3, [r3, #0]
    8d4e:	f103 0390 	add.w	r3, r3, #144	; 0x90
    8d52:	461a      	mov	r2, r3
    8d54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8d56:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8d5a:	f103 0301 	add.w	r3, r3, #1
    8d5e:	ea4f 0183 	mov.w	r1, r3, lsl #2
    8d62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    8d64:	440b      	add	r3, r1
    8d66:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8d6a:	4413      	add	r3, r2
    8d6c:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    8d6e:	e0f7      	b.n	8f60 <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    8d70:	f240 0200 	movw	r2, #0
    8d74:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8d78:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8d7a:	460b      	mov	r3, r1
    8d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8d80:	440b      	add	r3, r1
    8d82:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8d86:	4413      	add	r3, r2
    8d88:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8d8c:	7a1b      	ldrb	r3, [r3, #8]
    8d8e:	b2db      	uxtb	r3, r3
    8d90:	461a      	mov	r2, r3
    8d92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    8d94:	ea02 0303 	and.w	r3, r2, r3
    8d98:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    8d9a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    8d9c:	2b00      	cmp	r3, #0
    8d9e:	d10c      	bne.n	8dba <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    8da0:	f64b 1338 	movw	r3, #47416	; 0xb938
    8da4:	f2c0 0301 	movt	r3, #1
    8da8:	681b      	ldr	r3, [r3, #0]
    8daa:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    8dae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8db0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8db4:	4413      	add	r3, r2
    8db6:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    8db8:	e0d2      	b.n	8f60 <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    8dba:	f64b 1338 	movw	r3, #47416	; 0xb938
    8dbe:	f2c0 0301 	movt	r3, #1
    8dc2:	681b      	ldr	r3, [r3, #0]
    8dc4:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    8dc8:	461a      	mov	r2, r3
    8dca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8dcc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8dd0:	4413      	add	r3, r2
    8dd2:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    8dd4:	e0c4      	b.n	8f60 <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    8dd6:	f240 0200 	movw	r2, #0
    8dda:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8dde:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8de0:	460b      	mov	r3, r1
    8de2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8de6:	440b      	add	r3, r1
    8de8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8dec:	4413      	add	r3, r2
    8dee:	f503 730a 	add.w	r3, r3, #552	; 0x228
    8df2:	791b      	ldrb	r3, [r3, #4]
    8df4:	b2db      	uxtb	r3, r3
    8df6:	461a      	mov	r2, r3
    8df8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    8dfa:	ea02 0303 	and.w	r3, r2, r3
    8dfe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    8e02:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    8e06:	2b00      	cmp	r3, #0
    8e08:	d10c      	bne.n	8e24 <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    8e0a:	f64b 1338 	movw	r3, #47416	; 0xb938
    8e0e:	f2c0 0301 	movt	r3, #1
    8e12:	681b      	ldr	r3, [r3, #0]
    8e14:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    8e18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8e1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8e1e:	4413      	add	r3, r2
    8e20:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    8e22:	e09d      	b.n	8f60 <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    8e24:	f64b 1338 	movw	r3, #47416	; 0xb938
    8e28:	f2c0 0301 	movt	r3, #1
    8e2c:	681b      	ldr	r3, [r3, #0]
    8e2e:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    8e32:	461a      	mov	r2, r3
    8e34:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8e36:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8e3a:	f103 0301 	add.w	r3, r3, #1
    8e3e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8e42:	4413      	add	r3, r2
    8e44:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    8e46:	e08b      	b.n	8f60 <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    8e48:	f64b 134c 	movw	r3, #47436	; 0xb94c
    8e4c:	f2c0 0301 	movt	r3, #1
    8e50:	f107 0c08 	add.w	ip, r7, #8
    8e54:	461c      	mov	r4, r3
    8e56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8e58:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8e5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8e5e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8e62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8e64:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8e68:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    8e6c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    8e70:	79fa      	ldrb	r2, [r7, #7]
    8e72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    8e74:	ea02 0303 	and.w	r3, r2, r3
    8e78:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8e7c:	f107 0290 	add.w	r2, r7, #144	; 0x90
    8e80:	4413      	add	r3, r2
    8e82:	f853 3c88 	ldr.w	r3, [r3, #-136]
    8e86:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    8e8a:	f64b 1338 	movw	r3, #47416	; 0xb938
    8e8e:	f2c0 0301 	movt	r3, #1
    8e92:	681b      	ldr	r3, [r3, #0]
    8e94:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    8e98:	461a      	mov	r2, r3
    8e9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8e9c:	ea4f 0183 	mov.w	r1, r3, lsl #2
    8ea0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    8ea4:	440b      	add	r3, r1
    8ea6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8eaa:	4413      	add	r3, r2
    8eac:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    8eae:	e057      	b.n	8f60 <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    8eb0:	f240 0200 	movw	r2, #0
    8eb4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8eb8:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8eba:	460b      	mov	r3, r1
    8ebc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8ec0:	440b      	add	r3, r1
    8ec2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8ec6:	4413      	add	r3, r2
    8ec8:	f503 7306 	add.w	r3, r3, #536	; 0x218
    8ecc:	791b      	ldrb	r3, [r3, #4]
    8ece:	b2db      	uxtb	r3, r3
    8ed0:	f003 0301 	and.w	r3, r3, #1
    8ed4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    8ed8:	f240 0200 	movw	r2, #0
    8edc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8ee0:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8ee2:	460b      	mov	r3, r1
    8ee4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8ee8:	440b      	add	r3, r1
    8eea:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8eee:	4413      	add	r3, r2
    8ef0:	f503 7306 	add.w	r3, r3, #536	; 0x218
    8ef4:	791b      	ldrb	r3, [r3, #4]
    8ef6:	b2db      	uxtb	r3, r3
    8ef8:	f003 0302 	and.w	r3, r3, #2
    8efc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    8f00:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    8f04:	2b00      	cmp	r3, #0
    8f06:	d003      	beq.n	8f10 <get_calibration+0x2e4>
            {
                obd_mode = 1;
    8f08:	f04f 0301 	mov.w	r3, #1
    8f0c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    8f10:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    8f14:	2b00      	cmp	r3, #0
    8f16:	d003      	beq.n	8f20 <get_calibration+0x2f4>
            {
                chopping_option = 1;
    8f18:	f04f 0301 	mov.w	r3, #1
    8f1c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    8f20:	f64b 1338 	movw	r3, #47416	; 0xb938
    8f24:	f2c0 0301 	movt	r3, #1
    8f28:	681b      	ldr	r3, [r3, #0]
    8f2a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    8f2e:	461a      	mov	r2, r3
    8f30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8f32:	ea4f 0143 	mov.w	r1, r3, lsl #1
    8f36:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    8f3a:	440b      	add	r3, r1
    8f3c:	ea4f 0143 	mov.w	r1, r3, lsl #1
    8f40:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    8f44:	440b      	add	r3, r1
    8f46:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8f4a:	4413      	add	r3, r2
    8f4c:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    8f4e:	e007      	b.n	8f60 <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    8f50:	683b      	ldr	r3, [r7, #0]
    8f52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    8f56:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    8f58:	683b      	ldr	r3, [r7, #0]
    8f5a:	f04f 0200 	mov.w	r2, #0
    8f5e:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    8f60:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8f62:	2b00      	cmp	r3, #0
    8f64:	d007      	beq.n	8f76 <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    8f66:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8f68:	881a      	ldrh	r2, [r3, #0]
    8f6a:	683b      	ldr	r3, [r7, #0]
    8f6c:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    8f6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    8f70:	885a      	ldrh	r2, [r3, #2]
    8f72:	683b      	ldr	r3, [r7, #0]
    8f74:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    8f76:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    8f78:	f24b 136c 	movw	r3, #45420	; 0xb16c
    8f7c:	f2c0 0301 	movt	r3, #1
    8f80:	5c9b      	ldrb	r3, [r3, r2]
    8f82:	2b00      	cmp	r3, #0
    8f84:	d008      	beq.n	8f98 <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    8f86:	f64b 1338 	movw	r3, #47416	; 0xb938
    8f8a:	f2c0 0301 	movt	r3, #1
    8f8e:	681b      	ldr	r3, [r3, #0]
    8f90:	8b9a      	ldrh	r2, [r3, #28]
    8f92:	683b      	ldr	r3, [r7, #0]
    8f94:	801a      	strh	r2, [r3, #0]
    8f96:	e003      	b.n	8fa0 <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    8f98:	683b      	ldr	r3, [r7, #0]
    8f9a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    8f9e:	801a      	strh	r2, [r3, #0]
    }
}
    8fa0:	f107 0790 	add.w	r7, r7, #144	; 0x90
    8fa4:	46bd      	mov	sp, r7
    8fa6:	bc90      	pop	{r4, r7}
    8fa8:	4770      	bx	lr
    8faa:	bf00      	nop

00008fac <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    8fac:	b480      	push	{r7}
    8fae:	b087      	sub	sp, #28
    8fb0:	af00      	add	r7, sp, #0
    8fb2:	4603      	mov	r3, r0
    8fb4:	60b9      	str	r1, [r7, #8]
    8fb6:	607a      	str	r2, [r7, #4]
    8fb8:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    8fba:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    8fbe:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    8fc0:	7bfa      	ldrb	r2, [r7, #15]
    8fc2:	f24b 13c4 	movw	r3, #45508	; 0xb1c4
    8fc6:	f2c0 0301 	movt	r3, #1
    8fca:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    8fce:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    8fd0:	7bfb      	ldrb	r3, [r7, #15]
    8fd2:	f24b 12c4 	movw	r2, #45508	; 0xb1c4
    8fd6:	f2c0 0201 	movt	r2, #1
    8fda:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8fde:	4413      	add	r3, r2
    8fe0:	885b      	ldrh	r3, [r3, #2]
    8fe2:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    8fe4:	f240 0300 	movw	r3, #0
    8fe8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8fec:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    8fee:	f240 0200 	movw	r2, #0
    8ff2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8ff6:	8a39      	ldrh	r1, [r7, #16]
    8ff8:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    8ffc:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    9000:	697a      	ldr	r2, [r7, #20]
    9002:	ea01 0102 	and.w	r1, r1, r2
    9006:	68ba      	ldr	r2, [r7, #8]
    9008:	ea4f 2212 	mov.w	r2, r2, lsr #8
    900c:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    9010:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    9014:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    9018:	f240 0300 	movw	r3, #0
    901c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9020:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    9022:	f240 0200 	movw	r2, #0
    9026:	f2c4 0202 	movt	r2, #16386	; 0x4002
    902a:	8a79      	ldrh	r1, [r7, #18]
    902c:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    9030:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    9034:	697a      	ldr	r2, [r7, #20]
    9036:	ea01 0102 	and.w	r1, r1, r2
    903a:	687a      	ldr	r2, [r7, #4]
    903c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    9040:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    9044:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    9048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    904c:	f107 071c 	add.w	r7, r7, #28
    9050:	46bd      	mov	sp, r7
    9052:	bc80      	pop	{r7}
    9054:	4770      	bx	lr
    9056:	bf00      	nop

00009058 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    9058:	b580      	push	{r7, lr}
    905a:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    905c:	f7fe fcfe 	bl	7a5c <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    9060:	f7fd ffce 	bl	7000 <ace_init_convert>
}
    9064:	bd80      	pop	{r7, pc}
    9066:	bf00      	nop

00009068 <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    9068:	b480      	push	{r7}
    906a:	b083      	sub	sp, #12
    906c:	af00      	add	r7, sp, #0
    906e:	4603      	mov	r3, r0
    9070:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    9072:	f240 0300 	movw	r3, #0
    9076:	f2c4 0302 	movt	r3, #16386	; 0x4002
    907a:	79fa      	ldrb	r2, [r7, #7]
    907c:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    9080:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    9084:	b2d2      	uxtb	r2, r2
    9086:	651a      	str	r2, [r3, #80]	; 0x50
}
    9088:	f107 070c 	add.w	r7, r7, #12
    908c:	46bd      	mov	sp, r7
    908e:	bc80      	pop	{r7}
    9090:	4770      	bx	lr
    9092:	bf00      	nop

00009094 <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    9094:	b480      	push	{r7}
    9096:	b085      	sub	sp, #20
    9098:	af00      	add	r7, sp, #0
    909a:	4603      	mov	r3, r0
    909c:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    909e:	f04f 0300 	mov.w	r3, #0
    90a2:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    90a4:	79fb      	ldrb	r3, [r7, #7]
    90a6:	2b02      	cmp	r3, #2
    90a8:	d900      	bls.n	90ac <ACE_get_adc_result+0x18>
    90aa:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    90ac:	79fb      	ldrb	r3, [r7, #7]
    90ae:	2b02      	cmp	r3, #2
    90b0:	d81b      	bhi.n	90ea <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    90b2:	79fa      	ldrb	r2, [r7, #7]
    90b4:	f64b 1394 	movw	r3, #47508	; 0xb994
    90b8:	f2c0 0301 	movt	r3, #1
    90bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    90c0:	681b      	ldr	r3, [r3, #0]
    90c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    90c6:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    90c8:	68fb      	ldr	r3, [r7, #12]
    90ca:	2b00      	cmp	r3, #0
    90cc:	d0f1      	beq.n	90b2 <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    90ce:	79fa      	ldrb	r2, [r7, #7]
    90d0:	f64b 1394 	movw	r3, #47508	; 0xb994
    90d4:	f2c0 0301 	movt	r3, #1
    90d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    90dc:	681b      	ldr	r3, [r3, #0]
    90de:	b29b      	uxth	r3, r3
    90e0:	ea4f 5303 	mov.w	r3, r3, lsl #20
    90e4:	ea4f 5313 	mov.w	r3, r3, lsr #20
    90e8:	817b      	strh	r3, [r7, #10]
    }
    return result;
    90ea:	897b      	ldrh	r3, [r7, #10]
}
    90ec:	4618      	mov	r0, r3
    90ee:	f107 0714 	add.w	r7, r7, #20
    90f2:	46bd      	mov	sp, r7
    90f4:	bc80      	pop	{r7}
    90f6:	4770      	bx	lr

000090f8 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    90f8:	b490      	push	{r4, r7}
    90fa:	b086      	sub	sp, #24
    90fc:	af00      	add	r7, sp, #0
    90fe:	71f8      	strb	r0, [r7, #7]
    9100:	71b9      	strb	r1, [r7, #6]
    9102:	717a      	strb	r2, [r7, #5]
    9104:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    9106:	79fb      	ldrb	r3, [r7, #7]
    9108:	2b02      	cmp	r3, #2
    910a:	d900      	bls.n	910e <ACE_configure_sdd+0x16>
    910c:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    910e:	79fb      	ldrb	r3, [r7, #7]
    9110:	2b02      	cmp	r3, #2
    9112:	f200 80bc 	bhi.w	928e <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    9116:	f64b 12e0 	movw	r2, #47584	; 0xb9e0
    911a:	f2c0 0201 	movt	r2, #1
    911e:	f107 030c 	add.w	r3, r7, #12
    9122:	6812      	ldr	r2, [r2, #0]
    9124:	4611      	mov	r1, r2
    9126:	8019      	strh	r1, [r3, #0]
    9128:	f103 0302 	add.w	r3, r3, #2
    912c:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9130:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    9132:	f04f 0301 	mov.w	r3, #1
    9136:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    9138:	f04f 0300 	mov.w	r3, #0
    913c:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    913e:	79fb      	ldrb	r3, [r7, #7]
    9140:	f107 0218 	add.w	r2, r7, #24
    9144:	4413      	add	r3, r2
    9146:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    914a:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    914c:	f240 0300 	movw	r3, #0
    9150:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9154:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9158:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    915a:	f240 0300 	movw	r3, #0
    915e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9162:	f04f 0200 	mov.w	r2, #0
    9166:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    916a:	f240 0200 	movw	r2, #0
    916e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9172:	7c79      	ldrb	r1, [r7, #17]
    9174:	460b      	mov	r3, r1
    9176:	ea4f 0343 	mov.w	r3, r3, lsl #1
    917a:	440b      	add	r3, r1
    917c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9180:	4413      	add	r3, r2
    9182:	f503 7306 	add.w	r3, r3, #536	; 0x218
    9186:	797a      	ldrb	r2, [r7, #5]
    9188:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    918a:	797b      	ldrb	r3, [r7, #5]
    918c:	f003 0301 	and.w	r3, r3, #1
    9190:	b2db      	uxtb	r3, r3
    9192:	2b00      	cmp	r3, #0
    9194:	d002      	beq.n	919c <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    9196:	f04f 0300 	mov.w	r3, #0
    919a:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    919c:	797b      	ldrb	r3, [r7, #5]
    919e:	f003 0302 	and.w	r3, r3, #2
    91a2:	2b00      	cmp	r3, #0
    91a4:	d002      	beq.n	91ac <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    91a6:	f04f 0301 	mov.w	r3, #1
    91aa:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    91ac:	f240 0200 	movw	r2, #0
    91b0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    91b4:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    91b6:	f64b 13d0 	movw	r3, #47568	; 0xb9d0
    91ba:	f2c0 0301 	movt	r3, #1
    91be:	681b      	ldr	r3, [r3, #0]
    91c0:	79fc      	ldrb	r4, [r7, #7]
    91c2:	f897 c012 	ldrb.w	ip, [r7, #18]
    91c6:	7cf8      	ldrb	r0, [r7, #19]
    91c8:	ea4f 0444 	mov.w	r4, r4, lsl #1
    91cc:	44a4      	add	ip, r4
    91ce:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    91d2:	4460      	add	r0, ip
    91d4:	4403      	add	r3, r0
    91d6:	f103 0380 	add.w	r3, r3, #128	; 0x80
    91da:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    91dc:	460b      	mov	r3, r1
    91de:	ea4f 0343 	mov.w	r3, r3, lsl #1
    91e2:	440b      	add	r3, r1
    91e4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    91e8:	4413      	add	r3, r2
    91ea:	f503 7304 	add.w	r3, r3, #528	; 0x210
    91ee:	4602      	mov	r2, r0
    91f0:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    91f2:	f240 0300 	movw	r3, #0
    91f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    91fa:	697a      	ldr	r2, [r7, #20]
    91fc:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    9200:	79fa      	ldrb	r2, [r7, #7]
    9202:	f64b 13a0 	movw	r3, #47520	; 0xb9a0
    9206:	f2c0 0301 	movt	r3, #1
    920a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    920e:	79ba      	ldrb	r2, [r7, #6]
    9210:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    9212:	79fa      	ldrb	r2, [r7, #7]
    9214:	f64b 13a0 	movw	r3, #47520	; 0xb9a0
    9218:	f2c0 0301 	movt	r3, #1
    921c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    9220:	79f9      	ldrb	r1, [r7, #7]
    9222:	f64b 13a0 	movw	r3, #47520	; 0xb9a0
    9226:	f2c0 0301 	movt	r3, #1
    922a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    922e:	681b      	ldr	r3, [r3, #0]
    9230:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9234:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    9236:	793b      	ldrb	r3, [r7, #4]
    9238:	2b00      	cmp	r3, #0
    923a:	d115      	bne.n	9268 <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    923c:	f240 0300 	movw	r3, #0
    9240:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9244:	f240 0200 	movw	r2, #0
    9248:	f2c4 0202 	movt	r2, #16386	; 0x4002
    924c:	6911      	ldr	r1, [r2, #16]
    924e:	79f8      	ldrb	r0, [r7, #7]
    9250:	f64b 12ac 	movw	r2, #47532	; 0xb9ac
    9254:	f2c0 0201 	movt	r2, #1
    9258:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    925c:	ea6f 0202 	mvn.w	r2, r2
    9260:	ea01 0202 	and.w	r2, r1, r2
    9264:	611a      	str	r2, [r3, #16]
    9266:	e012      	b.n	928e <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    9268:	f240 0300 	movw	r3, #0
    926c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9270:	f240 0200 	movw	r2, #0
    9274:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9278:	6911      	ldr	r1, [r2, #16]
    927a:	79f8      	ldrb	r0, [r7, #7]
    927c:	f64b 12ac 	movw	r2, #47532	; 0xb9ac
    9280:	f2c0 0201 	movt	r2, #1
    9284:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    9288:	ea41 0202 	orr.w	r2, r1, r2
    928c:	611a      	str	r2, [r3, #16]
        }
    }
}
    928e:	f107 0718 	add.w	r7, r7, #24
    9292:	46bd      	mov	sp, r7
    9294:	bc90      	pop	{r4, r7}
    9296:	4770      	bx	lr

00009298 <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    9298:	b480      	push	{r7}
    929a:	b083      	sub	sp, #12
    929c:	af00      	add	r7, sp, #0
    929e:	4603      	mov	r3, r0
    92a0:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    92a2:	79fb      	ldrb	r3, [r7, #7]
    92a4:	2b02      	cmp	r3, #2
    92a6:	d900      	bls.n	92aa <ACE_enable_sdd+0x12>
    92a8:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    92aa:	79fb      	ldrb	r3, [r7, #7]
    92ac:	2b02      	cmp	r3, #2
    92ae:	d811      	bhi.n	92d4 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    92b0:	79fa      	ldrb	r2, [r7, #7]
    92b2:	f64b 13a0 	movw	r3, #47520	; 0xb9a0
    92b6:	f2c0 0301 	movt	r3, #1
    92ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    92be:	79f9      	ldrb	r1, [r7, #7]
    92c0:	f64b 13a0 	movw	r3, #47520	; 0xb9a0
    92c4:	f2c0 0301 	movt	r3, #1
    92c8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    92cc:	681b      	ldr	r3, [r3, #0]
    92ce:	f043 0320 	orr.w	r3, r3, #32
    92d2:	6013      	str	r3, [r2, #0]
    }
}
    92d4:	f107 070c 	add.w	r7, r7, #12
    92d8:	46bd      	mov	sp, r7
    92da:	bc80      	pop	{r7}
    92dc:	4770      	bx	lr
    92de:	bf00      	nop

000092e0 <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    92e0:	b480      	push	{r7}
    92e2:	b083      	sub	sp, #12
    92e4:	af00      	add	r7, sp, #0
    92e6:	4603      	mov	r3, r0
    92e8:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    92ea:	79fb      	ldrb	r3, [r7, #7]
    92ec:	2b02      	cmp	r3, #2
    92ee:	d900      	bls.n	92f2 <ACE_disable_sdd+0x12>
    92f0:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    92f2:	79fb      	ldrb	r3, [r7, #7]
    92f4:	2b02      	cmp	r3, #2
    92f6:	d811      	bhi.n	931c <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    92f8:	79fa      	ldrb	r2, [r7, #7]
    92fa:	f64b 13a0 	movw	r3, #47520	; 0xb9a0
    92fe:	f2c0 0301 	movt	r3, #1
    9302:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    9306:	79f9      	ldrb	r1, [r7, #7]
    9308:	f64b 13a0 	movw	r3, #47520	; 0xb9a0
    930c:	f2c0 0301 	movt	r3, #1
    9310:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    9314:	681b      	ldr	r3, [r3, #0]
    9316:	f023 0320 	bic.w	r3, r3, #32
    931a:	6013      	str	r3, [r2, #0]
    }
}
    931c:	f107 070c 	add.w	r7, r7, #12
    9320:	46bd      	mov	sp, r7
    9322:	bc80      	pop	{r7}
    9324:	4770      	bx	lr
    9326:	bf00      	nop

00009328 <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    9328:	b480      	push	{r7}
    932a:	b083      	sub	sp, #12
    932c:	af00      	add	r7, sp, #0
    932e:	4603      	mov	r3, r0
    9330:	6039      	str	r1, [r7, #0]
    9332:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    9334:	79fb      	ldrb	r3, [r7, #7]
    9336:	2b02      	cmp	r3, #2
    9338:	d900      	bls.n	933c <ACE_set_sdd_value+0x14>
    933a:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    933c:	79fb      	ldrb	r3, [r7, #7]
    933e:	2b02      	cmp	r3, #2
    9340:	d813      	bhi.n	936a <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    9342:	79fa      	ldrb	r2, [r7, #7]
    9344:	f64b 13c4 	movw	r3, #47556	; 0xb9c4
    9348:	f2c0 0301 	movt	r3, #1
    934c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9350:	683a      	ldr	r2, [r7, #0]
    9352:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9356:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    9358:	79fa      	ldrb	r2, [r7, #7]
    935a:	f64b 13b8 	movw	r3, #47544	; 0xb9b8
    935e:	f2c0 0301 	movt	r3, #1
    9362:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9366:	683a      	ldr	r2, [r7, #0]
    9368:	601a      	str	r2, [r3, #0]
    }
}
    936a:	f107 070c 	add.w	r7, r7, #12
    936e:	46bd      	mov	sp, r7
    9370:	bc80      	pop	{r7}
    9372:	4770      	bx	lr

00009374 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    9374:	b480      	push	{r7}
    9376:	b087      	sub	sp, #28
    9378:	af00      	add	r7, sp, #0
    937a:	60f8      	str	r0, [r7, #12]
    937c:	60b9      	str	r1, [r7, #8]
    937e:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    9380:	f240 0300 	movw	r3, #0
    9384:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9388:	691b      	ldr	r3, [r3, #16]
    938a:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    938c:	68fb      	ldr	r3, [r7, #12]
    938e:	f1b3 3fff 	cmp.w	r3, #4294967295
    9392:	d012      	beq.n	93ba <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    9394:	f240 0300 	movw	r3, #0
    9398:	f2c4 0302 	movt	r3, #16386	; 0x4002
    939c:	68fa      	ldr	r2, [r7, #12]
    939e:	ea4f 4212 	mov.w	r2, r2, lsr #16
    93a2:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    93a4:	f240 0300 	movw	r3, #0
    93a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    93ac:	68fa      	ldr	r2, [r7, #12]
    93ae:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    93b2:	697b      	ldr	r3, [r7, #20]
    93b4:	f043 0301 	orr.w	r3, r3, #1
    93b8:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    93ba:	68bb      	ldr	r3, [r7, #8]
    93bc:	f1b3 3fff 	cmp.w	r3, #4294967295
    93c0:	d013      	beq.n	93ea <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    93c2:	f240 0300 	movw	r3, #0
    93c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    93ca:	68ba      	ldr	r2, [r7, #8]
    93cc:	ea4f 4212 	mov.w	r2, r2, lsr #16
    93d0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    93d4:	f240 0300 	movw	r3, #0
    93d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    93dc:	68ba      	ldr	r2, [r7, #8]
    93de:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    93e2:	697b      	ldr	r3, [r7, #20]
    93e4:	f043 0302 	orr.w	r3, r3, #2
    93e8:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    93ea:	687b      	ldr	r3, [r7, #4]
    93ec:	f1b3 3fff 	cmp.w	r3, #4294967295
    93f0:	d01c      	beq.n	942c <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    93f2:	f240 0300 	movw	r3, #0
    93f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    93fa:	687a      	ldr	r2, [r7, #4]
    93fc:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9400:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    9404:	f240 0300 	movw	r3, #0
    9408:	f2c4 0302 	movt	r3, #16386	; 0x4002
    940c:	687a      	ldr	r2, [r7, #4]
    940e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    9412:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    9416:	f240 0300 	movw	r3, #0
    941a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    941e:	687a      	ldr	r2, [r7, #4]
    9420:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    9424:	697b      	ldr	r3, [r7, #20]
    9426:	f043 0304 	orr.w	r3, r3, #4
    942a:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    942c:	f240 0300 	movw	r3, #0
    9430:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9434:	697a      	ldr	r2, [r7, #20]
    9436:	611a      	str	r2, [r3, #16]
}
    9438:	f107 071c 	add.w	r7, r7, #28
    943c:	46bd      	mov	sp, r7
    943e:	bc80      	pop	{r7}
    9440:	4770      	bx	lr
    9442:	bf00      	nop

00009444 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    9444:	b480      	push	{r7}
    9446:	b087      	sub	sp, #28
    9448:	af00      	add	r7, sp, #0
    944a:	4602      	mov	r2, r0
    944c:	460b      	mov	r3, r1
    944e:	71fa      	strb	r2, [r7, #7]
    9450:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    9452:	79fb      	ldrb	r3, [r7, #7]
    9454:	f003 0301 	and.w	r3, r3, #1
    9458:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    945a:	79fb      	ldrb	r3, [r7, #7]
    945c:	2b09      	cmp	r3, #9
    945e:	d900      	bls.n	9462 <ACE_set_comp_reference+0x1e>
    9460:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    9462:	79bb      	ldrb	r3, [r7, #6]
    9464:	2b03      	cmp	r3, #3
    9466:	d900      	bls.n	946a <ACE_set_comp_reference+0x26>
    9468:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    946a:	693b      	ldr	r3, [r7, #16]
    946c:	2b00      	cmp	r3, #0
    946e:	d100      	bne.n	9472 <ACE_set_comp_reference+0x2e>
    9470:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    9472:	79fb      	ldrb	r3, [r7, #7]
    9474:	2b09      	cmp	r3, #9
    9476:	f200 80b9 	bhi.w	95ec <ACE_set_comp_reference+0x1a8>
    947a:	79bb      	ldrb	r3, [r7, #6]
    947c:	2b03      	cmp	r3, #3
    947e:	f200 80b5 	bhi.w	95ec <ACE_set_comp_reference+0x1a8>
    9482:	693b      	ldr	r3, [r7, #16]
    9484:	2b00      	cmp	r3, #0
    9486:	f000 80b1 	beq.w	95ec <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    948a:	79fa      	ldrb	r2, [r7, #7]
    948c:	f64b 13d4 	movw	r3, #47572	; 0xb9d4
    9490:	f2c0 0301 	movt	r3, #1
    9494:	5c9b      	ldrb	r3, [r3, r2]
    9496:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9498:	f240 0300 	movw	r3, #0
    949c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    94a0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    94a4:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    94a6:	f240 0300 	movw	r3, #0
    94aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    94ae:	f04f 0200 	mov.w	r2, #0
    94b2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    94b6:	79bb      	ldrb	r3, [r7, #6]
    94b8:	2b03      	cmp	r3, #3
    94ba:	d146      	bne.n	954a <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    94bc:	f240 0100 	movw	r1, #0
    94c0:	f2c4 0102 	movt	r1, #16386	; 0x4002
    94c4:	7bf8      	ldrb	r0, [r7, #15]
    94c6:	f240 0200 	movw	r2, #0
    94ca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    94ce:	f897 c00f 	ldrb.w	ip, [r7, #15]
    94d2:	4663      	mov	r3, ip
    94d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    94d8:	4463      	add	r3, ip
    94da:	ea4f 1303 	mov.w	r3, r3, lsl #4
    94de:	4413      	add	r3, r2
    94e0:	f503 730a 	add.w	r3, r3, #552	; 0x228
    94e4:	791b      	ldrb	r3, [r3, #4]
    94e6:	b2db      	uxtb	r3, r3
    94e8:	461a      	mov	r2, r3
    94ea:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    94ee:	4603      	mov	r3, r0
    94f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    94f4:	4403      	add	r3, r0
    94f6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    94fa:	440b      	add	r3, r1
    94fc:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9500:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    9502:	f240 0100 	movw	r1, #0
    9506:	f2c4 0102 	movt	r1, #16386	; 0x4002
    950a:	7bf8      	ldrb	r0, [r7, #15]
    950c:	f240 0200 	movw	r2, #0
    9510:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9514:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9518:	4663      	mov	r3, ip
    951a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    951e:	4463      	add	r3, ip
    9520:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9524:	4413      	add	r3, r2
    9526:	f503 730a 	add.w	r3, r3, #552	; 0x228
    952a:	7a1b      	ldrb	r3, [r3, #8]
    952c:	b2db      	uxtb	r3, r3
    952e:	461a      	mov	r2, r3
    9530:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    9534:	4603      	mov	r3, r0
    9536:	ea4f 0343 	mov.w	r3, r3, lsl #1
    953a:	4403      	add	r3, r0
    953c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9540:	440b      	add	r3, r1
    9542:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9546:	721a      	strb	r2, [r3, #8]
    9548:	e049      	b.n	95de <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    954a:	f240 0200 	movw	r2, #0
    954e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9552:	7bf8      	ldrb	r0, [r7, #15]
    9554:	f240 0100 	movw	r1, #0
    9558:	f2c4 0102 	movt	r1, #16386	; 0x4002
    955c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9560:	4663      	mov	r3, ip
    9562:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9566:	4463      	add	r3, ip
    9568:	ea4f 1303 	mov.w	r3, r3, lsl #4
    956c:	440b      	add	r3, r1
    956e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9572:	791b      	ldrb	r3, [r3, #4]
    9574:	b2db      	uxtb	r3, r3
    9576:	f043 0320 	orr.w	r3, r3, #32
    957a:	b2d9      	uxtb	r1, r3
    957c:	4603      	mov	r3, r0
    957e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9582:	4403      	add	r3, r0
    9584:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9588:	4413      	add	r3, r2
    958a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    958e:	460a      	mov	r2, r1
    9590:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    9592:	f240 0200 	movw	r2, #0
    9596:	f2c4 0202 	movt	r2, #16386	; 0x4002
    959a:	7bf8      	ldrb	r0, [r7, #15]
    959c:	f240 0100 	movw	r1, #0
    95a0:	f2c4 0102 	movt	r1, #16386	; 0x4002
    95a4:	f897 c00f 	ldrb.w	ip, [r7, #15]
    95a8:	4663      	mov	r3, ip
    95aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    95ae:	4463      	add	r3, ip
    95b0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    95b4:	440b      	add	r3, r1
    95b6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    95ba:	7a1b      	ldrb	r3, [r3, #8]
    95bc:	b2db      	uxtb	r3, r3
    95be:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    95c2:	79b9      	ldrb	r1, [r7, #6]
    95c4:	440b      	add	r3, r1
    95c6:	b2d9      	uxtb	r1, r3
    95c8:	4603      	mov	r3, r0
    95ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
    95ce:	4403      	add	r3, r0
    95d0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    95d4:	4413      	add	r3, r2
    95d6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    95da:	460a      	mov	r2, r1
    95dc:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    95de:	f240 0300 	movw	r3, #0
    95e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    95e6:	697a      	ldr	r2, [r7, #20]
    95e8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    95ec:	f107 071c 	add.w	r7, r7, #28
    95f0:	46bd      	mov	sp, r7
    95f2:	bc80      	pop	{r7}
    95f4:	4770      	bx	lr
    95f6:	bf00      	nop

000095f8 <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    95f8:	b480      	push	{r7}
    95fa:	b087      	sub	sp, #28
    95fc:	af00      	add	r7, sp, #0
    95fe:	4602      	mov	r2, r0
    9600:	460b      	mov	r3, r1
    9602:	71fa      	strb	r2, [r7, #7]
    9604:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9606:	79fb      	ldrb	r3, [r7, #7]
    9608:	2b09      	cmp	r3, #9
    960a:	d900      	bls.n	960e <ACE_set_comp_hysteresis+0x16>
    960c:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    960e:	79bb      	ldrb	r3, [r7, #6]
    9610:	2b03      	cmp	r3, #3
    9612:	d900      	bls.n	9616 <ACE_set_comp_hysteresis+0x1e>
    9614:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    9616:	79fb      	ldrb	r3, [r7, #7]
    9618:	2b09      	cmp	r3, #9
    961a:	d87b      	bhi.n	9714 <ACE_set_comp_hysteresis+0x11c>
    961c:	79bb      	ldrb	r3, [r7, #6]
    961e:	2b03      	cmp	r3, #3
    9620:	d878      	bhi.n	9714 <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9622:	79fa      	ldrb	r2, [r7, #7]
    9624:	f64b 13d4 	movw	r3, #47572	; 0xb9d4
    9628:	f2c0 0301 	movt	r3, #1
    962c:	5c9b      	ldrb	r3, [r3, r2]
    962e:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    9630:	79fb      	ldrb	r3, [r7, #7]
    9632:	f003 0301 	and.w	r3, r3, #1
    9636:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9638:	f240 0300 	movw	r3, #0
    963c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9640:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9644:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9646:	f240 0300 	movw	r3, #0
    964a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    964e:	f04f 0200 	mov.w	r2, #0
    9652:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    9656:	693b      	ldr	r3, [r7, #16]
    9658:	2b00      	cmp	r3, #0
    965a:	d02a      	beq.n	96b2 <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    965c:	f240 0200 	movw	r2, #0
    9660:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9664:	7bf8      	ldrb	r0, [r7, #15]
    9666:	f240 0100 	movw	r1, #0
    966a:	f2c4 0102 	movt	r1, #16386	; 0x4002
    966e:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9672:	4663      	mov	r3, ip
    9674:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9678:	4463      	add	r3, ip
    967a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    967e:	440b      	add	r3, r1
    9680:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9684:	791b      	ldrb	r3, [r3, #4]
    9686:	b2db      	uxtb	r3, r3
    9688:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    968c:	79b9      	ldrb	r1, [r7, #6]
    968e:	ea4f 1181 	mov.w	r1, r1, lsl #6
    9692:	b2c9      	uxtb	r1, r1
    9694:	ea43 0301 	orr.w	r3, r3, r1
    9698:	b2d9      	uxtb	r1, r3
    969a:	4603      	mov	r3, r0
    969c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    96a0:	4403      	add	r3, r0
    96a2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    96a6:	4413      	add	r3, r2
    96a8:	f503 730a 	add.w	r3, r3, #552	; 0x228
    96ac:	460a      	mov	r2, r1
    96ae:	711a      	strb	r2, [r3, #4]
    96b0:	e029      	b.n	9706 <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    96b2:	f240 0200 	movw	r2, #0
    96b6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    96ba:	7bf8      	ldrb	r0, [r7, #15]
    96bc:	f240 0100 	movw	r1, #0
    96c0:	f2c4 0102 	movt	r1, #16386	; 0x4002
    96c4:	f897 c00f 	ldrb.w	ip, [r7, #15]
    96c8:	4663      	mov	r3, ip
    96ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
    96ce:	4463      	add	r3, ip
    96d0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    96d4:	440b      	add	r3, r1
    96d6:	f503 7308 	add.w	r3, r3, #544	; 0x220
    96da:	7a1b      	ldrb	r3, [r3, #8]
    96dc:	b2db      	uxtb	r3, r3
    96de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    96e2:	79b9      	ldrb	r1, [r7, #6]
    96e4:	ea4f 1181 	mov.w	r1, r1, lsl #6
    96e8:	b2c9      	uxtb	r1, r1
    96ea:	ea43 0301 	orr.w	r3, r3, r1
    96ee:	b2d9      	uxtb	r1, r3
    96f0:	4603      	mov	r3, r0
    96f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    96f6:	4403      	add	r3, r0
    96f8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    96fc:	4413      	add	r3, r2
    96fe:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9702:	460a      	mov	r2, r1
    9704:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9706:	f240 0300 	movw	r3, #0
    970a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    970e:	697a      	ldr	r2, [r7, #20]
    9710:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9714:	f107 071c 	add.w	r7, r7, #28
    9718:	46bd      	mov	sp, r7
    971a:	bc80      	pop	{r7}
    971c:	4770      	bx	lr
    971e:	bf00      	nop

00009720 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    9720:	b480      	push	{r7}
    9722:	b087      	sub	sp, #28
    9724:	af00      	add	r7, sp, #0
    9726:	4603      	mov	r3, r0
    9728:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    972a:	79fb      	ldrb	r3, [r7, #7]
    972c:	2b09      	cmp	r3, #9
    972e:	d900      	bls.n	9732 <ACE_enable_comp+0x12>
    9730:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    9732:	79fb      	ldrb	r3, [r7, #7]
    9734:	2b09      	cmp	r3, #9
    9736:	d86c      	bhi.n	9812 <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9738:	79fa      	ldrb	r2, [r7, #7]
    973a:	f64b 13d4 	movw	r3, #47572	; 0xb9d4
    973e:	f2c0 0301 	movt	r3, #1
    9742:	5c9b      	ldrb	r3, [r3, r2]
    9744:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    9746:	79fb      	ldrb	r3, [r7, #7]
    9748:	f003 0301 	and.w	r3, r3, #1
    974c:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    974e:	f240 0300 	movw	r3, #0
    9752:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9756:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    975a:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    975c:	f240 0300 	movw	r3, #0
    9760:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9764:	f04f 0200 	mov.w	r2, #0
    9768:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    976c:	693b      	ldr	r3, [r7, #16]
    976e:	2b00      	cmp	r3, #0
    9770:	d024      	beq.n	97bc <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    9772:	f240 0200 	movw	r2, #0
    9776:	f2c4 0202 	movt	r2, #16386	; 0x4002
    977a:	7bf8      	ldrb	r0, [r7, #15]
    977c:	f240 0100 	movw	r1, #0
    9780:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9784:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9788:	4663      	mov	r3, ip
    978a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    978e:	4463      	add	r3, ip
    9790:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9794:	440b      	add	r3, r1
    9796:	f503 730a 	add.w	r3, r3, #552	; 0x228
    979a:	791b      	ldrb	r3, [r3, #4]
    979c:	b2db      	uxtb	r3, r3
    979e:	f043 0310 	orr.w	r3, r3, #16
    97a2:	b2d9      	uxtb	r1, r3
    97a4:	4603      	mov	r3, r0
    97a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    97aa:	4403      	add	r3, r0
    97ac:	ea4f 1303 	mov.w	r3, r3, lsl #4
    97b0:	4413      	add	r3, r2
    97b2:	f503 730a 	add.w	r3, r3, #552	; 0x228
    97b6:	460a      	mov	r2, r1
    97b8:	711a      	strb	r2, [r3, #4]
    97ba:	e023      	b.n	9804 <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    97bc:	f240 0200 	movw	r2, #0
    97c0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    97c4:	7bf8      	ldrb	r0, [r7, #15]
    97c6:	f240 0100 	movw	r1, #0
    97ca:	f2c4 0102 	movt	r1, #16386	; 0x4002
    97ce:	f897 c00f 	ldrb.w	ip, [r7, #15]
    97d2:	4663      	mov	r3, ip
    97d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    97d8:	4463      	add	r3, ip
    97da:	ea4f 1303 	mov.w	r3, r3, lsl #4
    97de:	440b      	add	r3, r1
    97e0:	f503 7308 	add.w	r3, r3, #544	; 0x220
    97e4:	7a1b      	ldrb	r3, [r3, #8]
    97e6:	b2db      	uxtb	r3, r3
    97e8:	f043 0310 	orr.w	r3, r3, #16
    97ec:	b2d9      	uxtb	r1, r3
    97ee:	4603      	mov	r3, r0
    97f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    97f4:	4403      	add	r3, r0
    97f6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    97fa:	4413      	add	r3, r2
    97fc:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9800:	460a      	mov	r2, r1
    9802:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9804:	f240 0300 	movw	r3, #0
    9808:	f2c4 0302 	movt	r3, #16386	; 0x4002
    980c:	697a      	ldr	r2, [r7, #20]
    980e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9812:	f107 071c 	add.w	r7, r7, #28
    9816:	46bd      	mov	sp, r7
    9818:	bc80      	pop	{r7}
    981a:	4770      	bx	lr

0000981c <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    981c:	b480      	push	{r7}
    981e:	b087      	sub	sp, #28
    9820:	af00      	add	r7, sp, #0
    9822:	4603      	mov	r3, r0
    9824:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9826:	79fb      	ldrb	r3, [r7, #7]
    9828:	2b09      	cmp	r3, #9
    982a:	d900      	bls.n	982e <ACE_disable_comp+0x12>
    982c:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    982e:	79fb      	ldrb	r3, [r7, #7]
    9830:	2b09      	cmp	r3, #9
    9832:	d86a      	bhi.n	990a <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9834:	79fa      	ldrb	r2, [r7, #7]
    9836:	f64b 13d4 	movw	r3, #47572	; 0xb9d4
    983a:	f2c0 0301 	movt	r3, #1
    983e:	5c9b      	ldrb	r3, [r3, r2]
    9840:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    9842:	79fb      	ldrb	r3, [r7, #7]
    9844:	f003 0301 	and.w	r3, r3, #1
    9848:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    984a:	f240 0300 	movw	r3, #0
    984e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9852:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9856:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9858:	f240 0300 	movw	r3, #0
    985c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9860:	f04f 0200 	mov.w	r2, #0
    9864:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    9868:	693b      	ldr	r3, [r7, #16]
    986a:	2b00      	cmp	r3, #0
    986c:	d023      	beq.n	98b6 <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    986e:	f240 0100 	movw	r1, #0
    9872:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9876:	7bf8      	ldrb	r0, [r7, #15]
    9878:	f240 0200 	movw	r2, #0
    987c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9880:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9884:	4663      	mov	r3, ip
    9886:	ea4f 0343 	mov.w	r3, r3, lsl #1
    988a:	4463      	add	r3, ip
    988c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9890:	4413      	add	r3, r2
    9892:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9896:	791b      	ldrb	r3, [r3, #4]
    9898:	b2db      	uxtb	r3, r3
    989a:	461a      	mov	r2, r3
    989c:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    98a0:	4603      	mov	r3, r0
    98a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    98a6:	4403      	add	r3, r0
    98a8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    98ac:	440b      	add	r3, r1
    98ae:	f503 730a 	add.w	r3, r3, #552	; 0x228
    98b2:	711a      	strb	r2, [r3, #4]
    98b4:	e022      	b.n	98fc <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    98b6:	f240 0100 	movw	r1, #0
    98ba:	f2c4 0102 	movt	r1, #16386	; 0x4002
    98be:	7bf8      	ldrb	r0, [r7, #15]
    98c0:	f240 0200 	movw	r2, #0
    98c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    98c8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    98cc:	4663      	mov	r3, ip
    98ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
    98d2:	4463      	add	r3, ip
    98d4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    98d8:	4413      	add	r3, r2
    98da:	f503 7308 	add.w	r3, r3, #544	; 0x220
    98de:	7a1b      	ldrb	r3, [r3, #8]
    98e0:	b2db      	uxtb	r3, r3
    98e2:	461a      	mov	r2, r3
    98e4:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    98e8:	4603      	mov	r3, r0
    98ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
    98ee:	4403      	add	r3, r0
    98f0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    98f4:	440b      	add	r3, r1
    98f6:	f503 7308 	add.w	r3, r3, #544	; 0x220
    98fa:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    98fc:	f240 0300 	movw	r3, #0
    9900:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9904:	697a      	ldr	r2, [r7, #20]
    9906:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    990a:	f107 071c 	add.w	r7, r7, #28
    990e:	46bd      	mov	sp, r7
    9910:	bc80      	pop	{r7}
    9912:	4770      	bx	lr

00009914 <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9914:	b480      	push	{r7}
    9916:	b083      	sub	sp, #12
    9918:	af00      	add	r7, sp, #0
    991a:	4603      	mov	r3, r0
    991c:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    991e:	79fb      	ldrb	r3, [r7, #7]
    9920:	2b09      	cmp	r3, #9
    9922:	d900      	bls.n	9926 <ACE_enable_comp_rise_irq+0x12>
    9924:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9926:	f240 0300 	movw	r3, #0
    992a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    992e:	f240 0200 	movw	r2, #0
    9932:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9936:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    993a:	f102 020c 	add.w	r2, r2, #12
    993e:	6811      	ldr	r1, [r2, #0]
    9940:	79fa      	ldrb	r2, [r7, #7]
    9942:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9946:	fa00 f202 	lsl.w	r2, r0, r2
    994a:	ea41 0202 	orr.w	r2, r1, r2
    994e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9952:	f103 030c 	add.w	r3, r3, #12
    9956:	601a      	str	r2, [r3, #0]
}
    9958:	f107 070c 	add.w	r7, r7, #12
    995c:	46bd      	mov	sp, r7
    995e:	bc80      	pop	{r7}
    9960:	4770      	bx	lr
    9962:	bf00      	nop

00009964 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9964:	b480      	push	{r7}
    9966:	b085      	sub	sp, #20
    9968:	af00      	add	r7, sp, #0
    996a:	4603      	mov	r3, r0
    996c:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    996e:	79fb      	ldrb	r3, [r7, #7]
    9970:	2b09      	cmp	r3, #9
    9972:	d900      	bls.n	9976 <ACE_disable_comp_rise_irq+0x12>
    9974:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9976:	f240 0300 	movw	r3, #0
    997a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    997e:	f240 0200 	movw	r2, #0
    9982:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9986:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    998a:	f102 020c 	add.w	r2, r2, #12
    998e:	6811      	ldr	r1, [r2, #0]
    9990:	79fa      	ldrb	r2, [r7, #7]
    9992:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9996:	fa00 f202 	lsl.w	r2, r0, r2
    999a:	ea6f 0202 	mvn.w	r2, r2
    999e:	ea01 0202 	and.w	r2, r1, r2
    99a2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    99a6:	f103 030c 	add.w	r3, r3, #12
    99aa:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    99ac:	f240 0300 	movw	r3, #0
    99b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    99b4:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    99b8:	f103 030c 	add.w	r3, r3, #12
    99bc:	681b      	ldr	r3, [r3, #0]
    99be:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    99c0:	68fb      	ldr	r3, [r7, #12]
    99c2:	f103 0301 	add.w	r3, r3, #1
    99c6:	60fb      	str	r3, [r7, #12]
}
    99c8:	f107 0714 	add.w	r7, r7, #20
    99cc:	46bd      	mov	sp, r7
    99ce:	bc80      	pop	{r7}
    99d0:	4770      	bx	lr
    99d2:	bf00      	nop

000099d4 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    99d4:	b480      	push	{r7}
    99d6:	b085      	sub	sp, #20
    99d8:	af00      	add	r7, sp, #0
    99da:	4603      	mov	r3, r0
    99dc:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    99de:	79fb      	ldrb	r3, [r7, #7]
    99e0:	2b09      	cmp	r3, #9
    99e2:	d900      	bls.n	99e6 <ACE_clear_comp_rise_irq+0x12>
    99e4:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    99e6:	f240 0300 	movw	r3, #0
    99ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
    99ee:	f240 0200 	movw	r2, #0
    99f2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    99f6:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    99fa:	f102 0214 	add.w	r2, r2, #20
    99fe:	6811      	ldr	r1, [r2, #0]
    9a00:	79fa      	ldrb	r2, [r7, #7]
    9a02:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9a06:	fa00 f202 	lsl.w	r2, r0, r2
    9a0a:	ea41 0202 	orr.w	r2, r1, r2
    9a0e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9a12:	f103 0314 	add.w	r3, r3, #20
    9a16:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    9a18:	f240 0300 	movw	r3, #0
    9a1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a20:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9a24:	f103 0314 	add.w	r3, r3, #20
    9a28:	681b      	ldr	r3, [r3, #0]
    9a2a:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9a2c:	68fb      	ldr	r3, [r7, #12]
    9a2e:	f103 0301 	add.w	r3, r3, #1
    9a32:	60fb      	str	r3, [r7, #12]
}
    9a34:	f107 0714 	add.w	r7, r7, #20
    9a38:	46bd      	mov	sp, r7
    9a3a:	bc80      	pop	{r7}
    9a3c:	4770      	bx	lr
    9a3e:	bf00      	nop

00009a40 <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9a40:	b480      	push	{r7}
    9a42:	b083      	sub	sp, #12
    9a44:	af00      	add	r7, sp, #0
    9a46:	4603      	mov	r3, r0
    9a48:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9a4a:	79fb      	ldrb	r3, [r7, #7]
    9a4c:	2b09      	cmp	r3, #9
    9a4e:	d900      	bls.n	9a52 <ACE_enable_comp_fall_irq+0x12>
    9a50:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9a52:	f240 0300 	movw	r3, #0
    9a56:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a5a:	f240 0200 	movw	r2, #0
    9a5e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9a62:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9a66:	f102 020c 	add.w	r2, r2, #12
    9a6a:	6811      	ldr	r1, [r2, #0]
    9a6c:	79fa      	ldrb	r2, [r7, #7]
    9a6e:	f04f 0001 	mov.w	r0, #1
    9a72:	fa00 f202 	lsl.w	r2, r0, r2
    9a76:	ea41 0202 	orr.w	r2, r1, r2
    9a7a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9a7e:	f103 030c 	add.w	r3, r3, #12
    9a82:	601a      	str	r2, [r3, #0]
}
    9a84:	f107 070c 	add.w	r7, r7, #12
    9a88:	46bd      	mov	sp, r7
    9a8a:	bc80      	pop	{r7}
    9a8c:	4770      	bx	lr
    9a8e:	bf00      	nop

00009a90 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9a90:	b480      	push	{r7}
    9a92:	b085      	sub	sp, #20
    9a94:	af00      	add	r7, sp, #0
    9a96:	4603      	mov	r3, r0
    9a98:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9a9a:	79fb      	ldrb	r3, [r7, #7]
    9a9c:	2b09      	cmp	r3, #9
    9a9e:	d900      	bls.n	9aa2 <ACE_disable_comp_fall_irq+0x12>
    9aa0:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9aa2:	f240 0300 	movw	r3, #0
    9aa6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9aaa:	f240 0200 	movw	r2, #0
    9aae:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9ab2:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9ab6:	f102 020c 	add.w	r2, r2, #12
    9aba:	6811      	ldr	r1, [r2, #0]
    9abc:	79fa      	ldrb	r2, [r7, #7]
    9abe:	f04f 0001 	mov.w	r0, #1
    9ac2:	fa00 f202 	lsl.w	r2, r0, r2
    9ac6:	ea6f 0202 	mvn.w	r2, r2
    9aca:	ea01 0202 	and.w	r2, r1, r2
    9ace:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9ad2:	f103 030c 	add.w	r3, r3, #12
    9ad6:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    9ad8:	f240 0300 	movw	r3, #0
    9adc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9ae0:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9ae4:	f103 030c 	add.w	r3, r3, #12
    9ae8:	681b      	ldr	r3, [r3, #0]
    9aea:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9aec:	68fb      	ldr	r3, [r7, #12]
    9aee:	f103 0301 	add.w	r3, r3, #1
    9af2:	60fb      	str	r3, [r7, #12]
}
    9af4:	f107 0714 	add.w	r7, r7, #20
    9af8:	46bd      	mov	sp, r7
    9afa:	bc80      	pop	{r7}
    9afc:	4770      	bx	lr
    9afe:	bf00      	nop

00009b00 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9b00:	b480      	push	{r7}
    9b02:	b085      	sub	sp, #20
    9b04:	af00      	add	r7, sp, #0
    9b06:	4603      	mov	r3, r0
    9b08:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9b0a:	79fb      	ldrb	r3, [r7, #7]
    9b0c:	2b09      	cmp	r3, #9
    9b0e:	d900      	bls.n	9b12 <ACE_clear_comp_fall_irq+0x12>
    9b10:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9b12:	f240 0300 	movw	r3, #0
    9b16:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9b1a:	f240 0200 	movw	r2, #0
    9b1e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9b22:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9b26:	f102 0214 	add.w	r2, r2, #20
    9b2a:	6811      	ldr	r1, [r2, #0]
    9b2c:	79fa      	ldrb	r2, [r7, #7]
    9b2e:	f04f 0001 	mov.w	r0, #1
    9b32:	fa00 f202 	lsl.w	r2, r0, r2
    9b36:	ea41 0202 	orr.w	r2, r1, r2
    9b3a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9b3e:	f103 0314 	add.w	r3, r3, #20
    9b42:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    9b44:	f240 0300 	movw	r3, #0
    9b48:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9b4c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9b50:	f103 0314 	add.w	r3, r3, #20
    9b54:	681b      	ldr	r3, [r3, #0]
    9b56:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9b58:	68fb      	ldr	r3, [r7, #12]
    9b5a:	f103 0301 	add.w	r3, r3, #1
    9b5e:	60fb      	str	r3, [r7, #12]
}
    9b60:	f107 0714 	add.w	r7, r7, #20
    9b64:	46bd      	mov	sp, r7
    9b66:	bc80      	pop	{r7}
    9b68:	4770      	bx	lr
    9b6a:	bf00      	nop

00009b6c <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    9b6c:	b480      	push	{r7}
    9b6e:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    9b70:	f240 0300 	movw	r3, #0
    9b74:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9b78:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9b7c:	f103 0310 	add.w	r3, r3, #16
    9b80:	681b      	ldr	r3, [r3, #0]
}
    9b82:	4618      	mov	r0, r3
    9b84:	46bd      	mov	sp, r7
    9b86:	bc80      	pop	{r7}
    9b88:	4770      	bx	lr
    9b8a:	bf00      	nop

00009b8c <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    9b8c:	b480      	push	{r7}
    9b8e:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    9b90:	f04f 0304 	mov.w	r3, #4
}
    9b94:	4618      	mov	r0, r3
    9b96:	46bd      	mov	sp, r7
    9b98:	bc80      	pop	{r7}
    9b9a:	4770      	bx	lr

00009b9c <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    9b9c:	b480      	push	{r7}
    9b9e:	b083      	sub	sp, #12
    9ba0:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    9ba2:	f04f 0300 	mov.w	r3, #0
    9ba6:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    9ba8:	79fb      	ldrb	r3, [r7, #7]
}
    9baa:	4618      	mov	r0, r3
    9bac:	f107 070c 	add.w	r7, r7, #12
    9bb0:	46bd      	mov	sp, r7
    9bb2:	bc80      	pop	{r7}
    9bb4:	4770      	bx	lr
    9bb6:	bf00      	nop

00009bb8 <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    9bb8:	b480      	push	{r7}
    9bba:	b083      	sub	sp, #12
    9bbc:	af00      	add	r7, sp, #0
    9bbe:	4603      	mov	r3, r0
    9bc0:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    9bc2:	79fb      	ldrb	r3, [r7, #7]
    9bc4:	f103 0301 	add.w	r3, r3, #1
    9bc8:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    9bca:	79fb      	ldrb	r3, [r7, #7]
    9bcc:	2b03      	cmp	r3, #3
    9bce:	d902      	bls.n	9bd6 <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    9bd0:	f04f 0300 	mov.w	r3, #0
    9bd4:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    9bd6:	79fb      	ldrb	r3, [r7, #7]
}
    9bd8:	4618      	mov	r0, r3
    9bda:	f107 070c 	add.w	r7, r7, #12
    9bde:	46bd      	mov	sp, r7
    9be0:	bc80      	pop	{r7}
    9be2:	4770      	bx	lr

00009be4 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    9be4:	b580      	push	{r7, lr}
    9be6:	b084      	sub	sp, #16
    9be8:	af00      	add	r7, sp, #0
    9bea:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    9bec:	f04f 0304 	mov.w	r3, #4
    9bf0:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9bf2:	f04f 0300 	mov.w	r3, #0
    9bf6:	813b      	strh	r3, [r7, #8]
    9bf8:	e025      	b.n	9c46 <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    9bfa:	893a      	ldrh	r2, [r7, #8]
    9bfc:	f240 0350 	movw	r3, #80	; 0x50
    9c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9c04:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9c08:	4413      	add	r3, r2
    9c0a:	681b      	ldr	r3, [r3, #0]
    9c0c:	2b00      	cmp	r3, #0
    9c0e:	d016      	beq.n	9c3e <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    9c10:	893a      	ldrh	r2, [r7, #8]
    9c12:	f240 0350 	movw	r3, #80	; 0x50
    9c16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9c1a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9c1e:	4413      	add	r3, r2
    9c20:	681b      	ldr	r3, [r3, #0]
    9c22:	6878      	ldr	r0, [r7, #4]
    9c24:	4619      	mov	r1, r3
    9c26:	f04f 0214 	mov.w	r2, #20
    9c2a:	f00b fb01 	bl	15230 <strncmp>
    9c2e:	4603      	mov	r3, r0
    9c30:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    9c32:	68fb      	ldr	r3, [r7, #12]
    9c34:	2b00      	cmp	r3, #0
    9c36:	d102      	bne.n	9c3e <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    9c38:	893b      	ldrh	r3, [r7, #8]
    9c3a:	72fb      	strb	r3, [r7, #11]
                break;
    9c3c:	e006      	b.n	9c4c <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9c3e:	893b      	ldrh	r3, [r7, #8]
    9c40:	f103 0301 	add.w	r3, r3, #1
    9c44:	813b      	strh	r3, [r7, #8]
    9c46:	893b      	ldrh	r3, [r7, #8]
    9c48:	2b03      	cmp	r3, #3
    9c4a:	d9d6      	bls.n	9bfa <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    9c4c:	7afb      	ldrb	r3, [r7, #11]
}
    9c4e:	4618      	mov	r0, r3
    9c50:	f107 0710 	add.w	r7, r7, #16
    9c54:	46bd      	mov	sp, r7
    9c56:	bd80      	pop	{r7, pc}

00009c58 <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    9c58:	b480      	push	{r7}
    9c5a:	b085      	sub	sp, #20
    9c5c:	af00      	add	r7, sp, #0
    9c5e:	4603      	mov	r3, r0
    9c60:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    9c62:	f04f 0304 	mov.w	r3, #4
    9c66:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9c68:	f04f 0300 	mov.w	r3, #0
    9c6c:	81bb      	strh	r3, [r7, #12]
    9c6e:	e012      	b.n	9c96 <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    9c70:	89ba      	ldrh	r2, [r7, #12]
    9c72:	f240 0350 	movw	r3, #80	; 0x50
    9c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9c7a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9c7e:	4413      	add	r3, r2
    9c80:	791b      	ldrb	r3, [r3, #4]
    9c82:	79fa      	ldrb	r2, [r7, #7]
    9c84:	429a      	cmp	r2, r3
    9c86:	d102      	bne.n	9c8e <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    9c88:	89bb      	ldrh	r3, [r7, #12]
    9c8a:	73fb      	strb	r3, [r7, #15]
            break;
    9c8c:	e006      	b.n	9c9c <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9c8e:	89bb      	ldrh	r3, [r7, #12]
    9c90:	f103 0301 	add.w	r3, r3, #1
    9c94:	81bb      	strh	r3, [r7, #12]
    9c96:	89bb      	ldrh	r3, [r7, #12]
    9c98:	2b03      	cmp	r3, #3
    9c9a:	d9e9      	bls.n	9c70 <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    9c9c:	7bfb      	ldrb	r3, [r7, #15]
}
    9c9e:	4618      	mov	r0, r3
    9ca0:	f107 0714 	add.w	r7, r7, #20
    9ca4:	46bd      	mov	sp, r7
    9ca6:	bc80      	pop	{r7}
    9ca8:	4770      	bx	lr
    9caa:	bf00      	nop

00009cac <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    9cac:	b480      	push	{r7}
    9cae:	b085      	sub	sp, #20
    9cb0:	af00      	add	r7, sp, #0
    9cb2:	4603      	mov	r3, r0
    9cb4:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    9cb6:	79fa      	ldrb	r2, [r7, #7]
    9cb8:	f240 0350 	movw	r3, #80	; 0x50
    9cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9cc0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9cc4:	4413      	add	r3, r2
    9cc6:	88db      	ldrh	r3, [r3, #6]
    9cc8:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    9cca:	f240 0300 	movw	r3, #0
    9cce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9cd2:	89fa      	ldrh	r2, [r7, #14]
    9cd4:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    9cd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9cdc:	ea4f 4313 	mov.w	r3, r3, lsr #16
    9ce0:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    9ce2:	89bb      	ldrh	r3, [r7, #12]
    9ce4:	b21b      	sxth	r3, r3
    9ce6:	2b00      	cmp	r3, #0
    9ce8:	da02      	bge.n	9cf0 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    9cea:	f04f 0300 	mov.w	r3, #0
    9cee:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    9cf0:	89bb      	ldrh	r3, [r7, #12]
}
    9cf2:	4618      	mov	r0, r3
    9cf4:	f107 0714 	add.w	r7, r7, #20
    9cf8:	46bd      	mov	sp, r7
    9cfa:	bc80      	pop	{r7}
    9cfc:	4770      	bx	lr
    9cfe:	bf00      	nop

00009d00 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    9d00:	4668      	mov	r0, sp
    9d02:	f020 0107 	bic.w	r1, r0, #7
    9d06:	468d      	mov	sp, r1
    9d08:	b481      	push	{r0, r7}
    9d0a:	b082      	sub	sp, #8
    9d0c:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    9d0e:	f242 0300 	movw	r3, #8192	; 0x2000
    9d12:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9d16:	f242 0200 	movw	r2, #8192	; 0x2000
    9d1a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9d1e:	6d12      	ldr	r2, [r2, #80]	; 0x50
    9d20:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    9d24:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    9d26:	f242 0300 	movw	r3, #8192	; 0x2000
    9d2a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9d2e:	f242 0200 	movw	r2, #8192	; 0x2000
    9d32:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9d36:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    9d38:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    9d3c:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    9d40:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    9d42:	f242 0300 	movw	r3, #8192	; 0x2000
    9d46:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9d4a:	f242 0200 	movw	r2, #8192	; 0x2000
    9d4e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9d52:	6d12      	ldr	r2, [r2, #80]	; 0x50
    9d54:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    9d58:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    9d5c:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    9d5e:	f04f 0364 	mov.w	r3, #100	; 0x64
    9d62:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    9d64:	f242 0300 	movw	r3, #8192	; 0x2000
    9d68:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9d6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    9d6e:	f003 0303 	and.w	r3, r3, #3
    9d72:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    9d74:	687b      	ldr	r3, [r7, #4]
    9d76:	2b03      	cmp	r3, #3
    9d78:	d104      	bne.n	9d84 <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    9d7a:	683b      	ldr	r3, [r7, #0]
    9d7c:	f103 33ff 	add.w	r3, r3, #4294967295
    9d80:	603b      	str	r3, [r7, #0]
    9d82:	e002      	b.n	9d8a <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    9d84:	f04f 0364 	mov.w	r3, #100	; 0x64
    9d88:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    9d8a:	683b      	ldr	r3, [r7, #0]
    9d8c:	2b00      	cmp	r3, #0
    9d8e:	d1e9      	bne.n	9d64 <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    9d90:	f64e 5300 	movw	r3, #60672	; 0xed00
    9d94:	f2ce 0300 	movt	r3, #57344	; 0xe000
    9d98:	f240 0204 	movw	r2, #4
    9d9c:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    9da0:	60da      	str	r2, [r3, #12]
}
    9da2:	f107 0708 	add.w	r7, r7, #8
    9da6:	46bd      	mov	sp, r7
    9da8:	bc81      	pop	{r0, r7}
    9daa:	4685      	mov	sp, r0
    9dac:	4770      	bx	lr
    9dae:	bf00      	nop

00009db0 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    9db0:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    9db4:	f3ef 8409 	mrs	r4, PSP
    9db8:	4620      	mov	r0, r4
    9dba:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    9dbc:	4623      	mov	r3, r4
}
    9dbe:	4618      	mov	r0, r3

00009dc0 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    9dc0:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    9dc2:	f383 8809 	msr	PSP, r3
    9dc6:	4770      	bx	lr

00009dc8 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    9dc8:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    9dcc:	f3ef 8408 	mrs	r4, MSP
    9dd0:	4620      	mov	r0, r4
    9dd2:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    9dd4:	4623      	mov	r3, r4
}
    9dd6:	4618      	mov	r0, r3

00009dd8 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    9dd8:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    9dda:	f383 8808 	msr	MSP, r3
    9dde:	4770      	bx	lr

00009de0 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    9de0:	b480      	push	{r7}
    9de2:	b083      	sub	sp, #12
    9de4:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9de6:	f04f 0300 	mov.w	r3, #0
    9dea:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    9dec:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    9df0:	607b      	str	r3, [r7, #4]
  return(result);
    9df2:	687b      	ldr	r3, [r7, #4]
}
    9df4:	4618      	mov	r0, r3
    9df6:	f107 070c 	add.w	r7, r7, #12
    9dfa:	46bd      	mov	sp, r7
    9dfc:	bc80      	pop	{r7}
    9dfe:	4770      	bx	lr

00009e00 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    9e00:	b480      	push	{r7}
    9e02:	b083      	sub	sp, #12
    9e04:	af00      	add	r7, sp, #0
    9e06:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    9e08:	687b      	ldr	r3, [r7, #4]
    9e0a:	f383 8811 	msr	BASEPRI, r3
}
    9e0e:	f107 070c 	add.w	r7, r7, #12
    9e12:	46bd      	mov	sp, r7
    9e14:	bc80      	pop	{r7}
    9e16:	4770      	bx	lr

00009e18 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    9e18:	b480      	push	{r7}
    9e1a:	b083      	sub	sp, #12
    9e1c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9e1e:	f04f 0300 	mov.w	r3, #0
    9e22:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9e24:	f3ef 8310 	mrs	r3, PRIMASK
    9e28:	607b      	str	r3, [r7, #4]
  return(result);
    9e2a:	687b      	ldr	r3, [r7, #4]
}
    9e2c:	4618      	mov	r0, r3
    9e2e:	f107 070c 	add.w	r7, r7, #12
    9e32:	46bd      	mov	sp, r7
    9e34:	bc80      	pop	{r7}
    9e36:	4770      	bx	lr

00009e38 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    9e38:	b480      	push	{r7}
    9e3a:	b083      	sub	sp, #12
    9e3c:	af00      	add	r7, sp, #0
    9e3e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    9e40:	687b      	ldr	r3, [r7, #4]
    9e42:	f383 8810 	msr	PRIMASK, r3
}
    9e46:	f107 070c 	add.w	r7, r7, #12
    9e4a:	46bd      	mov	sp, r7
    9e4c:	bc80      	pop	{r7}
    9e4e:	4770      	bx	lr

00009e50 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    9e50:	b480      	push	{r7}
    9e52:	b083      	sub	sp, #12
    9e54:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9e56:	f04f 0300 	mov.w	r3, #0
    9e5a:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    9e5c:	f3ef 8313 	mrs	r3, FAULTMASK
    9e60:	607b      	str	r3, [r7, #4]
  return(result);
    9e62:	687b      	ldr	r3, [r7, #4]
}
    9e64:	4618      	mov	r0, r3
    9e66:	f107 070c 	add.w	r7, r7, #12
    9e6a:	46bd      	mov	sp, r7
    9e6c:	bc80      	pop	{r7}
    9e6e:	4770      	bx	lr

00009e70 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    9e70:	b480      	push	{r7}
    9e72:	b083      	sub	sp, #12
    9e74:	af00      	add	r7, sp, #0
    9e76:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    9e78:	687b      	ldr	r3, [r7, #4]
    9e7a:	f383 8813 	msr	FAULTMASK, r3
}
    9e7e:	f107 070c 	add.w	r7, r7, #12
    9e82:	46bd      	mov	sp, r7
    9e84:	bc80      	pop	{r7}
    9e86:	4770      	bx	lr

00009e88 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    9e88:	b480      	push	{r7}
    9e8a:	b083      	sub	sp, #12
    9e8c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9e8e:	f04f 0300 	mov.w	r3, #0
    9e92:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    9e94:	f3ef 8314 	mrs	r3, CONTROL
    9e98:	607b      	str	r3, [r7, #4]
  return(result);
    9e9a:	687b      	ldr	r3, [r7, #4]
}
    9e9c:	4618      	mov	r0, r3
    9e9e:	f107 070c 	add.w	r7, r7, #12
    9ea2:	46bd      	mov	sp, r7
    9ea4:	bc80      	pop	{r7}
    9ea6:	4770      	bx	lr

00009ea8 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    9ea8:	b480      	push	{r7}
    9eaa:	b083      	sub	sp, #12
    9eac:	af00      	add	r7, sp, #0
    9eae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    9eb0:	687b      	ldr	r3, [r7, #4]
    9eb2:	f383 8814 	msr	CONTROL, r3
}
    9eb6:	f107 070c 	add.w	r7, r7, #12
    9eba:	46bd      	mov	sp, r7
    9ebc:	bc80      	pop	{r7}
    9ebe:	4770      	bx	lr

00009ec0 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    9ec0:	b480      	push	{r7}
    9ec2:	b085      	sub	sp, #20
    9ec4:	af00      	add	r7, sp, #0
    9ec6:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    9ec8:	f04f 0300 	mov.w	r3, #0
    9ecc:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    9ece:	687b      	ldr	r3, [r7, #4]
    9ed0:	ba1b      	rev	r3, r3
    9ed2:	60fb      	str	r3, [r7, #12]
  return(result);
    9ed4:	68fb      	ldr	r3, [r7, #12]
}
    9ed6:	4618      	mov	r0, r3
    9ed8:	f107 0714 	add.w	r7, r7, #20
    9edc:	46bd      	mov	sp, r7
    9ede:	bc80      	pop	{r7}
    9ee0:	4770      	bx	lr
    9ee2:	bf00      	nop

00009ee4 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    9ee4:	b480      	push	{r7}
    9ee6:	b085      	sub	sp, #20
    9ee8:	af00      	add	r7, sp, #0
    9eea:	4603      	mov	r3, r0
    9eec:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    9eee:	f04f 0300 	mov.w	r3, #0
    9ef2:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    9ef4:	88fb      	ldrh	r3, [r7, #6]
    9ef6:	ba5b      	rev16	r3, r3
    9ef8:	60fb      	str	r3, [r7, #12]
  return(result);
    9efa:	68fb      	ldr	r3, [r7, #12]
}
    9efc:	4618      	mov	r0, r3
    9efe:	f107 0714 	add.w	r7, r7, #20
    9f02:	46bd      	mov	sp, r7
    9f04:	bc80      	pop	{r7}
    9f06:	4770      	bx	lr

00009f08 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    9f08:	b480      	push	{r7}
    9f0a:	b085      	sub	sp, #20
    9f0c:	af00      	add	r7, sp, #0
    9f0e:	4603      	mov	r3, r0
    9f10:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    9f12:	f04f 0300 	mov.w	r3, #0
    9f16:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    9f18:	88fb      	ldrh	r3, [r7, #6]
    9f1a:	badb      	revsh	r3, r3
    9f1c:	60fb      	str	r3, [r7, #12]
  return(result);
    9f1e:	68fb      	ldr	r3, [r7, #12]
}
    9f20:	4618      	mov	r0, r3
    9f22:	f107 0714 	add.w	r7, r7, #20
    9f26:	46bd      	mov	sp, r7
    9f28:	bc80      	pop	{r7}
    9f2a:	4770      	bx	lr

00009f2c <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    9f2c:	b480      	push	{r7}
    9f2e:	b085      	sub	sp, #20
    9f30:	af00      	add	r7, sp, #0
    9f32:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    9f34:	f04f 0300 	mov.w	r3, #0
    9f38:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    9f3a:	687b      	ldr	r3, [r7, #4]
    9f3c:	fa93 f3a3 	rbit	r3, r3
    9f40:	60fb      	str	r3, [r7, #12]
   return(result);
    9f42:	68fb      	ldr	r3, [r7, #12]
}
    9f44:	4618      	mov	r0, r3
    9f46:	f107 0714 	add.w	r7, r7, #20
    9f4a:	46bd      	mov	sp, r7
    9f4c:	bc80      	pop	{r7}
    9f4e:	4770      	bx	lr

00009f50 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    9f50:	b480      	push	{r7}
    9f52:	b085      	sub	sp, #20
    9f54:	af00      	add	r7, sp, #0
    9f56:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    9f58:	f04f 0300 	mov.w	r3, #0
    9f5c:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    9f5e:	687b      	ldr	r3, [r7, #4]
    9f60:	e8d3 3f4f 	ldrexb	r3, [r3]
    9f64:	73fb      	strb	r3, [r7, #15]
   return(result);
    9f66:	7bfb      	ldrb	r3, [r7, #15]
}
    9f68:	4618      	mov	r0, r3
    9f6a:	f107 0714 	add.w	r7, r7, #20
    9f6e:	46bd      	mov	sp, r7
    9f70:	bc80      	pop	{r7}
    9f72:	4770      	bx	lr

00009f74 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    9f74:	b480      	push	{r7}
    9f76:	b085      	sub	sp, #20
    9f78:	af00      	add	r7, sp, #0
    9f7a:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    9f7c:	f04f 0300 	mov.w	r3, #0
    9f80:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    9f82:	687b      	ldr	r3, [r7, #4]
    9f84:	e8d3 3f5f 	ldrexh	r3, [r3]
    9f88:	81fb      	strh	r3, [r7, #14]
   return(result);
    9f8a:	89fb      	ldrh	r3, [r7, #14]
}
    9f8c:	4618      	mov	r0, r3
    9f8e:	f107 0714 	add.w	r7, r7, #20
    9f92:	46bd      	mov	sp, r7
    9f94:	bc80      	pop	{r7}
    9f96:	4770      	bx	lr

00009f98 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    9f98:	b480      	push	{r7}
    9f9a:	b085      	sub	sp, #20
    9f9c:	af00      	add	r7, sp, #0
    9f9e:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    9fa0:	f04f 0300 	mov.w	r3, #0
    9fa4:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    9fa6:	687b      	ldr	r3, [r7, #4]
    9fa8:	e853 3f00 	ldrex	r3, [r3]
    9fac:	60fb      	str	r3, [r7, #12]
   return(result);
    9fae:	68fb      	ldr	r3, [r7, #12]
}
    9fb0:	4618      	mov	r0, r3
    9fb2:	f107 0714 	add.w	r7, r7, #20
    9fb6:	46bd      	mov	sp, r7
    9fb8:	bc80      	pop	{r7}
    9fba:	4770      	bx	lr

00009fbc <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    9fbc:	b480      	push	{r7}
    9fbe:	b085      	sub	sp, #20
    9fc0:	af00      	add	r7, sp, #0
    9fc2:	4603      	mov	r3, r0
    9fc4:	6039      	str	r1, [r7, #0]
    9fc6:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    9fc8:	f04f 0300 	mov.w	r3, #0
    9fcc:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    9fce:	683b      	ldr	r3, [r7, #0]
    9fd0:	79fa      	ldrb	r2, [r7, #7]
    9fd2:	e8c3 2f41 	strexb	r1, r2, [r3]
    9fd6:	460b      	mov	r3, r1
    9fd8:	60fb      	str	r3, [r7, #12]
   return(result);
    9fda:	68fb      	ldr	r3, [r7, #12]
}
    9fdc:	4618      	mov	r0, r3
    9fde:	f107 0714 	add.w	r7, r7, #20
    9fe2:	46bd      	mov	sp, r7
    9fe4:	bc80      	pop	{r7}
    9fe6:	4770      	bx	lr

00009fe8 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    9fe8:	b480      	push	{r7}
    9fea:	b085      	sub	sp, #20
    9fec:	af00      	add	r7, sp, #0
    9fee:	4603      	mov	r3, r0
    9ff0:	6039      	str	r1, [r7, #0]
    9ff2:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    9ff4:	f04f 0300 	mov.w	r3, #0
    9ff8:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    9ffa:	683b      	ldr	r3, [r7, #0]
    9ffc:	88fa      	ldrh	r2, [r7, #6]
    9ffe:	e8c3 2f51 	strexh	r1, r2, [r3]
    a002:	460b      	mov	r3, r1
    a004:	60fb      	str	r3, [r7, #12]
   return(result);
    a006:	68fb      	ldr	r3, [r7, #12]
}
    a008:	4618      	mov	r0, r3
    a00a:	f107 0714 	add.w	r7, r7, #20
    a00e:	46bd      	mov	sp, r7
    a010:	bc80      	pop	{r7}
    a012:	4770      	bx	lr

0000a014 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    a014:	b480      	push	{r7}
    a016:	b085      	sub	sp, #20
    a018:	af00      	add	r7, sp, #0
    a01a:	6078      	str	r0, [r7, #4]
    a01c:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    a01e:	f04f 0300 	mov.w	r3, #0
    a022:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    a024:	683b      	ldr	r3, [r7, #0]
    a026:	687a      	ldr	r2, [r7, #4]
    a028:	e843 2300 	strex	r3, r2, [r3]
    a02c:	60fb      	str	r3, [r7, #12]
   return(result);
    a02e:	68fb      	ldr	r3, [r7, #12]
}
    a030:	4618      	mov	r0, r3
    a032:	f107 0714 	add.w	r7, r7, #20
    a036:	46bd      	mov	sp, r7
    a038:	bc80      	pop	{r7}
    a03a:	4770      	bx	lr

0000a03c <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    a03c:	b480      	push	{r7}
    a03e:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    a040:	46bd      	mov	sp, r7
    a042:	bc80      	pop	{r7}
    a044:	4770      	bx	lr
    a046:	bf00      	nop

0000a048 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    a048:	b580      	push	{r7, lr}
    a04a:	b08a      	sub	sp, #40	; 0x28
    a04c:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    a04e:	f64b 13e4 	movw	r3, #47588	; 0xb9e4
    a052:	f2c0 0301 	movt	r3, #1
    a056:	46bc      	mov	ip, r7
    a058:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    a05a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    a05e:	f242 0300 	movw	r3, #8192	; 0x2000
    a062:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a066:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a068:	ea4f 0393 	mov.w	r3, r3, lsr #2
    a06c:	f003 0303 	and.w	r3, r3, #3
    a070:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a074:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a078:	4413      	add	r3, r2
    a07a:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a07e:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    a080:	f242 0300 	movw	r3, #8192	; 0x2000
    a084:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a088:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a08a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    a08e:	f003 0303 	and.w	r3, r3, #3
    a092:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a096:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a09a:	4413      	add	r3, r2
    a09c:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a0a0:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    a0a2:	f242 0300 	movw	r3, #8192	; 0x2000
    a0a6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a0aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a0ac:	ea4f 1393 	mov.w	r3, r3, lsr #6
    a0b0:	f003 0303 	and.w	r3, r3, #3
    a0b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a0b8:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a0bc:	4413      	add	r3, r2
    a0be:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a0c2:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    a0c4:	f242 0300 	movw	r3, #8192	; 0x2000
    a0c8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a0cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    a0ce:	ea4f 2313 	mov.w	r3, r3, lsr #8
    a0d2:	f003 031f 	and.w	r3, r3, #31
    a0d6:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    a0d8:	f242 0300 	movw	r3, #8192	; 0x2000
    a0dc:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a0e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    a0e2:	ea4f 3353 	mov.w	r3, r3, lsr #13
    a0e6:	f003 0301 	and.w	r3, r3, #1
    a0ea:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    a0ec:	6a3b      	ldr	r3, [r7, #32]
    a0ee:	f103 0301 	add.w	r3, r3, #1
    a0f2:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    a0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a0f6:	2b00      	cmp	r3, #0
    a0f8:	d003      	beq.n	a102 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    a0fa:	69fb      	ldr	r3, [r7, #28]
    a0fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    a100:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    a102:	f000 f849 	bl	a198 <GetSystemClock>
    a106:	4602      	mov	r2, r0
    a108:	f240 03bc 	movw	r3, #188	; 0xbc
    a10c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a110:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    a112:	f240 03bc 	movw	r3, #188	; 0xbc
    a116:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a11a:	681a      	ldr	r2, [r3, #0]
    a11c:	693b      	ldr	r3, [r7, #16]
    a11e:	fbb2 f2f3 	udiv	r2, r2, r3
    a122:	f240 03c0 	movw	r3, #192	; 0xc0
    a126:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a12a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    a12c:	f240 03bc 	movw	r3, #188	; 0xbc
    a130:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a134:	681a      	ldr	r2, [r3, #0]
    a136:	697b      	ldr	r3, [r7, #20]
    a138:	fbb2 f2f3 	udiv	r2, r2, r3
    a13c:	f240 03c4 	movw	r3, #196	; 0xc4
    a140:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a144:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    a146:	f240 03bc 	movw	r3, #188	; 0xbc
    a14a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a14e:	681a      	ldr	r2, [r3, #0]
    a150:	69bb      	ldr	r3, [r7, #24]
    a152:	fbb2 f2f3 	udiv	r2, r2, r3
    a156:	f240 03c8 	movw	r3, #200	; 0xc8
    a15a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a15e:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    a160:	f240 03bc 	movw	r3, #188	; 0xbc
    a164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a168:	681a      	ldr	r2, [r3, #0]
    a16a:	69fb      	ldr	r3, [r7, #28]
    a16c:	fbb2 f2f3 	udiv	r2, r2, r3
    a170:	f240 03cc 	movw	r3, #204	; 0xcc
    a174:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a178:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    a17a:	f240 03bc 	movw	r3, #188	; 0xbc
    a17e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a182:	681a      	ldr	r2, [r3, #0]
    a184:	f240 03b8 	movw	r3, #184	; 0xb8
    a188:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a18c:	601a      	str	r2, [r3, #0]
}
    a18e:	f107 0728 	add.w	r7, r7, #40	; 0x28
    a192:	46bd      	mov	sp, r7
    a194:	bd80      	pop	{r7, pc}
    a196:	bf00      	nop

0000a198 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    a198:	b480      	push	{r7}
    a19a:	b08b      	sub	sp, #44	; 0x2c
    a19c:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    a19e:	f04f 0300 	mov.w	r3, #0
    a1a2:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    a1a4:	f640 031c 	movw	r3, #2076	; 0x81c
    a1a8:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a1ac:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    a1ae:	f240 2330 	movw	r3, #560	; 0x230
    a1b2:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a1b6:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    a1b8:	68fb      	ldr	r3, [r7, #12]
    a1ba:	681b      	ldr	r3, [r3, #0]
    a1bc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    a1c0:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    a1c2:	693a      	ldr	r2, [r7, #16]
    a1c4:	f241 13cf 	movw	r3, #4559	; 0x11cf
    a1c8:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    a1cc:	429a      	cmp	r2, r3
    a1ce:	d108      	bne.n	a1e2 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    a1d0:	f64e 732c 	movw	r3, #61228	; 0xef2c
    a1d4:	f2c6 0301 	movt	r3, #24577	; 0x6001
    a1d8:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    a1da:	697b      	ldr	r3, [r7, #20]
    a1dc:	681b      	ldr	r3, [r3, #0]
    a1de:	607b      	str	r3, [r7, #4]
    a1e0:	e03d      	b.n	a25e <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    a1e2:	68bb      	ldr	r3, [r7, #8]
    a1e4:	681a      	ldr	r2, [r3, #0]
    a1e6:	f244 3341 	movw	r3, #17217	; 0x4341
    a1ea:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    a1ee:	429a      	cmp	r2, r3
    a1f0:	d135      	bne.n	a25e <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    a1f2:	f640 0340 	movw	r3, #2112	; 0x840
    a1f6:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a1fa:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    a1fc:	69bb      	ldr	r3, [r7, #24]
    a1fe:	681b      	ldr	r3, [r3, #0]
    a200:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    a202:	69fb      	ldr	r3, [r7, #28]
    a204:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    a208:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    a20a:	69fa      	ldr	r2, [r7, #28]
    a20c:	f240 3300 	movw	r3, #768	; 0x300
    a210:	f2c0 0301 	movt	r3, #1
    a214:	429a      	cmp	r2, r3
    a216:	d922      	bls.n	a25e <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    a218:	69fa      	ldr	r2, [r7, #28]
    a21a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a21e:	f2c0 0301 	movt	r3, #1
    a222:	429a      	cmp	r2, r3
    a224:	d808      	bhi.n	a238 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    a226:	f241 632c 	movw	r3, #5676	; 0x162c
    a22a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a22e:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    a230:	6a3b      	ldr	r3, [r7, #32]
    a232:	681b      	ldr	r3, [r3, #0]
    a234:	607b      	str	r3, [r7, #4]
    a236:	e012      	b.n	a25e <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    a238:	69fa      	ldr	r2, [r7, #28]
    a23a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a23e:	f2c0 0302 	movt	r3, #2
    a242:	429a      	cmp	r2, r3
    a244:	d808      	bhi.n	a258 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    a246:	f641 63ac 	movw	r3, #7852	; 0x1eac
    a24a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a24e:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    a250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a252:	681b      	ldr	r3, [r3, #0]
    a254:	607b      	str	r3, [r7, #4]
    a256:	e002      	b.n	a25e <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    a258:	f04f 0300 	mov.w	r3, #0
    a25c:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    a25e:	687b      	ldr	r3, [r7, #4]
    a260:	2b00      	cmp	r3, #0
    a262:	d105      	bne.n	a270 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    a264:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    a266:	f647 0340 	movw	r3, #30784	; 0x7840
    a26a:	f2c0 137d 	movt	r3, #381	; 0x17d
    a26e:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    a270:	687b      	ldr	r3, [r7, #4]
}
    a272:	4618      	mov	r0, r3
    a274:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    a278:	46bd      	mov	sp, r7
    a27a:	bc80      	pop	{r7}
    a27c:	4770      	bx	lr
    a27e:	bf00      	nop

0000a280 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    a280:	b480      	push	{r7}
    a282:	b083      	sub	sp, #12
    a284:	af00      	add	r7, sp, #0
    a286:	6078      	str	r0, [r7, #4]
    return -1;
    a288:	f04f 33ff 	mov.w	r3, #4294967295
}
    a28c:	4618      	mov	r0, r3
    a28e:	f107 070c 	add.w	r7, r7, #12
    a292:	46bd      	mov	sp, r7
    a294:	bc80      	pop	{r7}
    a296:	4770      	bx	lr

0000a298 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    a298:	b580      	push	{r7, lr}
    a29a:	b084      	sub	sp, #16
    a29c:	af00      	add	r7, sp, #0
    a29e:	60f8      	str	r0, [r7, #12]
    a2a0:	60b9      	str	r1, [r7, #8]
    a2a2:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    a2a4:	f00a fcbe 	bl	14c24 <__errno>
    a2a8:	4603      	mov	r3, r0
    a2aa:	f04f 020c 	mov.w	r2, #12
    a2ae:	601a      	str	r2, [r3, #0]
    return -1;
    a2b0:	f04f 33ff 	mov.w	r3, #4294967295
}
    a2b4:	4618      	mov	r0, r3
    a2b6:	f107 0710 	add.w	r7, r7, #16
    a2ba:	46bd      	mov	sp, r7
    a2bc:	bd80      	pop	{r7, pc}
    a2be:	bf00      	nop

0000a2c0 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    a2c0:	b480      	push	{r7}
    a2c2:	b083      	sub	sp, #12
    a2c4:	af00      	add	r7, sp, #0
    a2c6:	6078      	str	r0, [r7, #4]
    a2c8:	e7fe      	b.n	a2c8 <_exit+0x8>
    a2ca:	bf00      	nop

0000a2cc <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    a2cc:	b580      	push	{r7, lr}
    a2ce:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    a2d0:	f00a fca8 	bl	14c24 <__errno>
    a2d4:	4603      	mov	r3, r0
    a2d6:	f04f 020b 	mov.w	r2, #11
    a2da:	601a      	str	r2, [r3, #0]
    return -1;
    a2dc:	f04f 33ff 	mov.w	r3, #4294967295
}
    a2e0:	4618      	mov	r0, r3
    a2e2:	bd80      	pop	{r7, pc}

0000a2e4 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    a2e4:	b480      	push	{r7}
    a2e6:	b083      	sub	sp, #12
    a2e8:	af00      	add	r7, sp, #0
    a2ea:	6078      	str	r0, [r7, #4]
    a2ec:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a2ee:	683b      	ldr	r3, [r7, #0]
    a2f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a2f4:	605a      	str	r2, [r3, #4]
    return 0;
    a2f6:	f04f 0300 	mov.w	r3, #0
}
    a2fa:	4618      	mov	r0, r3
    a2fc:	f107 070c 	add.w	r7, r7, #12
    a300:	46bd      	mov	sp, r7
    a302:	bc80      	pop	{r7}
    a304:	4770      	bx	lr
    a306:	bf00      	nop

0000a308 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    a308:	b480      	push	{r7}
    a30a:	af00      	add	r7, sp, #0
    return 1;
    a30c:	f04f 0301 	mov.w	r3, #1
}
    a310:	4618      	mov	r0, r3
    a312:	46bd      	mov	sp, r7
    a314:	bc80      	pop	{r7}
    a316:	4770      	bx	lr

0000a318 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    a318:	b480      	push	{r7}
    a31a:	b083      	sub	sp, #12
    a31c:	af00      	add	r7, sp, #0
    a31e:	6078      	str	r0, [r7, #4]
    return 1;
    a320:	f04f 0301 	mov.w	r3, #1
}
    a324:	4618      	mov	r0, r3
    a326:	f107 070c 	add.w	r7, r7, #12
    a32a:	46bd      	mov	sp, r7
    a32c:	bc80      	pop	{r7}
    a32e:	4770      	bx	lr

0000a330 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    a330:	b580      	push	{r7, lr}
    a332:	b082      	sub	sp, #8
    a334:	af00      	add	r7, sp, #0
    a336:	6078      	str	r0, [r7, #4]
    a338:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    a33a:	f00a fc73 	bl	14c24 <__errno>
    a33e:	4603      	mov	r3, r0
    a340:	f04f 0216 	mov.w	r2, #22
    a344:	601a      	str	r2, [r3, #0]
    return -1;
    a346:	f04f 33ff 	mov.w	r3, #4294967295
}
    a34a:	4618      	mov	r0, r3
    a34c:	f107 0708 	add.w	r7, r7, #8
    a350:	46bd      	mov	sp, r7
    a352:	bd80      	pop	{r7, pc}

0000a354 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    a354:	b580      	push	{r7, lr}
    a356:	b082      	sub	sp, #8
    a358:	af00      	add	r7, sp, #0
    a35a:	6078      	str	r0, [r7, #4]
    a35c:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    a35e:	f00a fc61 	bl	14c24 <__errno>
    a362:	4603      	mov	r3, r0
    a364:	f04f 021f 	mov.w	r2, #31
    a368:	601a      	str	r2, [r3, #0]
    return -1;
    a36a:	f04f 33ff 	mov.w	r3, #4294967295
}
    a36e:	4618      	mov	r0, r3
    a370:	f107 0708 	add.w	r7, r7, #8
    a374:	46bd      	mov	sp, r7
    a376:	bd80      	pop	{r7, pc}

0000a378 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    a378:	b480      	push	{r7}
    a37a:	b085      	sub	sp, #20
    a37c:	af00      	add	r7, sp, #0
    a37e:	60f8      	str	r0, [r7, #12]
    a380:	60b9      	str	r1, [r7, #8]
    a382:	607a      	str	r2, [r7, #4]
    return 0;
    a384:	f04f 0300 	mov.w	r3, #0
}
    a388:	4618      	mov	r0, r3
    a38a:	f107 0714 	add.w	r7, r7, #20
    a38e:	46bd      	mov	sp, r7
    a390:	bc80      	pop	{r7}
    a392:	4770      	bx	lr

0000a394 <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    a394:	b480      	push	{r7}
    a396:	b085      	sub	sp, #20
    a398:	af00      	add	r7, sp, #0
    a39a:	60f8      	str	r0, [r7, #12]
    a39c:	60b9      	str	r1, [r7, #8]
    a39e:	607a      	str	r2, [r7, #4]
    return -1;
    a3a0:	f04f 33ff 	mov.w	r3, #4294967295
}
    a3a4:	4618      	mov	r0, r3
    a3a6:	f107 0714 	add.w	r7, r7, #20
    a3aa:	46bd      	mov	sp, r7
    a3ac:	bc80      	pop	{r7}
    a3ae:	4770      	bx	lr

0000a3b0 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    a3b0:	b480      	push	{r7}
    a3b2:	b085      	sub	sp, #20
    a3b4:	af00      	add	r7, sp, #0
    a3b6:	60f8      	str	r0, [r7, #12]
    a3b8:	60b9      	str	r1, [r7, #8]
    a3ba:	607a      	str	r2, [r7, #4]
    return 0;
    a3bc:	f04f 0300 	mov.w	r3, #0
}
    a3c0:	4618      	mov	r0, r3
    a3c2:	f107 0714 	add.w	r7, r7, #20
    a3c6:	46bd      	mov	sp, r7
    a3c8:	bc80      	pop	{r7}
    a3ca:	4770      	bx	lr

0000a3cc <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    a3cc:	b580      	push	{r7, lr}
    a3ce:	b084      	sub	sp, #16
    a3d0:	af00      	add	r7, sp, #0
    a3d2:	60f8      	str	r0, [r7, #12]
    a3d4:	60b9      	str	r1, [r7, #8]
    a3d6:	607a      	str	r2, [r7, #4]
    a3d8:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    a3da:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    a3de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a3e2:	681b      	ldr	r3, [r3, #0]
    a3e4:	2b00      	cmp	r3, #0
    a3e6:	d110      	bne.n	a40a <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    a3e8:	f64a 1088 	movw	r0, #43400	; 0xa988
    a3ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a3f0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    a3f4:	f04f 0203 	mov.w	r2, #3
    a3f8:	f7f7 fbde 	bl	1bb8 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    a3fc:	f642 63f8 	movw	r3, #12024	; 0x2ef8
    a400:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a404:	f04f 0201 	mov.w	r2, #1
    a408:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    a40a:	683b      	ldr	r3, [r7, #0]
    a40c:	f64a 1088 	movw	r0, #43400	; 0xa988
    a410:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a414:	6879      	ldr	r1, [r7, #4]
    a416:	461a      	mov	r2, r3
    a418:	f7f7 fcd0 	bl	1dbc <MSS_UART_polled_tx>
    
    return len;
    a41c:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    a41e:	4618      	mov	r0, r3
    a420:	f107 0710 	add.w	r7, r7, #16
    a424:	46bd      	mov	sp, r7
    a426:	bd80      	pop	{r7, pc}

0000a428 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    a428:	b580      	push	{r7, lr}
    a42a:	b084      	sub	sp, #16
    a42c:	af00      	add	r7, sp, #0
    a42e:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    a430:	f642 7300 	movw	r3, #12032	; 0x2f00
    a434:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a438:	681b      	ldr	r3, [r3, #0]
    a43a:	2b00      	cmp	r3, #0
    a43c:	d108      	bne.n	a450 <_sbrk+0x28>
    {
      heap_end = &_end;
    a43e:	f642 7300 	movw	r3, #12032	; 0x2f00
    a442:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a446:	f64c 4260 	movw	r2, #52320	; 0xcc60
    a44a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a44e:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    a450:	f642 7300 	movw	r3, #12032	; 0x2f00
    a454:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a458:	681b      	ldr	r3, [r3, #0]
    a45a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    a45c:	f3ef 8308 	mrs	r3, MSP
    a460:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    a462:	f642 7300 	movw	r3, #12032	; 0x2f00
    a466:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a46a:	681a      	ldr	r2, [r3, #0]
    a46c:	687b      	ldr	r3, [r7, #4]
    a46e:	441a      	add	r2, r3
    a470:	68fb      	ldr	r3, [r7, #12]
    a472:	429a      	cmp	r2, r3
    a474:	d90f      	bls.n	a496 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    a476:	f04f 0000 	mov.w	r0, #0
    a47a:	f04f 0101 	mov.w	r1, #1
    a47e:	f64b 12f4 	movw	r2, #47604	; 0xb9f4
    a482:	f2c0 0201 	movt	r2, #1
    a486:	f04f 0319 	mov.w	r3, #25
    a48a:	f7ff ff9f 	bl	a3cc <_write_r>
      _exit (1);
    a48e:	f04f 0001 	mov.w	r0, #1
    a492:	f7ff ff15 	bl	a2c0 <_exit>
    }
  
    heap_end += incr;
    a496:	f642 7300 	movw	r3, #12032	; 0x2f00
    a49a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a49e:	681a      	ldr	r2, [r3, #0]
    a4a0:	687b      	ldr	r3, [r7, #4]
    a4a2:	441a      	add	r2, r3
    a4a4:	f642 7300 	movw	r3, #12032	; 0x2f00
    a4a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a4ac:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    a4ae:	68bb      	ldr	r3, [r7, #8]
}
    a4b0:	4618      	mov	r0, r3
    a4b2:	f107 0710 	add.w	r7, r7, #16
    a4b6:	46bd      	mov	sp, r7
    a4b8:	bd80      	pop	{r7, pc}
    a4ba:	bf00      	nop

0000a4bc <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    a4bc:	b480      	push	{r7}
    a4be:	b083      	sub	sp, #12
    a4c0:	af00      	add	r7, sp, #0
    a4c2:	6078      	str	r0, [r7, #4]
    a4c4:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a4c6:	683b      	ldr	r3, [r7, #0]
    a4c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a4cc:	605a      	str	r2, [r3, #4]
    return 0;
    a4ce:	f04f 0300 	mov.w	r3, #0
}
    a4d2:	4618      	mov	r0, r3
    a4d4:	f107 070c 	add.w	r7, r7, #12
    a4d8:	46bd      	mov	sp, r7
    a4da:	bc80      	pop	{r7}
    a4dc:	4770      	bx	lr
    a4de:	bf00      	nop

0000a4e0 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    a4e0:	b480      	push	{r7}
    a4e2:	b083      	sub	sp, #12
    a4e4:	af00      	add	r7, sp, #0
    a4e6:	6078      	str	r0, [r7, #4]
    return -1;
    a4e8:	f04f 33ff 	mov.w	r3, #4294967295
}
    a4ec:	4618      	mov	r0, r3
    a4ee:	f107 070c 	add.w	r7, r7, #12
    a4f2:	46bd      	mov	sp, r7
    a4f4:	bc80      	pop	{r7}
    a4f6:	4770      	bx	lr

0000a4f8 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    a4f8:	b580      	push	{r7, lr}
    a4fa:	b082      	sub	sp, #8
    a4fc:	af00      	add	r7, sp, #0
    a4fe:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    a500:	f00a fb90 	bl	14c24 <__errno>
    a504:	4603      	mov	r3, r0
    a506:	f04f 0202 	mov.w	r2, #2
    a50a:	601a      	str	r2, [r3, #0]
    return -1;
    a50c:	f04f 33ff 	mov.w	r3, #4294967295
}
    a510:	4618      	mov	r0, r3
    a512:	f107 0708 	add.w	r7, r7, #8
    a516:	46bd      	mov	sp, r7
    a518:	bd80      	pop	{r7, pc}
    a51a:	bf00      	nop

0000a51c <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    a51c:	b580      	push	{r7, lr}
    a51e:	b082      	sub	sp, #8
    a520:	af00      	add	r7, sp, #0
    a522:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    a524:	f00a fb7e 	bl	14c24 <__errno>
    a528:	4603      	mov	r3, r0
    a52a:	f04f 020a 	mov.w	r2, #10
    a52e:	601a      	str	r2, [r3, #0]
    return -1;
    a530:	f04f 33ff 	mov.w	r3, #4294967295
}
    a534:	4618      	mov	r0, r3
    a536:	f107 0708 	add.w	r7, r7, #8
    a53a:	46bd      	mov	sp, r7
    a53c:	bd80      	pop	{r7, pc}
    a53e:	bf00      	nop

0000a540 <uart_string_print>:
//Only uart 0 will be used in this project

mss_uart_instance_t * const uart_instance = &g_mss_uart0;


void uart_string_print(uint8_t * uart_string){
    a540:	b580      	push	{r7, lr}
    a542:	b082      	sub	sp, #8
    a544:	af00      	add	r7, sp, #0
    a546:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx_string(uart_instance, uart_string);
    a548:	f64b 2310 	movw	r3, #47632	; 0xba10
    a54c:	f2c0 0301 	movt	r3, #1
    a550:	681b      	ldr	r3, [r3, #0]
    a552:	4618      	mov	r0, r3
    a554:	6879      	ldr	r1, [r7, #4]
    a556:	f7f7 fca3 	bl	1ea0 <MSS_UART_polled_tx_string>
}
    a55a:	f107 0708 	add.w	r7, r7, #8
    a55e:	46bd      	mov	sp, r7
    a560:	bd80      	pop	{r7, pc}
    a562:	bf00      	nop

0000a564 <buf_setup>:

/*---------------------------------------------------------------------------*/
static void
buf_setup(struct psock_buf *buf,
	  u8_t *bufptr, u16_t bufsize)
{
    a564:	b480      	push	{r7}
    a566:	b085      	sub	sp, #20
    a568:	af00      	add	r7, sp, #0
    a56a:	60f8      	str	r0, [r7, #12]
    a56c:	60b9      	str	r1, [r7, #8]
    a56e:	4613      	mov	r3, r2
    a570:	80fb      	strh	r3, [r7, #6]
  buf->ptr = bufptr;
    a572:	68fb      	ldr	r3, [r7, #12]
    a574:	68ba      	ldr	r2, [r7, #8]
    a576:	601a      	str	r2, [r3, #0]
  buf->left = bufsize;
    a578:	68fb      	ldr	r3, [r7, #12]
    a57a:	88fa      	ldrh	r2, [r7, #6]
    a57c:	809a      	strh	r2, [r3, #4]
}
    a57e:	f107 0714 	add.w	r7, r7, #20
    a582:	46bd      	mov	sp, r7
    a584:	bc80      	pop	{r7}
    a586:	4770      	bx	lr

0000a588 <buf_bufdata>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufdata(struct psock_buf *buf, u16_t len,
	    u8_t **dataptr, u16_t *datalen)
{
    a588:	b580      	push	{r7, lr}
    a58a:	b084      	sub	sp, #16
    a58c:	af00      	add	r7, sp, #0
    a58e:	60f8      	str	r0, [r7, #12]
    a590:	607a      	str	r2, [r7, #4]
    a592:	603b      	str	r3, [r7, #0]
    a594:	460b      	mov	r3, r1
    a596:	817b      	strh	r3, [r7, #10]
  ( void ) len;
  if(*datalen < buf->left) {
    a598:	683b      	ldr	r3, [r7, #0]
    a59a:	881a      	ldrh	r2, [r3, #0]
    a59c:	68fb      	ldr	r3, [r7, #12]
    a59e:	889b      	ldrh	r3, [r3, #4]
    a5a0:	429a      	cmp	r2, r3
    a5a2:	d228      	bcs.n	a5f6 <buf_bufdata+0x6e>
    memcpy(buf->ptr, *dataptr, *datalen);
    a5a4:	68fb      	ldr	r3, [r7, #12]
    a5a6:	6819      	ldr	r1, [r3, #0]
    a5a8:	687b      	ldr	r3, [r7, #4]
    a5aa:	681a      	ldr	r2, [r3, #0]
    a5ac:	683b      	ldr	r3, [r7, #0]
    a5ae:	881b      	ldrh	r3, [r3, #0]
    a5b0:	4608      	mov	r0, r1
    a5b2:	4611      	mov	r1, r2
    a5b4:	461a      	mov	r2, r3
    a5b6:	f00a fb63 	bl	14c80 <memcpy>
    buf->ptr += *datalen;
    a5ba:	68fb      	ldr	r3, [r7, #12]
    a5bc:	681a      	ldr	r2, [r3, #0]
    a5be:	683b      	ldr	r3, [r7, #0]
    a5c0:	881b      	ldrh	r3, [r3, #0]
    a5c2:	441a      	add	r2, r3
    a5c4:	68fb      	ldr	r3, [r7, #12]
    a5c6:	601a      	str	r2, [r3, #0]
    buf->left -= *datalen;
    a5c8:	68fb      	ldr	r3, [r7, #12]
    a5ca:	889a      	ldrh	r2, [r3, #4]
    a5cc:	683b      	ldr	r3, [r7, #0]
    a5ce:	881b      	ldrh	r3, [r3, #0]
    a5d0:	ebc3 0302 	rsb	r3, r3, r2
    a5d4:	b29a      	uxth	r2, r3
    a5d6:	68fb      	ldr	r3, [r7, #12]
    a5d8:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    a5da:	687b      	ldr	r3, [r7, #4]
    a5dc:	681a      	ldr	r2, [r3, #0]
    a5de:	683b      	ldr	r3, [r7, #0]
    a5e0:	881b      	ldrh	r3, [r3, #0]
    a5e2:	441a      	add	r2, r3
    a5e4:	687b      	ldr	r3, [r7, #4]
    a5e6:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    a5e8:	683b      	ldr	r3, [r7, #0]
    a5ea:	f04f 0200 	mov.w	r2, #0
    a5ee:	801a      	strh	r2, [r3, #0]
    return BUF_NOT_FULL;
    a5f0:	f04f 0300 	mov.w	r3, #0
    a5f4:	e051      	b.n	a69a <buf_bufdata+0x112>
  } else if(*datalen == buf->left) {
    a5f6:	683b      	ldr	r3, [r7, #0]
    a5f8:	881a      	ldrh	r2, [r3, #0]
    a5fa:	68fb      	ldr	r3, [r7, #12]
    a5fc:	889b      	ldrh	r3, [r3, #4]
    a5fe:	429a      	cmp	r2, r3
    a600:	d123      	bne.n	a64a <buf_bufdata+0xc2>
    memcpy(buf->ptr, *dataptr, *datalen);
    a602:	68fb      	ldr	r3, [r7, #12]
    a604:	6819      	ldr	r1, [r3, #0]
    a606:	687b      	ldr	r3, [r7, #4]
    a608:	681a      	ldr	r2, [r3, #0]
    a60a:	683b      	ldr	r3, [r7, #0]
    a60c:	881b      	ldrh	r3, [r3, #0]
    a60e:	4608      	mov	r0, r1
    a610:	4611      	mov	r1, r2
    a612:	461a      	mov	r2, r3
    a614:	f00a fb34 	bl	14c80 <memcpy>
    buf->ptr += *datalen;
    a618:	68fb      	ldr	r3, [r7, #12]
    a61a:	681a      	ldr	r2, [r3, #0]
    a61c:	683b      	ldr	r3, [r7, #0]
    a61e:	881b      	ldrh	r3, [r3, #0]
    a620:	441a      	add	r2, r3
    a622:	68fb      	ldr	r3, [r7, #12]
    a624:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    a626:	68fb      	ldr	r3, [r7, #12]
    a628:	f04f 0200 	mov.w	r2, #0
    a62c:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    a62e:	687b      	ldr	r3, [r7, #4]
    a630:	681a      	ldr	r2, [r3, #0]
    a632:	683b      	ldr	r3, [r7, #0]
    a634:	881b      	ldrh	r3, [r3, #0]
    a636:	441a      	add	r2, r3
    a638:	687b      	ldr	r3, [r7, #4]
    a63a:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    a63c:	683b      	ldr	r3, [r7, #0]
    a63e:	f04f 0200 	mov.w	r2, #0
    a642:	801a      	strh	r2, [r3, #0]
    return BUF_FULL;
    a644:	f04f 0301 	mov.w	r3, #1
    a648:	e027      	b.n	a69a <buf_bufdata+0x112>
  } else {
    memcpy(buf->ptr, *dataptr, buf->left);
    a64a:	68fb      	ldr	r3, [r7, #12]
    a64c:	6819      	ldr	r1, [r3, #0]
    a64e:	687b      	ldr	r3, [r7, #4]
    a650:	681a      	ldr	r2, [r3, #0]
    a652:	68fb      	ldr	r3, [r7, #12]
    a654:	889b      	ldrh	r3, [r3, #4]
    a656:	4608      	mov	r0, r1
    a658:	4611      	mov	r1, r2
    a65a:	461a      	mov	r2, r3
    a65c:	f00a fb10 	bl	14c80 <memcpy>
    buf->ptr += buf->left;
    a660:	68fb      	ldr	r3, [r7, #12]
    a662:	681a      	ldr	r2, [r3, #0]
    a664:	68fb      	ldr	r3, [r7, #12]
    a666:	889b      	ldrh	r3, [r3, #4]
    a668:	441a      	add	r2, r3
    a66a:	68fb      	ldr	r3, [r7, #12]
    a66c:	601a      	str	r2, [r3, #0]
    *datalen -= buf->left;
    a66e:	683b      	ldr	r3, [r7, #0]
    a670:	881a      	ldrh	r2, [r3, #0]
    a672:	68fb      	ldr	r3, [r7, #12]
    a674:	889b      	ldrh	r3, [r3, #4]
    a676:	ebc3 0302 	rsb	r3, r3, r2
    a67a:	b29a      	uxth	r2, r3
    a67c:	683b      	ldr	r3, [r7, #0]
    a67e:	801a      	strh	r2, [r3, #0]
    *dataptr += buf->left;
    a680:	687b      	ldr	r3, [r7, #4]
    a682:	681a      	ldr	r2, [r3, #0]
    a684:	68fb      	ldr	r3, [r7, #12]
    a686:	889b      	ldrh	r3, [r3, #4]
    a688:	441a      	add	r2, r3
    a68a:	687b      	ldr	r3, [r7, #4]
    a68c:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    a68e:	68fb      	ldr	r3, [r7, #12]
    a690:	f04f 0200 	mov.w	r2, #0
    a694:	809a      	strh	r2, [r3, #4]
    return BUF_FULL;
    a696:	f04f 0301 	mov.w	r3, #1
  }
}
    a69a:	4618      	mov	r0, r3
    a69c:	f107 0710 	add.w	r7, r7, #16
    a6a0:	46bd      	mov	sp, r7
    a6a2:	bd80      	pop	{r7, pc}

0000a6a4 <buf_bufto>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
    a6a4:	b480      	push	{r7}
    a6a6:	b085      	sub	sp, #20
    a6a8:	af00      	add	r7, sp, #0
    a6aa:	71f9      	strb	r1, [r7, #7]
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    a6ac:	e022      	b.n	a6f4 <buf_bufto+0x50>
    c = *buf->ptr = **dataptr;
    a6ae:	6801      	ldr	r1, [r0, #0]
    a6b0:	f8d2 c000 	ldr.w	ip, [r2]
    a6b4:	f89c c000 	ldrb.w	ip, [ip]
    a6b8:	f881 c000 	strb.w	ip, [r1]
    a6bc:	7809      	ldrb	r1, [r1, #0]
    a6be:	73f9      	strb	r1, [r7, #15]
    ++*dataptr;
    a6c0:	6811      	ldr	r1, [r2, #0]
    a6c2:	f101 0101 	add.w	r1, r1, #1
    a6c6:	6011      	str	r1, [r2, #0]
    ++buf->ptr;
    a6c8:	6801      	ldr	r1, [r0, #0]
    a6ca:	f101 0101 	add.w	r1, r1, #1
    a6ce:	6001      	str	r1, [r0, #0]
    --*datalen;
    a6d0:	8819      	ldrh	r1, [r3, #0]
    a6d2:	f101 31ff 	add.w	r1, r1, #4294967295
    a6d6:	b289      	uxth	r1, r1
    a6d8:	8019      	strh	r1, [r3, #0]
    --buf->left;
    a6da:	8881      	ldrh	r1, [r0, #4]
    a6dc:	f101 31ff 	add.w	r1, r1, #4294967295
    a6e0:	b289      	uxth	r1, r1
    a6e2:	8081      	strh	r1, [r0, #4]

    if(c == endmarker) {
    a6e4:	f897 c00f 	ldrb.w	ip, [r7, #15]
    a6e8:	79f9      	ldrb	r1, [r7, #7]
    a6ea:	458c      	cmp	ip, r1
    a6ec:	d102      	bne.n	a6f4 <buf_bufto+0x50>
      return BUF_FOUND;
    a6ee:	f04f 0302 	mov.w	r3, #2
    a6f2:	e024      	b.n	a73e <buf_bufto+0x9a>
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    a6f4:	8881      	ldrh	r1, [r0, #4]
    a6f6:	2900      	cmp	r1, #0
    a6f8:	d002      	beq.n	a700 <buf_bufto+0x5c>
    a6fa:	8819      	ldrh	r1, [r3, #0]
    a6fc:	2900      	cmp	r1, #0
    a6fe:	d1d6      	bne.n	a6ae <buf_bufto+0xa>
    if(c == endmarker) {
      return BUF_FOUND;
    }
  }

  if(*datalen == 0) {
    a700:	8819      	ldrh	r1, [r3, #0]
    a702:	2900      	cmp	r1, #0
    a704:	d115      	bne.n	a732 <buf_bufto+0x8e>
    return BUF_NOT_FOUND;
    a706:	f04f 0300 	mov.w	r3, #0
    a70a:	e018      	b.n	a73e <buf_bufto+0x9a>
  }

  while(*datalen > 0) {
    c = **dataptr;
    a70c:	6811      	ldr	r1, [r2, #0]
    a70e:	7809      	ldrb	r1, [r1, #0]
    a710:	73f9      	strb	r1, [r7, #15]
    --*datalen;
    a712:	8819      	ldrh	r1, [r3, #0]
    a714:	f101 31ff 	add.w	r1, r1, #4294967295
    a718:	b289      	uxth	r1, r1
    a71a:	8019      	strh	r1, [r3, #0]
    ++*dataptr;
    a71c:	6811      	ldr	r1, [r2, #0]
    a71e:	f101 0101 	add.w	r1, r1, #1
    a722:	6011      	str	r1, [r2, #0]

    if(c == endmarker) {
    a724:	7bf8      	ldrb	r0, [r7, #15]
    a726:	79f9      	ldrb	r1, [r7, #7]
    a728:	4288      	cmp	r0, r1
    a72a:	d103      	bne.n	a734 <buf_bufto+0x90>
      return BUF_FOUND | BUF_FULL;
    a72c:	f04f 0303 	mov.w	r3, #3
    a730:	e005      	b.n	a73e <buf_bufto+0x9a>

  if(*datalen == 0) {
    return BUF_NOT_FOUND;
  }

  while(*datalen > 0) {
    a732:	bf00      	nop
    a734:	8819      	ldrh	r1, [r3, #0]
    a736:	2900      	cmp	r1, #0
    a738:	d1e8      	bne.n	a70c <buf_bufto+0x68>
    if(c == endmarker) {
      return BUF_FOUND | BUF_FULL;
    }
  }

  return BUF_FULL;
    a73a:	f04f 0301 	mov.w	r3, #1
}
    a73e:	4618      	mov	r0, r3
    a740:	f107 0714 	add.w	r7, r7, #20
    a744:	46bd      	mov	sp, r7
    a746:	bc80      	pop	{r7}
    a748:	4770      	bx	lr
    a74a:	bf00      	nop

0000a74c <send_data>:
/*---------------------------------------------------------------------------*/
static char
send_data(register struct psock *s)
{
    a74c:	b598      	push	{r3, r4, r7, lr}
    a74e:	af00      	add	r7, sp, #0
    a750:	4604      	mov	r4, r0
  if(s->state != STATE_DATA_SENT || uip_rexmit()) {
    a752:	f894 3020 	ldrb.w	r3, [r4, #32]
    a756:	2b06      	cmp	r3, #6
    a758:	d108      	bne.n	a76c <send_data+0x20>
    a75a:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    a75e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a762:	781b      	ldrb	r3, [r3, #0]
    a764:	f003 0304 	and.w	r3, r3, #4
    a768:	2b00      	cmp	r3, #0
    a76a:	d021      	beq.n	a7b0 <send_data+0x64>
    if(s->sendlen > uip_mss()) {
    a76c:	8a22      	ldrh	r2, [r4, #16]
    a76e:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    a772:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a776:	681b      	ldr	r3, [r3, #0]
    a778:	8a5b      	ldrh	r3, [r3, #18]
    a77a:	429a      	cmp	r2, r3
    a77c:	d90b      	bls.n	a796 <send_data+0x4a>
      uip_send(s->sendptr, uip_mss());
    a77e:	6862      	ldr	r2, [r4, #4]
    a780:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    a784:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a788:	681b      	ldr	r3, [r3, #0]
    a78a:	8a5b      	ldrh	r3, [r3, #18]
    a78c:	4610      	mov	r0, r2
    a78e:	4619      	mov	r1, r3
    a790:	f002 ff60 	bl	d654 <uip_send>
    a794:	e005      	b.n	a7a2 <send_data+0x56>
    } else {
      uip_send(s->sendptr, s->sendlen);
    a796:	6862      	ldr	r2, [r4, #4]
    a798:	8a23      	ldrh	r3, [r4, #16]
    a79a:	4610      	mov	r0, r2
    a79c:	4619      	mov	r1, r3
    a79e:	f002 ff59 	bl	d654 <uip_send>
    }
    s->state = STATE_DATA_SENT;
    a7a2:	f04f 0306 	mov.w	r3, #6
    a7a6:	f884 3020 	strb.w	r3, [r4, #32]
    return 1;
    a7aa:	f04f 0301 	mov.w	r3, #1
    a7ae:	e001      	b.n	a7b4 <send_data+0x68>
  }
  return 0;
    a7b0:	f04f 0300 	mov.w	r3, #0
}
    a7b4:	4618      	mov	r0, r3
    a7b6:	bd98      	pop	{r3, r4, r7, pc}

0000a7b8 <data_acked>:
/*---------------------------------------------------------------------------*/
static char
data_acked(register struct psock *s)
{
    a7b8:	b480      	push	{r7}
    a7ba:	af00      	add	r7, sp, #0
    a7bc:	4603      	mov	r3, r0
  if(s->state == STATE_DATA_SENT && uip_acked()) {
    a7be:	f893 2020 	ldrb.w	r2, [r3, #32]
    a7c2:	2a06      	cmp	r2, #6
    a7c4:	d135      	bne.n	a832 <data_acked+0x7a>
    a7c6:	f64a 32d8 	movw	r2, #43992	; 0xabd8
    a7ca:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a7ce:	7812      	ldrb	r2, [r2, #0]
    a7d0:	f002 0201 	and.w	r2, r2, #1
    a7d4:	b2d2      	uxtb	r2, r2
    a7d6:	2a00      	cmp	r2, #0
    a7d8:	d02b      	beq.n	a832 <data_acked+0x7a>
    if(s->sendlen > uip_mss()) {
    a7da:	8a19      	ldrh	r1, [r3, #16]
    a7dc:	f64a 32e0 	movw	r2, #44000	; 0xabe0
    a7e0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a7e4:	6812      	ldr	r2, [r2, #0]
    a7e6:	8a52      	ldrh	r2, [r2, #18]
    a7e8:	4291      	cmp	r1, r2
    a7ea:	d914      	bls.n	a816 <data_acked+0x5e>
      s->sendlen -= uip_mss();
    a7ec:	8a19      	ldrh	r1, [r3, #16]
    a7ee:	f64a 32e0 	movw	r2, #44000	; 0xabe0
    a7f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a7f6:	6812      	ldr	r2, [r2, #0]
    a7f8:	8a52      	ldrh	r2, [r2, #18]
    a7fa:	ebc2 0201 	rsb	r2, r2, r1
    a7fe:	b292      	uxth	r2, r2
    a800:	821a      	strh	r2, [r3, #16]
      s->sendptr += uip_mss();
    a802:	6859      	ldr	r1, [r3, #4]
    a804:	f64a 32e0 	movw	r2, #44000	; 0xabe0
    a808:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a80c:	6812      	ldr	r2, [r2, #0]
    a80e:	8a52      	ldrh	r2, [r2, #18]
    a810:	440a      	add	r2, r1
    a812:	605a      	str	r2, [r3, #4]
    a814:	e006      	b.n	a824 <data_acked+0x6c>
    } else {
      s->sendptr += s->sendlen;
    a816:	6859      	ldr	r1, [r3, #4]
    a818:	8a1a      	ldrh	r2, [r3, #16]
    a81a:	440a      	add	r2, r1
    a81c:	605a      	str	r2, [r3, #4]
      s->sendlen = 0;
    a81e:	f04f 0200 	mov.w	r2, #0
    a822:	821a      	strh	r2, [r3, #16]
    }
    s->state = STATE_ACKED;
    a824:	f04f 0201 	mov.w	r2, #1
    a828:	f883 2020 	strb.w	r2, [r3, #32]
    return 1;
    a82c:	f04f 0301 	mov.w	r3, #1
    a830:	e001      	b.n	a836 <data_acked+0x7e>
  }
  return 0;
    a832:	f04f 0300 	mov.w	r3, #0
}
    a836:	4618      	mov	r0, r3
    a838:	46bd      	mov	sp, r7
    a83a:	bc80      	pop	{r7}
    a83c:	4770      	bx	lr
    a83e:	bf00      	nop

0000a840 <psock_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_send(register struct psock *s, const char *buf,
		     unsigned int len))
{
    a840:	b5b0      	push	{r4, r5, r7, lr}
    a842:	b084      	sub	sp, #16
    a844:	af00      	add	r7, sp, #0
    a846:	4604      	mov	r4, r0
    a848:	6079      	str	r1, [r7, #4]
    a84a:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    a84c:	f04f 0301 	mov.w	r3, #1
    a850:	73fb      	strb	r3, [r7, #15]
    a852:	8863      	ldrh	r3, [r4, #2]
    a854:	2b00      	cmp	r3, #0
    a856:	d002      	beq.n	a85e <psock_send+0x1e>
    a858:	2bd0      	cmp	r3, #208	; 0xd0
    a85a:	d016      	beq.n	a88a <psock_send+0x4a>
    a85c:	e02d      	b.n	a8ba <psock_send+0x7a>
  ( void ) PT_YIELD_FLAG;
  /* If there is no data to send, we exit immediately. */
  if(len == 0) {
    a85e:	683b      	ldr	r3, [r7, #0]
    a860:	2b00      	cmp	r3, #0
    a862:	d105      	bne.n	a870 <psock_send+0x30>
    PT_EXIT(&s->psockpt);
    a864:	f04f 0300 	mov.w	r3, #0
    a868:	8063      	strh	r3, [r4, #2]
    a86a:	f04f 0301 	mov.w	r3, #1
    a86e:	e02c      	b.n	a8ca <psock_send+0x8a>
  }

  /* Save the length of and a pointer to the data that is to be
     sent. */
  s->sendptr = (unsigned char*)buf;
    a870:	687b      	ldr	r3, [r7, #4]
    a872:	6063      	str	r3, [r4, #4]
  s->sendlen = (unsigned short)len;
    a874:	683b      	ldr	r3, [r7, #0]
    a876:	b29b      	uxth	r3, r3
    a878:	8223      	strh	r3, [r4, #16]

  s->state = STATE_NONE;
    a87a:	f04f 0300 	mov.w	r3, #0
    a87e:	f884 3020 	strb.w	r3, [r4, #32]

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    a882:	e013      	b.n	a8ac <psock_send+0x6c>
     * send_data() must be called in succession to ensure that all
     * data is sent. Therefore the & operator is used instead of the
     * && operator, which would cause only the data_acked() function
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    a884:	f04f 03d0 	mov.w	r3, #208	; 0xd0
    a888:	8063      	strh	r3, [r4, #2]
    a88a:	4620      	mov	r0, r4
    a88c:	f7ff ff94 	bl	a7b8 <data_acked>
    a890:	4603      	mov	r3, r0
    a892:	461d      	mov	r5, r3
    a894:	4620      	mov	r0, r4
    a896:	f7ff ff59 	bl	a74c <send_data>
    a89a:	4603      	mov	r3, r0
    a89c:	ea05 0303 	and.w	r3, r5, r3
    a8a0:	b2db      	uxtb	r3, r3
    a8a2:	2b00      	cmp	r3, #0
    a8a4:	d102      	bne.n	a8ac <psock_send+0x6c>
    a8a6:	f04f 0300 	mov.w	r3, #0
    a8aa:	e00e      	b.n	a8ca <psock_send+0x8a>

  s->state = STATE_NONE;

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    a8ac:	8a23      	ldrh	r3, [r4, #16]
    a8ae:	2b00      	cmp	r3, #0
    a8b0:	d1e8      	bne.n	a884 <psock_send+0x44>
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
  }

  s->state = STATE_NONE;
    a8b2:	f04f 0300 	mov.w	r3, #0
    a8b6:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    a8ba:	f04f 0300 	mov.w	r3, #0
    a8be:	73fb      	strb	r3, [r7, #15]
    a8c0:	f04f 0300 	mov.w	r3, #0
    a8c4:	8063      	strh	r3, [r4, #2]
    a8c6:	f04f 0302 	mov.w	r3, #2
}
    a8ca:	4618      	mov	r0, r3
    a8cc:	f107 0710 	add.w	r7, r7, #16
    a8d0:	46bd      	mov	sp, r7
    a8d2:	bdb0      	pop	{r4, r5, r7, pc}

0000a8d4 <psock_generator_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_generator_send(register struct psock *s,
			       unsigned short (*generate)(void *), void *arg))
{
    a8d4:	b5b0      	push	{r4, r5, r7, lr}
    a8d6:	b084      	sub	sp, #16
    a8d8:	af00      	add	r7, sp, #0
    a8da:	4604      	mov	r4, r0
    a8dc:	6079      	str	r1, [r7, #4]
    a8de:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    a8e0:	f04f 0301 	mov.w	r3, #1
    a8e4:	73fb      	strb	r3, [r7, #15]
    a8e6:	8863      	ldrh	r3, [r4, #2]
    a8e8:	2b00      	cmp	r3, #0
    a8ea:	d002      	beq.n	a8f2 <psock_generator_send+0x1e>
    a8ec:	2bef      	cmp	r3, #239	; 0xef
    a8ee:	d027      	beq.n	a940 <psock_generator_send+0x6c>
    a8f0:	e03e      	b.n	a970 <psock_generator_send+0x9c>
  ( void ) PT_YIELD_FLAG;
  /* Ensure that there is a generator function to call. */
  if(generate == NULL) {
    a8f2:	687b      	ldr	r3, [r7, #4]
    a8f4:	2b00      	cmp	r3, #0
    a8f6:	d105      	bne.n	a904 <psock_generator_send+0x30>
    PT_EXIT(&s->psockpt);
    a8f8:	f04f 0300 	mov.w	r3, #0
    a8fc:	8063      	strh	r3, [r4, #2]
    a8fe:	f04f 0301 	mov.w	r3, #1
    a902:	e03d      	b.n	a980 <psock_generator_send+0xac>
  }

  /* Call the generator function to generate the data in the
     uip_appdata buffer. */
  s->sendlen = generate(arg);
    a904:	687b      	ldr	r3, [r7, #4]
    a906:	6838      	ldr	r0, [r7, #0]
    a908:	4798      	blx	r3
    a90a:	4603      	mov	r3, r0
    a90c:	8223      	strh	r3, [r4, #16]
  s->sendptr = uip_appdata;
    a90e:	f64a 33dc 	movw	r3, #43996	; 0xabdc
    a912:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a916:	681b      	ldr	r3, [r3, #0]
    a918:	6063      	str	r3, [r4, #4]

  s->state = STATE_NONE;
    a91a:	f04f 0300 	mov.w	r3, #0
    a91e:	f884 3020 	strb.w	r3, [r4, #32]
  do {
    /* Call the generator function again if we are called to perform a
       retransmission. */
    if(uip_rexmit()) {
    a922:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    a926:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a92a:	781b      	ldrb	r3, [r3, #0]
    a92c:	f003 0304 	and.w	r3, r3, #4
    a930:	2b00      	cmp	r3, #0
    a932:	d002      	beq.n	a93a <psock_generator_send+0x66>
      generate(arg);
    a934:	687b      	ldr	r3, [r7, #4]
    a936:	6838      	ldr	r0, [r7, #0]
    a938:	4798      	blx	r3
    }
    /* Wait until all data is sent and acknowledged. */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    a93a:	f04f 03ef 	mov.w	r3, #239	; 0xef
    a93e:	8063      	strh	r3, [r4, #2]
    a940:	4620      	mov	r0, r4
    a942:	f7ff ff39 	bl	a7b8 <data_acked>
    a946:	4603      	mov	r3, r0
    a948:	461d      	mov	r5, r3
    a94a:	4620      	mov	r0, r4
    a94c:	f7ff fefe 	bl	a74c <send_data>
    a950:	4603      	mov	r3, r0
    a952:	ea05 0303 	and.w	r3, r5, r3
    a956:	b2db      	uxtb	r3, r3
    a958:	2b00      	cmp	r3, #0
    a95a:	d102      	bne.n	a962 <psock_generator_send+0x8e>
    a95c:	f04f 0300 	mov.w	r3, #0
    a960:	e00e      	b.n	a980 <psock_generator_send+0xac>
  } while(s->sendlen > 0);
    a962:	8a23      	ldrh	r3, [r4, #16]
    a964:	2b00      	cmp	r3, #0
    a966:	d1dc      	bne.n	a922 <psock_generator_send+0x4e>

  s->state = STATE_NONE;
    a968:	f04f 0300 	mov.w	r3, #0
    a96c:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    a970:	f04f 0300 	mov.w	r3, #0
    a974:	73fb      	strb	r3, [r7, #15]
    a976:	f04f 0300 	mov.w	r3, #0
    a97a:	8063      	strh	r3, [r4, #2]
    a97c:	f04f 0302 	mov.w	r3, #2
}
    a980:	4618      	mov	r0, r3
    a982:	f107 0710 	add.w	r7, r7, #16
    a986:	46bd      	mov	sp, r7
    a988:	bdb0      	pop	{r4, r5, r7, pc}
    a98a:	bf00      	nop

0000a98c <psock_datalen>:
/*---------------------------------------------------------------------------*/
u16_t
psock_datalen(struct psock *psock)
{
    a98c:	b480      	push	{r7}
    a98e:	b083      	sub	sp, #12
    a990:	af00      	add	r7, sp, #0
    a992:	6078      	str	r0, [r7, #4]
  return psock->bufsize - psock->buf.left;
    a994:	687b      	ldr	r3, [r7, #4]
    a996:	69db      	ldr	r3, [r3, #28]
    a998:	b29a      	uxth	r2, r3
    a99a:	687b      	ldr	r3, [r7, #4]
    a99c:	8b1b      	ldrh	r3, [r3, #24]
    a99e:	ebc3 0302 	rsb	r3, r3, r2
    a9a2:	b29b      	uxth	r3, r3
}
    a9a4:	4618      	mov	r0, r3
    a9a6:	f107 070c 	add.w	r7, r7, #12
    a9aa:	46bd      	mov	sp, r7
    a9ac:	bc80      	pop	{r7}
    a9ae:	4770      	bx	lr

0000a9b0 <psock_newdata>:
/*---------------------------------------------------------------------------*/
char
psock_newdata(struct psock *s)
{
    a9b0:	b480      	push	{r7}
    a9b2:	b083      	sub	sp, #12
    a9b4:	af00      	add	r7, sp, #0
    a9b6:	6078      	str	r0, [r7, #4]
  if(s->readlen > 0) {
    a9b8:	687b      	ldr	r3, [r7, #4]
    a9ba:	8a5b      	ldrh	r3, [r3, #18]
    a9bc:	2b00      	cmp	r3, #0
    a9be:	d002      	beq.n	a9c6 <psock_newdata+0x16>
    /* There is data in the uip_appdata buffer that has not yet been
       read with the PSOCK_READ functions. */
    return 1;
    a9c0:	f04f 0301 	mov.w	r3, #1
    a9c4:	e01a      	b.n	a9fc <psock_newdata+0x4c>
  } else if(s->state == STATE_READ) {
    a9c6:	687b      	ldr	r3, [r7, #4]
    a9c8:	f893 3020 	ldrb.w	r3, [r3, #32]
    a9cc:	2b02      	cmp	r3, #2
    a9ce:	d107      	bne.n	a9e0 <psock_newdata+0x30>
    /* All data in uip_appdata buffer already consumed. */
    s->state = STATE_BLOCKED_NEWDATA;
    a9d0:	687b      	ldr	r3, [r7, #4]
    a9d2:	f04f 0203 	mov.w	r2, #3
    a9d6:	f883 2020 	strb.w	r2, [r3, #32]
    return 0;
    a9da:	f04f 0300 	mov.w	r3, #0
    a9de:	e00d      	b.n	a9fc <psock_newdata+0x4c>
  } else if(uip_newdata()) {
    a9e0:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    a9e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a9e8:	781b      	ldrb	r3, [r3, #0]
    a9ea:	f003 0302 	and.w	r3, r3, #2
    a9ee:	2b00      	cmp	r3, #0
    a9f0:	d002      	beq.n	a9f8 <psock_newdata+0x48>
    /* There is new data that has not been consumed. */
    return 1;
    a9f2:	f04f 0301 	mov.w	r3, #1
    a9f6:	e001      	b.n	a9fc <psock_newdata+0x4c>
  } else {
    /* There is no new data. */
    return 0;
    a9f8:	f04f 0300 	mov.w	r3, #0
  }
}
    a9fc:	4618      	mov	r0, r3
    a9fe:	f107 070c 	add.w	r7, r7, #12
    aa02:	46bd      	mov	sp, r7
    aa04:	bc80      	pop	{r7}
    aa06:	4770      	bx	lr

0000aa08 <psock_readto>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readto(register struct psock *psock, unsigned char c))
{
    aa08:	b590      	push	{r4, r7, lr}
    aa0a:	b085      	sub	sp, #20
    aa0c:	af00      	add	r7, sp, #0
    aa0e:	4604      	mov	r4, r0
    aa10:	460b      	mov	r3, r1
    aa12:	71fb      	strb	r3, [r7, #7]
  PT_BEGIN(&psock->psockpt);
    aa14:	f04f 0301 	mov.w	r3, #1
    aa18:	73fb      	strb	r3, [r7, #15]
    aa1a:	8863      	ldrh	r3, [r4, #2]
    aa1c:	2b00      	cmp	r3, #0
    aa1e:	d003      	beq.n	aa28 <psock_readto+0x20>
    aa20:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
    aa24:	d010      	beq.n	aa48 <psock_readto+0x40>
    aa26:	e046      	b.n	aab6 <psock_readto+0xae>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char*)psock->bufptr, psock->bufsize);
    aa28:	f104 0114 	add.w	r1, r4, #20
    aa2c:	68e2      	ldr	r2, [r4, #12]
    aa2e:	69e3      	ldr	r3, [r4, #28]
    aa30:	b29b      	uxth	r3, r3
    aa32:	4608      	mov	r0, r1
    aa34:	4611      	mov	r1, r2
    aa36:	461a      	mov	r2, r3
    aa38:	f7ff fd94 	bl	a564 <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    aa3c:	8a63      	ldrh	r3, [r4, #18]
    aa3e:	2b00      	cmp	r3, #0
    aa40:	d11b      	bne.n	aa7a <psock_readto+0x72>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    aa42:	f44f 738e 	mov.w	r3, #284	; 0x11c
    aa46:	8063      	strh	r3, [r4, #2]
    aa48:	4620      	mov	r0, r4
    aa4a:	f7ff ffb1 	bl	a9b0 <psock_newdata>
    aa4e:	4603      	mov	r3, r0
    aa50:	2b00      	cmp	r3, #0
    aa52:	d102      	bne.n	aa5a <psock_readto+0x52>
    aa54:	f04f 0300 	mov.w	r3, #0
    aa58:	e035      	b.n	aac6 <psock_readto+0xbe>
      psock->state = STATE_READ;
    aa5a:	f04f 0302 	mov.w	r3, #2
    aa5e:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    aa62:	f64a 33dc 	movw	r3, #43996	; 0xabdc
    aa66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa6a:	681b      	ldr	r3, [r3, #0]
    aa6c:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    aa6e:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    aa72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa76:	881b      	ldrh	r3, [r3, #0]
    aa78:	8263      	strh	r3, [r4, #18]
    }
  } while((buf_bufto(&psock->buf, c,
    aa7a:	f104 0014 	add.w	r0, r4, #20
    aa7e:	f104 0208 	add.w	r2, r4, #8
    aa82:	f104 0312 	add.w	r3, r4, #18
    aa86:	79f9      	ldrb	r1, [r7, #7]
    aa88:	f7ff fe0c 	bl	a6a4 <buf_bufto>
    aa8c:	4603      	mov	r3, r0
    aa8e:	f003 0302 	and.w	r3, r3, #2
		     &psock->readptr,
		     &psock->readlen) & BUF_FOUND) == 0);
    aa92:	2b00      	cmp	r3, #0
    aa94:	d0d2      	beq.n	aa3c <psock_readto+0x34>

  if(psock_datalen(psock) == 0) {
    aa96:	4620      	mov	r0, r4
    aa98:	f7ff ff78 	bl	a98c <psock_datalen>
    aa9c:	4603      	mov	r3, r0
    aa9e:	2b00      	cmp	r3, #0
    aaa0:	d109      	bne.n	aab6 <psock_readto+0xae>
    psock->state = STATE_NONE;
    aaa2:	f04f 0300 	mov.w	r3, #0
    aaa6:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    aaaa:	f04f 0300 	mov.w	r3, #0
    aaae:	8063      	strh	r3, [r4, #2]
    aab0:	f04f 0300 	mov.w	r3, #0
    aab4:	e007      	b.n	aac6 <psock_readto+0xbe>
  }
  PT_END(&psock->psockpt);
    aab6:	f04f 0300 	mov.w	r3, #0
    aaba:	73fb      	strb	r3, [r7, #15]
    aabc:	f04f 0300 	mov.w	r3, #0
    aac0:	8063      	strh	r3, [r4, #2]
    aac2:	f04f 0302 	mov.w	r3, #2
}
    aac6:	4618      	mov	r0, r3
    aac8:	f107 0714 	add.w	r7, r7, #20
    aacc:	46bd      	mov	sp, r7
    aace:	bd90      	pop	{r4, r7, pc}

0000aad0 <psock_readbuf>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readbuf(register struct psock *psock))
{
    aad0:	b590      	push	{r4, r7, lr}
    aad2:	b083      	sub	sp, #12
    aad4:	af00      	add	r7, sp, #0
    aad6:	4604      	mov	r4, r0
  PT_BEGIN(&psock->psockpt);
    aad8:	f04f 0301 	mov.w	r3, #1
    aadc:	71fb      	strb	r3, [r7, #7]
    aade:	8863      	ldrh	r3, [r4, #2]
    aae0:	2b00      	cmp	r3, #0
    aae2:	d004      	beq.n	aaee <psock_readbuf+0x1e>
    aae4:	f240 1237 	movw	r2, #311	; 0x137
    aae8:	4293      	cmp	r3, r2
    aaea:	d010      	beq.n	ab0e <psock_readbuf+0x3e>
    aaec:	e045      	b.n	ab7a <psock_readbuf+0xaa>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char * ) psock->bufptr, psock->bufsize);
    aaee:	f104 0114 	add.w	r1, r4, #20
    aaf2:	68e2      	ldr	r2, [r4, #12]
    aaf4:	69e3      	ldr	r3, [r4, #28]
    aaf6:	b29b      	uxth	r3, r3
    aaf8:	4608      	mov	r0, r1
    aafa:	4611      	mov	r1, r2
    aafc:	461a      	mov	r2, r3
    aafe:	f7ff fd31 	bl	a564 <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    ab02:	8a63      	ldrh	r3, [r4, #18]
    ab04:	2b00      	cmp	r3, #0
    ab06:	d11b      	bne.n	ab40 <psock_readbuf+0x70>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    ab08:	f240 1337 	movw	r3, #311	; 0x137
    ab0c:	8063      	strh	r3, [r4, #2]
    ab0e:	4620      	mov	r0, r4
    ab10:	f7ff ff4e 	bl	a9b0 <psock_newdata>
    ab14:	4603      	mov	r3, r0
    ab16:	2b00      	cmp	r3, #0
    ab18:	d102      	bne.n	ab20 <psock_readbuf+0x50>
    ab1a:	f04f 0300 	mov.w	r3, #0
    ab1e:	e034      	b.n	ab8a <psock_readbuf+0xba>
      psock->state = STATE_READ;
    ab20:	f04f 0302 	mov.w	r3, #2
    ab24:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    ab28:	f64a 33dc 	movw	r3, #43996	; 0xabdc
    ab2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab30:	681b      	ldr	r3, [r3, #0]
    ab32:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    ab34:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    ab38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab3c:	881b      	ldrh	r3, [r3, #0]
    ab3e:	8263      	strh	r3, [r4, #18]
    }
  } while(buf_bufdata(&psock->buf, psock->bufsize,
    ab40:	f104 0014 	add.w	r0, r4, #20
    ab44:	69e3      	ldr	r3, [r4, #28]
    ab46:	b299      	uxth	r1, r3
    ab48:	f104 0208 	add.w	r2, r4, #8
    ab4c:	f104 0312 	add.w	r3, r4, #18
    ab50:	f7ff fd1a 	bl	a588 <buf_bufdata>
    ab54:	4603      	mov	r3, r0
			 &psock->readptr,
			 &psock->readlen) != BUF_FULL);
    ab56:	2b01      	cmp	r3, #1
    ab58:	d1d3      	bne.n	ab02 <psock_readbuf+0x32>

  if(psock_datalen(psock) == 0) {
    ab5a:	4620      	mov	r0, r4
    ab5c:	f7ff ff16 	bl	a98c <psock_datalen>
    ab60:	4603      	mov	r3, r0
    ab62:	2b00      	cmp	r3, #0
    ab64:	d109      	bne.n	ab7a <psock_readbuf+0xaa>
    psock->state = STATE_NONE;
    ab66:	f04f 0300 	mov.w	r3, #0
    ab6a:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    ab6e:	f04f 0300 	mov.w	r3, #0
    ab72:	8063      	strh	r3, [r4, #2]
    ab74:	f04f 0300 	mov.w	r3, #0
    ab78:	e007      	b.n	ab8a <psock_readbuf+0xba>
  }
  PT_END(&psock->psockpt);
    ab7a:	f04f 0300 	mov.w	r3, #0
    ab7e:	71fb      	strb	r3, [r7, #7]
    ab80:	f04f 0300 	mov.w	r3, #0
    ab84:	8063      	strh	r3, [r4, #2]
    ab86:	f04f 0302 	mov.w	r3, #2
}
    ab8a:	4618      	mov	r0, r3
    ab8c:	f107 070c 	add.w	r7, r7, #12
    ab90:	46bd      	mov	sp, r7
    ab92:	bd90      	pop	{r4, r7, pc}

0000ab94 <psock_init>:
/*---------------------------------------------------------------------------*/
void
psock_init(register struct psock *psock, char *buffer, unsigned int buffersize)
{
    ab94:	b590      	push	{r4, r7, lr}
    ab96:	b083      	sub	sp, #12
    ab98:	af00      	add	r7, sp, #0
    ab9a:	4604      	mov	r4, r0
    ab9c:	6079      	str	r1, [r7, #4]
    ab9e:	603a      	str	r2, [r7, #0]
  psock->state = STATE_NONE;
    aba0:	f04f 0300 	mov.w	r3, #0
    aba4:	f884 3020 	strb.w	r3, [r4, #32]
  psock->readlen = 0;
    aba8:	f04f 0300 	mov.w	r3, #0
    abac:	8263      	strh	r3, [r4, #18]
  psock->bufptr = buffer;
    abae:	687b      	ldr	r3, [r7, #4]
    abb0:	60e3      	str	r3, [r4, #12]
  psock->bufsize = buffersize;
    abb2:	683b      	ldr	r3, [r7, #0]
    abb4:	61e3      	str	r3, [r4, #28]
  buf_setup(&psock->buf, (unsigned char*) buffer, buffersize);
    abb6:	f104 0214 	add.w	r2, r4, #20
    abba:	683b      	ldr	r3, [r7, #0]
    abbc:	b29b      	uxth	r3, r3
    abbe:	4610      	mov	r0, r2
    abc0:	6879      	ldr	r1, [r7, #4]
    abc2:	461a      	mov	r2, r3
    abc4:	f7ff fcce 	bl	a564 <buf_setup>
  PT_INIT(&psock->pt);
    abc8:	f04f 0300 	mov.w	r3, #0
    abcc:	8023      	strh	r3, [r4, #0]
  PT_INIT(&psock->psockpt);
    abce:	f04f 0300 	mov.w	r3, #0
    abd2:	8063      	strh	r3, [r4, #2]
}
    abd4:	f107 070c 	add.w	r7, r7, #12
    abd8:	46bd      	mov	sp, r7
    abda:	bd90      	pop	{r4, r7, pc}

0000abdc <timer_set>:
 * \param t A pointer to the timer
 * \param interval The interval before the timer expires.
 *
 */
void timer_set( struct timer *t, clock_time_t interval )
{
    abdc:	b580      	push	{r7, lr}
    abde:	b082      	sub	sp, #8
    abe0:	af00      	add	r7, sp, #0
    abe2:	6078      	str	r0, [r7, #4]
    abe4:	6039      	str	r1, [r7, #0]
	t->interval = interval;
    abe6:	687b      	ldr	r3, [r7, #4]
    abe8:	683a      	ldr	r2, [r7, #0]
    abea:	605a      	str	r2, [r3, #4]
	t->start = clock_time();
    abec:	f7f6 f99a 	bl	f24 <clock_time>
    abf0:	4602      	mov	r2, r0
    abf2:	687b      	ldr	r3, [r7, #4]
    abf4:	601a      	str	r2, [r3, #0]
}
    abf6:	f107 0708 	add.w	r7, r7, #8
    abfa:	46bd      	mov	sp, r7
    abfc:	bd80      	pop	{r7, pc}
    abfe:	bf00      	nop

0000ac00 <timer_reset>:
 * \param t A pointer to the timer.
 *
 * \sa timer_restart()
 */
void timer_reset( struct timer *t )
{
    ac00:	b480      	push	{r7}
    ac02:	b083      	sub	sp, #12
    ac04:	af00      	add	r7, sp, #0
    ac06:	6078      	str	r0, [r7, #4]
	t->start += t->interval;
    ac08:	687b      	ldr	r3, [r7, #4]
    ac0a:	681a      	ldr	r2, [r3, #0]
    ac0c:	687b      	ldr	r3, [r7, #4]
    ac0e:	685b      	ldr	r3, [r3, #4]
    ac10:	441a      	add	r2, r3
    ac12:	687b      	ldr	r3, [r7, #4]
    ac14:	601a      	str	r2, [r3, #0]
}
    ac16:	f107 070c 	add.w	r7, r7, #12
    ac1a:	46bd      	mov	sp, r7
    ac1c:	bc80      	pop	{r7}
    ac1e:	4770      	bx	lr

0000ac20 <timer_restart>:
 * \param t A pointer to the timer.
 *
 * \sa timer_reset()
 */
void timer_restart( struct timer *t )
{
    ac20:	b580      	push	{r7, lr}
    ac22:	b082      	sub	sp, #8
    ac24:	af00      	add	r7, sp, #0
    ac26:	6078      	str	r0, [r7, #4]
	t->start = clock_time();
    ac28:	f7f6 f97c 	bl	f24 <clock_time>
    ac2c:	4602      	mov	r2, r0
    ac2e:	687b      	ldr	r3, [r7, #4]
    ac30:	601a      	str	r2, [r3, #0]
}
    ac32:	f107 0708 	add.w	r7, r7, #8
    ac36:	46bd      	mov	sp, r7
    ac38:	bd80      	pop	{r7, pc}
    ac3a:	bf00      	nop

0000ac3c <timer_expired>:
 *
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
int timer_expired( struct timer *t )
{
    ac3c:	b580      	push	{r7, lr}
    ac3e:	b082      	sub	sp, #8
    ac40:	af00      	add	r7, sp, #0
    ac42:	6078      	str	r0, [r7, #4]
	return( clock_time_t ) ( clock_time() - t->start ) >= ( clock_time_t ) t->interval;
    ac44:	f7f6 f96e 	bl	f24 <clock_time>
    ac48:	4602      	mov	r2, r0
    ac4a:	687b      	ldr	r3, [r7, #4]
    ac4c:	681b      	ldr	r3, [r3, #0]
    ac4e:	ebc3 0202 	rsb	r2, r3, r2
    ac52:	687b      	ldr	r3, [r7, #4]
    ac54:	685b      	ldr	r3, [r3, #4]
    ac56:	429a      	cmp	r2, r3
    ac58:	bf34      	ite	cc
    ac5a:	2300      	movcc	r3, #0
    ac5c:	2301      	movcs	r3, #1
}
    ac5e:	4618      	mov	r0, r3
    ac60:	f107 0708 	add.w	r7, r7, #8
    ac64:	46bd      	mov	sp, r7
    ac66:	bd80      	pop	{r7, pc}

0000ac68 <timer_remaining>:
 *
 * \return The time until the timer expires
 *
 */
clock_time_t timer_remaining( struct timer *t )
{
    ac68:	b590      	push	{r4, r7, lr}
    ac6a:	b083      	sub	sp, #12
    ac6c:	af00      	add	r7, sp, #0
    ac6e:	6078      	str	r0, [r7, #4]
	return t->start + t->interval - clock_time();
    ac70:	687b      	ldr	r3, [r7, #4]
    ac72:	681a      	ldr	r2, [r3, #0]
    ac74:	687b      	ldr	r3, [r7, #4]
    ac76:	685b      	ldr	r3, [r3, #4]
    ac78:	eb02 0403 	add.w	r4, r2, r3
    ac7c:	f7f6 f952 	bl	f24 <clock_time>
    ac80:	4603      	mov	r3, r0
    ac82:	ebc3 0304 	rsb	r3, r3, r4
}
    ac86:	4618      	mov	r0, r3
    ac88:	f107 070c 	add.w	r7, r7, #12
    ac8c:	46bd      	mov	sp, r7
    ac8e:	bd90      	pop	{r4, r7, pc}

0000ac90 <uip_setipid>:

/* Ths ipid variable is an increasing number that is used for the IP ID	field. */
static u16_t ipid;

void uip_setipid( u16_t id )
{
    ac90:	b480      	push	{r7}
    ac92:	b083      	sub	sp, #12
    ac94:	af00      	add	r7, sp, #0
    ac96:	4603      	mov	r3, r0
    ac98:	80fb      	strh	r3, [r7, #6]
	ipid = id;
    ac9a:	f642 730c 	movw	r3, #12044	; 0x2f0c
    ac9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aca2:	88fa      	ldrh	r2, [r7, #6]
    aca4:	801a      	strh	r2, [r3, #0]
}
    aca6:	f107 070c 	add.w	r7, r7, #12
    acaa:	46bd      	mov	sp, r7
    acac:	bc80      	pop	{r7}
    acae:	4770      	bx	lr

0000acb0 <uip_add32>:
	#define UIP_LOG( m )
#endif /* UIP_LOGGING == 1 */

#if !UIP_ARCH_ADD32
	void uip_add32( u8_t *op32, u16_t op16 )
	{
    acb0:	b480      	push	{r7}
    acb2:	b083      	sub	sp, #12
    acb4:	af00      	add	r7, sp, #0
    acb6:	6078      	str	r0, [r7, #4]
    acb8:	460b      	mov	r3, r1
    acba:	807b      	strh	r3, [r7, #2]
		uip_acc32[3] = op32[3] + ( op16 & 0xff );
    acbc:	687b      	ldr	r3, [r7, #4]
    acbe:	f103 0303 	add.w	r3, r3, #3
    acc2:	781a      	ldrb	r2, [r3, #0]
    acc4:	887b      	ldrh	r3, [r7, #2]
    acc6:	b2db      	uxtb	r3, r3
    acc8:	4413      	add	r3, r2
    acca:	b2da      	uxtb	r2, r3
    accc:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    acd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acd4:	70da      	strb	r2, [r3, #3]
		uip_acc32[2] = op32[2] + ( op16 >> 8 );
    acd6:	687b      	ldr	r3, [r7, #4]
    acd8:	f103 0302 	add.w	r3, r3, #2
    acdc:	781a      	ldrb	r2, [r3, #0]
    acde:	887b      	ldrh	r3, [r7, #2]
    ace0:	ea4f 2313 	mov.w	r3, r3, lsr #8
    ace4:	b29b      	uxth	r3, r3
    ace6:	b2db      	uxtb	r3, r3
    ace8:	4413      	add	r3, r2
    acea:	b2da      	uxtb	r2, r3
    acec:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    acf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acf4:	709a      	strb	r2, [r3, #2]
		uip_acc32[1] = op32[1];
    acf6:	687b      	ldr	r3, [r7, #4]
    acf8:	f103 0301 	add.w	r3, r3, #1
    acfc:	781a      	ldrb	r2, [r3, #0]
    acfe:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    ad02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad06:	705a      	strb	r2, [r3, #1]
		uip_acc32[0] = op32[0];
    ad08:	687b      	ldr	r3, [r7, #4]
    ad0a:	781a      	ldrb	r2, [r3, #0]
    ad0c:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    ad10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad14:	701a      	strb	r2, [r3, #0]

		if( uip_acc32[2] < (op16 >> 8) )
    ad16:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    ad1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad1e:	789b      	ldrb	r3, [r3, #2]
    ad20:	461a      	mov	r2, r3
    ad22:	887b      	ldrh	r3, [r7, #2]
    ad24:	ea4f 2313 	mov.w	r3, r3, lsr #8
    ad28:	b29b      	uxth	r3, r3
    ad2a:	429a      	cmp	r2, r3
    ad2c:	d220      	bcs.n	ad70 <uip_add32+0xc0>
		{
			++uip_acc32[1];
    ad2e:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    ad32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad36:	785b      	ldrb	r3, [r3, #1]
    ad38:	f103 0301 	add.w	r3, r3, #1
    ad3c:	b2da      	uxtb	r2, r3
    ad3e:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    ad42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad46:	705a      	strb	r2, [r3, #1]
			if( uip_acc32[1] == 0 )
    ad48:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    ad4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad50:	785b      	ldrb	r3, [r3, #1]
    ad52:	2b00      	cmp	r3, #0
    ad54:	d10c      	bne.n	ad70 <uip_add32+0xc0>
			{
				++uip_acc32[0];
    ad56:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    ad5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad5e:	781b      	ldrb	r3, [r3, #0]
    ad60:	f103 0301 	add.w	r3, r3, #1
    ad64:	b2da      	uxtb	r2, r3
    ad66:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    ad6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad6e:	701a      	strb	r2, [r3, #0]
			}
		}

		if( uip_acc32[3] < (op16 & 0xff) )
    ad70:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    ad74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad78:	78db      	ldrb	r3, [r3, #3]
    ad7a:	461a      	mov	r2, r3
    ad7c:	887b      	ldrh	r3, [r7, #2]
    ad7e:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    ad82:	429a      	cmp	r2, r3
    ad84:	da34      	bge.n	adf0 <uip_add32+0x140>
		{
			++uip_acc32[2];
    ad86:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    ad8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad8e:	789b      	ldrb	r3, [r3, #2]
    ad90:	f103 0301 	add.w	r3, r3, #1
    ad94:	b2da      	uxtb	r2, r3
    ad96:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    ad9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad9e:	709a      	strb	r2, [r3, #2]
			if( uip_acc32[2] == 0 )
    ada0:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    ada4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ada8:	789b      	ldrb	r3, [r3, #2]
    adaa:	2b00      	cmp	r3, #0
    adac:	d120      	bne.n	adf0 <uip_add32+0x140>
			{
				++uip_acc32[1];
    adae:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    adb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adb6:	785b      	ldrb	r3, [r3, #1]
    adb8:	f103 0301 	add.w	r3, r3, #1
    adbc:	b2da      	uxtb	r2, r3
    adbe:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    adc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adc6:	705a      	strb	r2, [r3, #1]
				if( uip_acc32[1] == 0 )
    adc8:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    adcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    add0:	785b      	ldrb	r3, [r3, #1]
    add2:	2b00      	cmp	r3, #0
    add4:	d10c      	bne.n	adf0 <uip_add32+0x140>
				{
					++uip_acc32[0];
    add6:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    adda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adde:	781b      	ldrb	r3, [r3, #0]
    ade0:	f103 0301 	add.w	r3, r3, #1
    ade4:	b2da      	uxtb	r2, r3
    ade6:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    adea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adee:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
    adf0:	f107 070c 	add.w	r7, r7, #12
    adf4:	46bd      	mov	sp, r7
    adf6:	bc80      	pop	{r7}
    adf8:	4770      	bx	lr
    adfa:	bf00      	nop

0000adfc <chksum>:
#endif /* UIP_ARCH_ADD32 */

#if !UIP_ARCH_CHKSUM

	static u16_t chksum( u16_t sum, const u8_t *data, u16_t len )
	{
    adfc:	b480      	push	{r7}
    adfe:	b089      	sub	sp, #36	; 0x24
    ae00:	af00      	add	r7, sp, #0
    ae02:	60b9      	str	r1, [r7, #8]
    ae04:	4613      	mov	r3, r2
    ae06:	4602      	mov	r2, r0
    ae08:	81fa      	strh	r2, [r7, #14]
    ae0a:	80fb      	strh	r3, [r7, #6]
		u16_t		t;
		const u8_t	*dataptr;
		const u8_t	*last_byte;

		dataptr = data;
    ae0c:	68bb      	ldr	r3, [r7, #8]
    ae0e:	61bb      	str	r3, [r7, #24]
		last_byte = data + len - 1;
    ae10:	88fb      	ldrh	r3, [r7, #6]
    ae12:	f103 33ff 	add.w	r3, r3, #4294967295
    ae16:	68ba      	ldr	r2, [r7, #8]
    ae18:	4413      	add	r3, r2
    ae1a:	61fb      	str	r3, [r7, #28]

		while( dataptr < last_byte )
    ae1c:	e01a      	b.n	ae54 <chksum+0x58>
		{
			/* At least two more bytes */
			t = ( dataptr[ 0 ] << 8 ) + dataptr[ 1 ];
    ae1e:	69bb      	ldr	r3, [r7, #24]
    ae20:	781b      	ldrb	r3, [r3, #0]
    ae22:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ae26:	b29a      	uxth	r2, r3
    ae28:	69bb      	ldr	r3, [r7, #24]
    ae2a:	f103 0301 	add.w	r3, r3, #1
    ae2e:	781b      	ldrb	r3, [r3, #0]
    ae30:	4413      	add	r3, r2
    ae32:	82fb      	strh	r3, [r7, #22]
			sum += t;
    ae34:	89fa      	ldrh	r2, [r7, #14]
    ae36:	8afb      	ldrh	r3, [r7, #22]
    ae38:	4413      	add	r3, r2
    ae3a:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    ae3c:	89fa      	ldrh	r2, [r7, #14]
    ae3e:	8afb      	ldrh	r3, [r7, #22]
    ae40:	429a      	cmp	r2, r3
    ae42:	d203      	bcs.n	ae4c <chksum+0x50>
			{
				sum++;	/* carry */
    ae44:	89fb      	ldrh	r3, [r7, #14]
    ae46:	f103 0301 	add.w	r3, r3, #1
    ae4a:	81fb      	strh	r3, [r7, #14]
			}

			dataptr += 2;
    ae4c:	69bb      	ldr	r3, [r7, #24]
    ae4e:	f103 0302 	add.w	r3, r3, #2
    ae52:	61bb      	str	r3, [r7, #24]
		const u8_t	*last_byte;

		dataptr = data;
		last_byte = data + len - 1;

		while( dataptr < last_byte )
    ae54:	69ba      	ldr	r2, [r7, #24]
    ae56:	69fb      	ldr	r3, [r7, #28]
    ae58:	429a      	cmp	r2, r3
    ae5a:	d3e0      	bcc.n	ae1e <chksum+0x22>
			}

			dataptr += 2;
		}

		if( dataptr == last_byte )
    ae5c:	69ba      	ldr	r2, [r7, #24]
    ae5e:	69fb      	ldr	r3, [r7, #28]
    ae60:	429a      	cmp	r2, r3
    ae62:	d110      	bne.n	ae86 <chksum+0x8a>
		{
			t = ( dataptr[ 0 ] << 8 ) + 0;
    ae64:	69bb      	ldr	r3, [r7, #24]
    ae66:	781b      	ldrb	r3, [r3, #0]
    ae68:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ae6c:	82fb      	strh	r3, [r7, #22]
			sum += t;
    ae6e:	89fa      	ldrh	r2, [r7, #14]
    ae70:	8afb      	ldrh	r3, [r7, #22]
    ae72:	4413      	add	r3, r2
    ae74:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    ae76:	89fa      	ldrh	r2, [r7, #14]
    ae78:	8afb      	ldrh	r3, [r7, #22]
    ae7a:	429a      	cmp	r2, r3
    ae7c:	d203      	bcs.n	ae86 <chksum+0x8a>
			{
				sum++;	/* carry */
    ae7e:	89fb      	ldrh	r3, [r7, #14]
    ae80:	f103 0301 	add.w	r3, r3, #1
    ae84:	81fb      	strh	r3, [r7, #14]
			}
		}

		/* Return sum in host byte order. */
		return sum;
    ae86:	89fb      	ldrh	r3, [r7, #14]
	}
    ae88:	4618      	mov	r0, r3
    ae8a:	f107 0724 	add.w	r7, r7, #36	; 0x24
    ae8e:	46bd      	mov	sp, r7
    ae90:	bc80      	pop	{r7}
    ae92:	4770      	bx	lr

0000ae94 <uip_chksum>:
	/*---------------------------------------------------------------------------*/

	u16_t uip_chksum( u16_t *data, u16_t len )
	{
    ae94:	b580      	push	{r7, lr}
    ae96:	b082      	sub	sp, #8
    ae98:	af00      	add	r7, sp, #0
    ae9a:	6078      	str	r0, [r7, #4]
    ae9c:	460b      	mov	r3, r1
    ae9e:	807b      	strh	r3, [r7, #2]
		return htons( chksum( 0, ( u8_t * ) data, len ) );
    aea0:	687a      	ldr	r2, [r7, #4]
    aea2:	887b      	ldrh	r3, [r7, #2]
    aea4:	f04f 0000 	mov.w	r0, #0
    aea8:	4611      	mov	r1, r2
    aeaa:	461a      	mov	r2, r3
    aeac:	f7ff ffa6 	bl	adfc <chksum>
    aeb0:	4603      	mov	r3, r0
    aeb2:	4618      	mov	r0, r3
    aeb4:	f002 fb88 	bl	d5c8 <htons>
    aeb8:	4603      	mov	r3, r0
	}
    aeba:	4618      	mov	r0, r3
    aebc:	f107 0708 	add.w	r7, r7, #8
    aec0:	46bd      	mov	sp, r7
    aec2:	bd80      	pop	{r7, pc}

0000aec4 <uip_ipchksum>:
	/*---------------------------------------------------------------------------*/

	#ifndef UIP_ARCH_IPCHKSUM
		u16_t uip_ipchksum( void )
		{
    aec4:	b580      	push	{r7, lr}
    aec6:	b082      	sub	sp, #8
    aec8:	af00      	add	r7, sp, #0
			u16_t	sum;

			sum = chksum( 0, &uip_buf[UIP_LLH_LEN], UIP_IPH_LEN );
    aeca:	f240 632c 	movw	r3, #1580	; 0x62c
    aece:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aed2:	681b      	ldr	r3, [r3, #0]
    aed4:	f103 030e 	add.w	r3, r3, #14
    aed8:	f04f 0000 	mov.w	r0, #0
    aedc:	4619      	mov	r1, r3
    aede:	f04f 0214 	mov.w	r2, #20
    aee2:	f7ff ff8b 	bl	adfc <chksum>
    aee6:	4603      	mov	r3, r0
    aee8:	80fb      	strh	r3, [r7, #6]

			//DEBUG_PRINTF( "uip_ipchksum: sum 0x%04x\n", sum );
			return( sum == 0 ) ? 0xffff : htons( sum );
    aeea:	88fb      	ldrh	r3, [r7, #6]
    aeec:	2b00      	cmp	r3, #0
    aeee:	d005      	beq.n	aefc <uip_ipchksum+0x38>
    aef0:	88fb      	ldrh	r3, [r7, #6]
    aef2:	4618      	mov	r0, r3
    aef4:	f002 fb68 	bl	d5c8 <htons>
    aef8:	4603      	mov	r3, r0
    aefa:	e001      	b.n	af00 <uip_ipchksum+0x3c>
    aefc:	f64f 73ff 	movw	r3, #65535	; 0xffff
		}
    af00:	4618      	mov	r0, r3
    af02:	f107 0708 	add.w	r7, r7, #8
    af06:	46bd      	mov	sp, r7
    af08:	bd80      	pop	{r7, pc}
    af0a:	bf00      	nop

0000af0c <upper_layer_chksum>:
	#endif
	/*---------------------------------------------------------------------------*/

	static u16_t upper_layer_chksum( u8_t proto )
	{
    af0c:	b580      	push	{r7, lr}
    af0e:	b084      	sub	sp, #16
    af10:	af00      	add	r7, sp, #0
    af12:	4603      	mov	r3, r0
    af14:	71fb      	strb	r3, [r7, #7]
		u16_t	sum;

		#if UIP_CONF_IPV6
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] );
		#else /* UIP_CONF_IPV6 */
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] ) - UIP_IPH_LEN;
    af16:	f240 632c 	movw	r3, #1580	; 0x62c
    af1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af1e:	681b      	ldr	r3, [r3, #0]
    af20:	f103 030e 	add.w	r3, r3, #14
    af24:	789b      	ldrb	r3, [r3, #2]
    af26:	ea4f 2303 	mov.w	r3, r3, lsl #8
    af2a:	b29a      	uxth	r2, r3
    af2c:	f240 632c 	movw	r3, #1580	; 0x62c
    af30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af34:	681b      	ldr	r3, [r3, #0]
    af36:	f103 030e 	add.w	r3, r3, #14
    af3a:	78db      	ldrb	r3, [r3, #3]
    af3c:	4413      	add	r3, r2
    af3e:	b29b      	uxth	r3, r3
    af40:	f1a3 0314 	sub.w	r3, r3, #20
    af44:	81bb      	strh	r3, [r7, #12]
		#endif /* UIP_CONF_IPV6 */

		/* First sum pseudoheader. */

		/* IP protocol and length fields. This addition cannot carry. */
		sum = upper_layer_len + proto;
    af46:	79fa      	ldrb	r2, [r7, #7]
    af48:	89bb      	ldrh	r3, [r7, #12]
    af4a:	4413      	add	r3, r2
    af4c:	81fb      	strh	r3, [r7, #14]

		/* Sum IP source and destination addresses. */
		sum = chksum( sum, ( u8_t * ) &BUF->srcipaddr, 2 * sizeof(uip_ipaddr_t) );
    af4e:	f240 632c 	movw	r3, #1580	; 0x62c
    af52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af56:	681b      	ldr	r3, [r3, #0]
    af58:	f103 030e 	add.w	r3, r3, #14
    af5c:	f103 030c 	add.w	r3, r3, #12
    af60:	89fa      	ldrh	r2, [r7, #14]
    af62:	4610      	mov	r0, r2
    af64:	4619      	mov	r1, r3
    af66:	f04f 0208 	mov.w	r2, #8
    af6a:	f7ff ff47 	bl	adfc <chksum>
    af6e:	4603      	mov	r3, r0
    af70:	81fb      	strh	r3, [r7, #14]

		/* Sum TCP header and data. */
		sum = chksum( sum, &uip_buf[UIP_IPH_LEN + UIP_LLH_LEN], upper_layer_len );
    af72:	f240 632c 	movw	r3, #1580	; 0x62c
    af76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af7a:	681b      	ldr	r3, [r3, #0]
    af7c:	f103 0222 	add.w	r2, r3, #34	; 0x22
    af80:	89f9      	ldrh	r1, [r7, #14]
    af82:	89bb      	ldrh	r3, [r7, #12]
    af84:	4608      	mov	r0, r1
    af86:	4611      	mov	r1, r2
    af88:	461a      	mov	r2, r3
    af8a:	f7ff ff37 	bl	adfc <chksum>
    af8e:	4603      	mov	r3, r0
    af90:	81fb      	strh	r3, [r7, #14]

		return( sum == 0 ) ? 0xffff : htons( sum );
    af92:	89fb      	ldrh	r3, [r7, #14]
    af94:	2b00      	cmp	r3, #0
    af96:	d005      	beq.n	afa4 <upper_layer_chksum+0x98>
    af98:	89fb      	ldrh	r3, [r7, #14]
    af9a:	4618      	mov	r0, r3
    af9c:	f002 fb14 	bl	d5c8 <htons>
    afa0:	4603      	mov	r3, r0
    afa2:	e001      	b.n	afa8 <upper_layer_chksum+0x9c>
    afa4:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
    afa8:	4618      	mov	r0, r3
    afaa:	f107 0710 	add.w	r7, r7, #16
    afae:	46bd      	mov	sp, r7
    afb0:	bd80      	pop	{r7, pc}
    afb2:	bf00      	nop

0000afb4 <uip_tcpchksum>:
		}
	#endif /* UIP_CONF_IPV6 */
	/*---------------------------------------------------------------------------*/

	u16_t uip_tcpchksum( void )
	{
    afb4:	b580      	push	{r7, lr}
    afb6:	af00      	add	r7, sp, #0
		return upper_layer_chksum( UIP_PROTO_TCP );
    afb8:	f04f 0006 	mov.w	r0, #6
    afbc:	f7ff ffa6 	bl	af0c <upper_layer_chksum>
    afc0:	4603      	mov	r3, r0
	}
    afc2:	4618      	mov	r0, r3
    afc4:	bd80      	pop	{r7, pc}
    afc6:	bf00      	nop

0000afc8 <uip_udpchksum>:
	/*---------------------------------------------------------------------------*/

	#if UIP_UDP_CHECKSUMS
		u16_t uip_udpchksum( void )
		{
    afc8:	b580      	push	{r7, lr}
    afca:	af00      	add	r7, sp, #0
			return upper_layer_chksum( UIP_PROTO_UDP );
    afcc:	f04f 0011 	mov.w	r0, #17
    afd0:	f7ff ff9c 	bl	af0c <upper_layer_chksum>
    afd4:	4603      	mov	r3, r0
		}
    afd6:	4618      	mov	r0, r3
    afd8:	bd80      	pop	{r7, pc}
    afda:	bf00      	nop

0000afdc <uip_init>:

#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
    afdc:	b480      	push	{r7}
    afde:	af00      	add	r7, sp, #0
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    afe0:	f642 7316 	movw	r3, #12054	; 0x2f16
    afe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afe8:	f04f 0200 	mov.w	r2, #0
    afec:	701a      	strb	r2, [r3, #0]
    afee:	e01a      	b.n	b026 <uip_init+0x4a>
	{
		uip_listenports[ c ] = 0;
    aff0:	f642 7316 	movw	r3, #12054	; 0x2f16
    aff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aff8:	781b      	ldrb	r3, [r3, #0]
    affa:	461a      	mov	r2, r3
    affc:	f64c 33c4 	movw	r3, #52164	; 0xcbc4
    b000:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b004:	f04f 0100 	mov.w	r1, #0
    b008:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b00c:	f642 7316 	movw	r3, #12054	; 0x2f16
    b010:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b014:	781b      	ldrb	r3, [r3, #0]
    b016:	f103 0301 	add.w	r3, r3, #1
    b01a:	b2da      	uxtb	r2, r3
    b01c:	f642 7316 	movw	r3, #12054	; 0x2f16
    b020:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b024:	701a      	strb	r2, [r3, #0]
    b026:	f642 7316 	movw	r3, #12054	; 0x2f16
    b02a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b02e:	781b      	ldrb	r3, [r3, #0]
    b030:	2b27      	cmp	r3, #39	; 0x27
    b032:	d9dd      	bls.n	aff0 <uip_init+0x14>
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    b034:	f642 7316 	movw	r3, #12054	; 0x2f16
    b038:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b03c:	f04f 0200 	mov.w	r2, #0
    b040:	701a      	strb	r2, [r3, #0]
    b042:	e020      	b.n	b086 <uip_init+0xaa>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
    b044:	f642 7316 	movw	r3, #12054	; 0x2f16
    b048:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b04c:	781b      	ldrb	r3, [r3, #0]
    b04e:	461a      	mov	r2, r3
    b050:	f64a 33e4 	movw	r3, #44004	; 0xabe4
    b054:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b058:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    b05c:	fb01 f202 	mul.w	r2, r1, r2
    b060:	4413      	add	r3, r2
    b062:	f103 0318 	add.w	r3, r3, #24
    b066:	f04f 0200 	mov.w	r2, #0
    b06a:	705a      	strb	r2, [r3, #1]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    b06c:	f642 7316 	movw	r3, #12054	; 0x2f16
    b070:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b074:	781b      	ldrb	r3, [r3, #0]
    b076:	f103 0301 	add.w	r3, r3, #1
    b07a:	b2da      	uxtb	r2, r3
    b07c:	f642 7316 	movw	r3, #12054	; 0x2f16
    b080:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b084:	701a      	strb	r2, [r3, #0]
    b086:	f642 7316 	movw	r3, #12054	; 0x2f16
    b08a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b08e:	781b      	ldrb	r3, [r3, #0]
    b090:	2b27      	cmp	r3, #39	; 0x27
    b092:	d9d7      	bls.n	b044 <uip_init+0x68>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
	}

	#if UIP_ACTIVE_OPEN
		lastport = 1024;
    b094:	f642 7314 	movw	r3, #12052	; 0x2f14
    b098:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b09c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    b0a0:	801a      	strh	r2, [r3, #0]

	/* IPv4 initialization. */
	#if UIP_FIXEDADDR == 0
		/*  uip_hostaddr[ 0 ] = uip_hostaddr[ 1 ] = 0;*/
	#endif /* UIP_FIXEDADDR */
}
    b0a2:	46bd      	mov	sp, r7
    b0a4:	bc80      	pop	{r7}
    b0a6:	4770      	bx	lr

0000b0a8 <uip_connect>:
/*---------------------------------------------------------------------------*/

#if UIP_ACTIVE_OPEN
	struct uip_conn *uip_connect( uip_ipaddr_t *ripaddr, u16_t rport )
	{
    b0a8:	b5b0      	push	{r4, r5, r7, lr}
    b0aa:	b082      	sub	sp, #8
    b0ac:	af00      	add	r7, sp, #0
    b0ae:	6078      	str	r0, [r7, #4]
    b0b0:	460b      	mov	r3, r1
    b0b2:	807b      	strh	r3, [r7, #2]
    b0b4:	e000      	b.n	b0b8 <uip_connect+0x10>
		for( c = 0; c < UIP_CONNS; ++c )
		{
			conn = &uip_conns[ c ];
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
			{
				goto again;
    b0b6:	bf00      	nop
	{
		register struct uip_conn	*conn, *cconn;

		/* Find an unused local port. */
	again:
		++lastport;
    b0b8:	f642 7314 	movw	r3, #12052	; 0x2f14
    b0bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0c0:	881b      	ldrh	r3, [r3, #0]
    b0c2:	f103 0301 	add.w	r3, r3, #1
    b0c6:	b29a      	uxth	r2, r3
    b0c8:	f642 7314 	movw	r3, #12052	; 0x2f14
    b0cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0d0:	801a      	strh	r2, [r3, #0]

		if( lastport >= 32000 )
    b0d2:	f642 7314 	movw	r3, #12052	; 0x2f14
    b0d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0da:	881a      	ldrh	r2, [r3, #0]
    b0dc:	f647 43ff 	movw	r3, #31999	; 0x7cff
    b0e0:	429a      	cmp	r2, r3
    b0e2:	d906      	bls.n	b0f2 <uip_connect+0x4a>
		{
			lastport = 4096;
    b0e4:	f642 7314 	movw	r3, #12052	; 0x2f14
    b0e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    b0f0:	801a      	strh	r2, [r3, #0]
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    b0f2:	f642 7316 	movw	r3, #12054	; 0x2f16
    b0f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0fa:	f04f 0200 	mov.w	r2, #0
    b0fe:	701a      	strb	r2, [r3, #0]
    b100:	e02a      	b.n	b158 <uip_connect+0xb0>
		{
			conn = &uip_conns[ c ];
    b102:	f642 7316 	movw	r3, #12054	; 0x2f16
    b106:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b10a:	781b      	ldrb	r3, [r3, #0]
    b10c:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b110:	fb02 f203 	mul.w	r2, r2, r3
    b114:	f64a 33e4 	movw	r3, #44004	; 0xabe4
    b118:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b11c:	eb02 0403 	add.w	r4, r2, r3
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
    b120:	7e63      	ldrb	r3, [r4, #25]
    b122:	2b00      	cmp	r3, #0
    b124:	d00b      	beq.n	b13e <uip_connect+0x96>
    b126:	88a4      	ldrh	r4, [r4, #4]
    b128:	f642 7314 	movw	r3, #12052	; 0x2f14
    b12c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b130:	881b      	ldrh	r3, [r3, #0]
    b132:	4618      	mov	r0, r3
    b134:	f002 fa48 	bl	d5c8 <htons>
    b138:	4603      	mov	r3, r0
    b13a:	429c      	cmp	r4, r3
    b13c:	d0bb      	beq.n	b0b6 <uip_connect+0xe>
			lastport = 4096;
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    b13e:	f642 7316 	movw	r3, #12054	; 0x2f16
    b142:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b146:	781b      	ldrb	r3, [r3, #0]
    b148:	f103 0301 	add.w	r3, r3, #1
    b14c:	b2da      	uxtb	r2, r3
    b14e:	f642 7316 	movw	r3, #12054	; 0x2f16
    b152:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b156:	701a      	strb	r2, [r3, #0]
    b158:	f642 7316 	movw	r3, #12054	; 0x2f16
    b15c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b160:	781b      	ldrb	r3, [r3, #0]
    b162:	2b27      	cmp	r3, #39	; 0x27
    b164:	d9cd      	bls.n	b102 <uip_connect+0x5a>
			{
				goto again;
			}
		}

		conn = 0;
    b166:	f04f 0400 	mov.w	r4, #0
		for( c = 0; c < UIP_CONNS; ++c )
    b16a:	f642 7316 	movw	r3, #12054	; 0x2f16
    b16e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b172:	f04f 0200 	mov.w	r2, #0
    b176:	701a      	strb	r2, [r3, #0]
    b178:	e02a      	b.n	b1d0 <uip_connect+0x128>
		{
			cconn = &uip_conns[ c ];
    b17a:	f642 7316 	movw	r3, #12054	; 0x2f16
    b17e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b182:	781b      	ldrb	r3, [r3, #0]
    b184:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b188:	fb02 f203 	mul.w	r2, r2, r3
    b18c:	f64a 33e4 	movw	r3, #44004	; 0xabe4
    b190:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b194:	eb02 0503 	add.w	r5, r2, r3
			if( cconn->tcpstateflags == UIP_CLOSED )
    b198:	7e6b      	ldrb	r3, [r5, #25]
    b19a:	2b00      	cmp	r3, #0
    b19c:	d101      	bne.n	b1a2 <uip_connect+0xfa>
			{
				conn = cconn;
    b19e:	462c      	mov	r4, r5
				break;
    b1a0:	e01d      	b.n	b1de <uip_connect+0x136>
			}

			if( cconn->tcpstateflags == UIP_TIME_WAIT )
    b1a2:	7e6b      	ldrb	r3, [r5, #25]
    b1a4:	2b07      	cmp	r3, #7
    b1a6:	d106      	bne.n	b1b6 <uip_connect+0x10e>
			{
				if( conn == 0 || cconn->timer > conn->timer )
    b1a8:	2c00      	cmp	r4, #0
    b1aa:	d003      	beq.n	b1b4 <uip_connect+0x10c>
    b1ac:	7eaa      	ldrb	r2, [r5, #26]
    b1ae:	7ea3      	ldrb	r3, [r4, #26]
    b1b0:	429a      	cmp	r2, r3
    b1b2:	d900      	bls.n	b1b6 <uip_connect+0x10e>
				{
					conn = cconn;
    b1b4:	462c      	mov	r4, r5
				goto again;
			}
		}

		conn = 0;
		for( c = 0; c < UIP_CONNS; ++c )
    b1b6:	f642 7316 	movw	r3, #12054	; 0x2f16
    b1ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1be:	781b      	ldrb	r3, [r3, #0]
    b1c0:	f103 0301 	add.w	r3, r3, #1
    b1c4:	b2da      	uxtb	r2, r3
    b1c6:	f642 7316 	movw	r3, #12054	; 0x2f16
    b1ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1ce:	701a      	strb	r2, [r3, #0]
    b1d0:	f642 7316 	movw	r3, #12054	; 0x2f16
    b1d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1d8:	781b      	ldrb	r3, [r3, #0]
    b1da:	2b27      	cmp	r3, #39	; 0x27
    b1dc:	d9cd      	bls.n	b17a <uip_connect+0xd2>
					conn = cconn;
				}
			}
		}

		if( conn == 0 )
    b1de:	2c00      	cmp	r4, #0
    b1e0:	d102      	bne.n	b1e8 <uip_connect+0x140>
		{
			return 0;
    b1e2:	f04f 0300 	mov.w	r3, #0
    b1e6:	e04a      	b.n	b27e <uip_connect+0x1d6>
		}

		conn->tcpstateflags = UIP_SYN_SENT;
    b1e8:	f04f 0302 	mov.w	r3, #2
    b1ec:	7663      	strb	r3, [r4, #25]

		conn->snd_nxt[ 0 ] = iss[ 0 ];
    b1ee:	f642 7310 	movw	r3, #12048	; 0x2f10
    b1f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1f6:	781b      	ldrb	r3, [r3, #0]
    b1f8:	7323      	strb	r3, [r4, #12]
		conn->snd_nxt[ 1 ] = iss[ 1 ];
    b1fa:	f642 7310 	movw	r3, #12048	; 0x2f10
    b1fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b202:	785b      	ldrb	r3, [r3, #1]
    b204:	7363      	strb	r3, [r4, #13]
		conn->snd_nxt[ 2 ] = iss[ 2 ];
    b206:	f642 7310 	movw	r3, #12048	; 0x2f10
    b20a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b20e:	789b      	ldrb	r3, [r3, #2]
    b210:	73a3      	strb	r3, [r4, #14]
		conn->snd_nxt[ 3 ] = iss[ 3 ];
    b212:	f642 7310 	movw	r3, #12048	; 0x2f10
    b216:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b21a:	78db      	ldrb	r3, [r3, #3]
    b21c:	73e3      	strb	r3, [r4, #15]

		conn->initialmss = conn->mss = UIP_TCP_MSS;
    b21e:	f240 5392 	movw	r3, #1426	; 0x592
    b222:	8263      	strh	r3, [r4, #18]
    b224:	8a63      	ldrh	r3, [r4, #18]
    b226:	82a3      	strh	r3, [r4, #20]

		conn->len = 1;		/* TCP length of the SYN is one. */
    b228:	f04f 0301 	mov.w	r3, #1
    b22c:	8223      	strh	r3, [r4, #16]
		conn->nrtx = 0;
    b22e:	f04f 0300 	mov.w	r3, #0
    b232:	76e3      	strb	r3, [r4, #27]
		conn->timer = 1;	/* Send the SYN next time around. */
    b234:	f04f 0301 	mov.w	r3, #1
    b238:	76a3      	strb	r3, [r4, #26]
		conn->rto = UIP_RTO;
    b23a:	f04f 0303 	mov.w	r3, #3
    b23e:	7623      	strb	r3, [r4, #24]
		conn->sa = 0;
    b240:	f04f 0300 	mov.w	r3, #0
    b244:	75a3      	strb	r3, [r4, #22]
		conn->sv = 16;		/* Initial value of the RTT variance. */
    b246:	f04f 0310 	mov.w	r3, #16
    b24a:	75e3      	strb	r3, [r4, #23]
		conn->lport = htons( lastport );
    b24c:	f642 7314 	movw	r3, #12052	; 0x2f14
    b250:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b254:	881b      	ldrh	r3, [r3, #0]
    b256:	4618      	mov	r0, r3
    b258:	f002 f9b6 	bl	d5c8 <htons>
    b25c:	4603      	mov	r3, r0
    b25e:	80a3      	strh	r3, [r4, #4]
		conn->rport = rport;
    b260:	887b      	ldrh	r3, [r7, #2]
    b262:	80e3      	strh	r3, [r4, #6]
		uip_ipaddr_copy( &conn->ripaddr, ripaddr );
    b264:	687b      	ldr	r3, [r7, #4]
    b266:	781b      	ldrb	r3, [r3, #0]
    b268:	7023      	strb	r3, [r4, #0]
    b26a:	687b      	ldr	r3, [r7, #4]
    b26c:	785b      	ldrb	r3, [r3, #1]
    b26e:	7063      	strb	r3, [r4, #1]
    b270:	687b      	ldr	r3, [r7, #4]
    b272:	789b      	ldrb	r3, [r3, #2]
    b274:	70a3      	strb	r3, [r4, #2]
    b276:	687b      	ldr	r3, [r7, #4]
    b278:	78db      	ldrb	r3, [r3, #3]
    b27a:	70e3      	strb	r3, [r4, #3]

		return conn;
    b27c:	4623      	mov	r3, r4
	}
    b27e:	4618      	mov	r0, r3
    b280:	f107 0708 	add.w	r7, r7, #8
    b284:	46bd      	mov	sp, r7
    b286:	bdb0      	pop	{r4, r5, r7, pc}

0000b288 <uip_unlisten>:
	}
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
    b288:	b480      	push	{r7}
    b28a:	b083      	sub	sp, #12
    b28c:	af00      	add	r7, sp, #0
    b28e:	4603      	mov	r3, r0
    b290:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b292:	f642 7316 	movw	r3, #12054	; 0x2f16
    b296:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b29a:	f04f 0200 	mov.w	r2, #0
    b29e:	701a      	strb	r2, [r3, #0]
    b2a0:	e02a      	b.n	b2f8 <uip_unlisten+0x70>
	{
		if( uip_listenports[ c ] == port )
    b2a2:	f642 7316 	movw	r3, #12054	; 0x2f16
    b2a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2aa:	781b      	ldrb	r3, [r3, #0]
    b2ac:	461a      	mov	r2, r3
    b2ae:	f64c 33c4 	movw	r3, #52164	; 0xcbc4
    b2b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2b6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b2ba:	88fa      	ldrh	r2, [r7, #6]
    b2bc:	429a      	cmp	r2, r3
    b2be:	d10e      	bne.n	b2de <uip_unlisten+0x56>
		{
			uip_listenports[ c ] = 0;
    b2c0:	f642 7316 	movw	r3, #12054	; 0x2f16
    b2c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2c8:	781b      	ldrb	r3, [r3, #0]
    b2ca:	461a      	mov	r2, r3
    b2cc:	f64c 33c4 	movw	r3, #52164	; 0xcbc4
    b2d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2d4:	f04f 0100 	mov.w	r1, #0
    b2d8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b2dc:	e013      	b.n	b306 <uip_unlisten+0x7e>
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b2de:	f642 7316 	movw	r3, #12054	; 0x2f16
    b2e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2e6:	781b      	ldrb	r3, [r3, #0]
    b2e8:	f103 0301 	add.w	r3, r3, #1
    b2ec:	b2da      	uxtb	r2, r3
    b2ee:	f642 7316 	movw	r3, #12054	; 0x2f16
    b2f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2f6:	701a      	strb	r2, [r3, #0]
    b2f8:	f642 7316 	movw	r3, #12054	; 0x2f16
    b2fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b300:	781b      	ldrb	r3, [r3, #0]
    b302:	2b27      	cmp	r3, #39	; 0x27
    b304:	d9cd      	bls.n	b2a2 <uip_unlisten+0x1a>
		{
			uip_listenports[ c ] = 0;
			return;
		}
	}
}
    b306:	f107 070c 	add.w	r7, r7, #12
    b30a:	46bd      	mov	sp, r7
    b30c:	bc80      	pop	{r7}
    b30e:	4770      	bx	lr

0000b310 <uip_listen>:
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
    b310:	b480      	push	{r7}
    b312:	b083      	sub	sp, #12
    b314:	af00      	add	r7, sp, #0
    b316:	4603      	mov	r3, r0
    b318:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b31a:	f642 7316 	movw	r3, #12054	; 0x2f16
    b31e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b322:	f04f 0200 	mov.w	r2, #0
    b326:	701a      	strb	r2, [r3, #0]
    b328:	e028      	b.n	b37c <uip_listen+0x6c>
	{
		if( uip_listenports[ c ] == 0 )
    b32a:	f642 7316 	movw	r3, #12054	; 0x2f16
    b32e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b332:	781b      	ldrb	r3, [r3, #0]
    b334:	461a      	mov	r2, r3
    b336:	f64c 33c4 	movw	r3, #52164	; 0xcbc4
    b33a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b33e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b342:	2b00      	cmp	r3, #0
    b344:	d10d      	bne.n	b362 <uip_listen+0x52>
		{
			uip_listenports[ c ] = port;
    b346:	f642 7316 	movw	r3, #12054	; 0x2f16
    b34a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b34e:	781b      	ldrb	r3, [r3, #0]
    b350:	461a      	mov	r2, r3
    b352:	f64c 33c4 	movw	r3, #52164	; 0xcbc4
    b356:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b35a:	88f9      	ldrh	r1, [r7, #6]
    b35c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b360:	e013      	b.n	b38a <uip_listen+0x7a>
}
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b362:	f642 7316 	movw	r3, #12054	; 0x2f16
    b366:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b36a:	781b      	ldrb	r3, [r3, #0]
    b36c:	f103 0301 	add.w	r3, r3, #1
    b370:	b2da      	uxtb	r2, r3
    b372:	f642 7316 	movw	r3, #12054	; 0x2f16
    b376:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b37a:	701a      	strb	r2, [r3, #0]
    b37c:	f642 7316 	movw	r3, #12054	; 0x2f16
    b380:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b384:	781b      	ldrb	r3, [r3, #0]
    b386:	2b27      	cmp	r3, #39	; 0x27
    b388:	d9cf      	bls.n	b32a <uip_listen+0x1a>
		{
			uip_listenports[ c ] = port;
			return;
		}
	}
}
    b38a:	f107 070c 	add.w	r7, r7, #12
    b38e:	46bd      	mov	sp, r7
    b390:	bc80      	pop	{r7}
    b392:	4770      	bx	lr

0000b394 <uip_add_rcv_nxt>:
/*---------------------------------------------------------------------------*/
#endif /* UIP_REASSEMBLY */


static void uip_add_rcv_nxt( u16_t n )
{
    b394:	b580      	push	{r7, lr}
    b396:	b082      	sub	sp, #8
    b398:	af00      	add	r7, sp, #0
    b39a:	4603      	mov	r3, r0
    b39c:	80fb      	strh	r3, [r7, #6]
	uip_add32( uip_conn->rcv_nxt, n );
    b39e:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    b3a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3a6:	681b      	ldr	r3, [r3, #0]
    b3a8:	f103 0208 	add.w	r2, r3, #8
    b3ac:	88fb      	ldrh	r3, [r7, #6]
    b3ae:	4610      	mov	r0, r2
    b3b0:	4619      	mov	r1, r3
    b3b2:	f7ff fc7d 	bl	acb0 <uip_add32>
	uip_conn->rcv_nxt[ 0 ] = uip_acc32[ 0 ];
    b3b6:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    b3ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3be:	681a      	ldr	r2, [r3, #0]
    b3c0:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    b3c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3c8:	781b      	ldrb	r3, [r3, #0]
    b3ca:	7213      	strb	r3, [r2, #8]
	uip_conn->rcv_nxt[ 1 ] = uip_acc32[ 1 ];
    b3cc:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    b3d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3d4:	681a      	ldr	r2, [r3, #0]
    b3d6:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    b3da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3de:	785b      	ldrb	r3, [r3, #1]
    b3e0:	7253      	strb	r3, [r2, #9]
	uip_conn->rcv_nxt[ 2 ] = uip_acc32[ 2 ];
    b3e2:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    b3e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3ea:	681a      	ldr	r2, [r3, #0]
    b3ec:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    b3f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3f4:	789b      	ldrb	r3, [r3, #2]
    b3f6:	7293      	strb	r3, [r2, #10]
	uip_conn->rcv_nxt[ 3 ] = uip_acc32[ 3 ];
    b3f8:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    b3fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b400:	681a      	ldr	r2, [r3, #0]
    b402:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    b406:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b40a:	78db      	ldrb	r3, [r3, #3]
    b40c:	72d3      	strb	r3, [r2, #11]
}
    b40e:	f107 0708 	add.w	r7, r7, #8
    b412:	46bd      	mov	sp, r7
    b414:	bd80      	pop	{r7, pc}
    b416:	bf00      	nop

0000b418 <uip_process>:
/*---------------------------------------------------------------------------*/

void uip_process( u8_t flag )
{
    b418:	b590      	push	{r4, r7, lr}
    b41a:	b085      	sub	sp, #20
    b41c:	af00      	add	r7, sp, #0
    b41e:	4603      	mov	r3, r0
    b420:	71fb      	strb	r3, [r7, #7]
	register struct uip_conn	*uip_connr = uip_conn;
    b422:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    b426:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b42a:	681c      	ldr	r4, [r3, #0]
		{
			goto udp_send;
		}
	#endif /* UIP_UDP */

	uip_sappdata = uip_appdata = &uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN];
    b42c:	f240 632c 	movw	r3, #1580	; 0x62c
    b430:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b434:	681b      	ldr	r3, [r3, #0]
    b436:	f103 0236 	add.w	r2, r3, #54	; 0x36
    b43a:	f64a 33dc 	movw	r3, #43996	; 0xabdc
    b43e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b442:	601a      	str	r2, [r3, #0]
    b444:	f64a 33dc 	movw	r3, #43996	; 0xabdc
    b448:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b44c:	681a      	ldr	r2, [r3, #0]
    b44e:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    b452:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b456:	601a      	str	r2, [r3, #0]

	/* Check if we were invoked because of a poll request for a
	 particular connection. */
	if( flag == UIP_POLL_REQUEST )
    b458:	79fb      	ldrb	r3, [r7, #7]
    b45a:	2b03      	cmp	r3, #3
    b45c:	d114      	bne.n	b488 <uip_process+0x70>
	{
		if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED && !uip_outstanding(uip_connr) )
    b45e:	7e63      	ldrb	r3, [r4, #25]
    b460:	f003 030f 	and.w	r3, r3, #15
    b464:	2b03      	cmp	r3, #3
    b466:	f042 807c 	bne.w	d562 <uip_process+0x214a>
    b46a:	8a23      	ldrh	r3, [r4, #16]
    b46c:	2b00      	cmp	r3, #0
    b46e:	f042 807a 	bne.w	d566 <uip_process+0x214e>
		{
			uip_flags = UIP_POLL;
    b472:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    b476:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b47a:	f04f 0208 	mov.w	r2, #8
    b47e:	701a      	strb	r2, [r3, #0]
			UIP_APPCALL();
    b480:	f003 fcd0 	bl	ee24 <httpd_appcall>
			goto appsend;
    b484:	f001 bcbc 	b.w	ce00 <uip_process+0x19e8>

		goto drop;

		/* Check if we were invoked because of the perodic timer fireing. */
	}
	else if( flag == UIP_TIMER )
    b488:	79fb      	ldrb	r3, [r7, #7]
    b48a:	2b02      	cmp	r3, #2
    b48c:	f040 8109 	bne.w	b6a2 <uip_process+0x28a>
				--uip_reasstmr;
			}
		#endif /* UIP_REASSEMBLY */

		/* Increase the initial sequence number. */
		if( ++iss[ 3 ] == 0 )
    b490:	f642 7310 	movw	r3, #12048	; 0x2f10
    b494:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b498:	78db      	ldrb	r3, [r3, #3]
    b49a:	f103 0301 	add.w	r3, r3, #1
    b49e:	b2da      	uxtb	r2, r3
    b4a0:	f642 7310 	movw	r3, #12048	; 0x2f10
    b4a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4a8:	70da      	strb	r2, [r3, #3]
    b4aa:	f642 7310 	movw	r3, #12048	; 0x2f10
    b4ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4b2:	78db      	ldrb	r3, [r3, #3]
    b4b4:	2b00      	cmp	r3, #0
    b4b6:	d134      	bne.n	b522 <uip_process+0x10a>
		{
			if( ++iss[ 2 ] == 0 )
    b4b8:	f642 7310 	movw	r3, #12048	; 0x2f10
    b4bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4c0:	789b      	ldrb	r3, [r3, #2]
    b4c2:	f103 0301 	add.w	r3, r3, #1
    b4c6:	b2da      	uxtb	r2, r3
    b4c8:	f642 7310 	movw	r3, #12048	; 0x2f10
    b4cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4d0:	709a      	strb	r2, [r3, #2]
    b4d2:	f642 7310 	movw	r3, #12048	; 0x2f10
    b4d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4da:	789b      	ldrb	r3, [r3, #2]
    b4dc:	2b00      	cmp	r3, #0
    b4de:	d120      	bne.n	b522 <uip_process+0x10a>
			{
				if( ++iss[ 1 ] == 0 )
    b4e0:	f642 7310 	movw	r3, #12048	; 0x2f10
    b4e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4e8:	785b      	ldrb	r3, [r3, #1]
    b4ea:	f103 0301 	add.w	r3, r3, #1
    b4ee:	b2da      	uxtb	r2, r3
    b4f0:	f642 7310 	movw	r3, #12048	; 0x2f10
    b4f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4f8:	705a      	strb	r2, [r3, #1]
    b4fa:	f642 7310 	movw	r3, #12048	; 0x2f10
    b4fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b502:	785b      	ldrb	r3, [r3, #1]
    b504:	2b00      	cmp	r3, #0
    b506:	d10c      	bne.n	b522 <uip_process+0x10a>
				{
					++iss[ 0 ];
    b508:	f642 7310 	movw	r3, #12048	; 0x2f10
    b50c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b510:	781b      	ldrb	r3, [r3, #0]
    b512:	f103 0301 	add.w	r3, r3, #1
    b516:	b2da      	uxtb	r2, r3
    b518:	f642 7310 	movw	r3, #12048	; 0x2f10
    b51c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b520:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		/* Reset the length variables. */
		uip_len = 0;
    b522:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    b526:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b52a:	f04f 0200 	mov.w	r2, #0
    b52e:	801a      	strh	r2, [r3, #0]
		uip_slen = 0;
    b530:	f64c 4358 	movw	r3, #52312	; 0xcc58
    b534:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b538:	f04f 0200 	mov.w	r2, #0
    b53c:	801a      	strh	r2, [r3, #0]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b53e:	7e63      	ldrb	r3, [r4, #25]
    b540:	2b07      	cmp	r3, #7
    b542:	d002      	beq.n	b54a <uip_process+0x132>
    b544:	7e63      	ldrb	r3, [r4, #25]
    b546:	2b05      	cmp	r3, #5
    b548:	d10d      	bne.n	b566 <uip_process+0x14e>
		{
			++( uip_connr->timer );
    b54a:	7ea3      	ldrb	r3, [r4, #26]
    b54c:	f103 0301 	add.w	r3, r3, #1
    b550:	b2db      	uxtb	r3, r3
    b552:	76a3      	strb	r3, [r4, #26]
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
    b554:	7ea3      	ldrb	r3, [r4, #26]
    b556:	2b78      	cmp	r3, #120	; 0x78
    b558:	d102      	bne.n	b560 <uip_process+0x148>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    b55a:	f04f 0300 	mov.w	r3, #0
    b55e:	7663      	strb	r3, [r4, #25]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b560:	bf00      	nop
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    b562:	f002 b81d 	b.w	d5a0 <uip_process+0x2188>
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
			}
		}
		else if( uip_connr->tcpstateflags != UIP_CLOSED )
    b566:	7e63      	ldrb	r3, [r4, #25]
    b568:	2b00      	cmp	r3, #0
    b56a:	f001 87fe 	beq.w	d56a <uip_process+0x2152>
		{
			/* If the connection has outstanding data, we increase the
			connection's timer and see if it has reached the RTO value
			in which case we retransmit. */
			if( uip_outstanding(uip_connr) )
    b56e:	8a23      	ldrh	r3, [r4, #16]
    b570:	2b00      	cmp	r3, #0
    b572:	f000 8085 	beq.w	b680 <uip_process+0x268>
			{
				if( uip_connr->timer-- == 0 )
    b576:	7ea3      	ldrb	r3, [r4, #26]
    b578:	2b00      	cmp	r3, #0
    b57a:	bf14      	ite	ne
    b57c:	2200      	movne	r2, #0
    b57e:	2201      	moveq	r2, #1
    b580:	b2d2      	uxtb	r2, r2
    b582:	f103 33ff 	add.w	r3, r3, #4294967295
    b586:	b2db      	uxtb	r3, r3
    b588:	76a3      	strb	r3, [r4, #26]
    b58a:	2a00      	cmp	r2, #0
    b58c:	f001 87ef 	beq.w	d56e <uip_process+0x2156>
				{
					if
					(
						uip_connr->nrtx == UIP_MAXRTX ||
    b590:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b592:	2b08      	cmp	r3, #8
    b594:	d008      	beq.n	b5a8 <uip_process+0x190>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    b596:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b598:	2b02      	cmp	r3, #2
    b59a:	d002      	beq.n	b5a2 <uip_process+0x18a>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    b59c:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b59e:	2b01      	cmp	r3, #1
    b5a0:	d11b      	bne.n	b5da <uip_process+0x1c2>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
    b5a2:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b5a4:	2b05      	cmp	r3, #5
    b5a6:	d118      	bne.n	b5da <uip_process+0x1c2>
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
						)
					)
					{
						uip_connr->tcpstateflags = UIP_CLOSED;
    b5a8:	f04f 0300 	mov.w	r3, #0
    b5ac:	7663      	strb	r3, [r4, #25]

						/* We call UIP_APPCALL() with uip_flags set to
						UIP_TIMEDOUT to inform the application that the
						connection has timed out. */
						uip_flags = UIP_TIMEDOUT;
    b5ae:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    b5b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5b6:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    b5ba:	701a      	strb	r2, [r3, #0]
						UIP_APPCALL();
    b5bc:	f003 fc32 	bl	ee24 <httpd_appcall>

						/* We also send a reset packet to the remote host. */
						BUF->flags = TCP_RST | TCP_ACK;
    b5c0:	f240 632c 	movw	r3, #1580	; 0x62c
    b5c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5c8:	681b      	ldr	r3, [r3, #0]
    b5ca:	f103 030e 	add.w	r3, r3, #14
    b5ce:	f04f 0214 	mov.w	r2, #20
    b5d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
						goto tcp_send_nodata;
    b5d6:	f001 bd9e 	b.w	d116 <uip_process+0x1cfe>
					}

					/* Exponential backoff. */
					uip_connr->timer = UIP_RTO << ( uip_connr->nrtx > 4 ? 4 : uip_connr->nrtx );
    b5da:	7ee3      	ldrb	r3, [r4, #27]
    b5dc:	2b04      	cmp	r3, #4
    b5de:	d806      	bhi.n	b5ee <uip_process+0x1d6>
    b5e0:	7ee3      	ldrb	r3, [r4, #27]
    b5e2:	f04f 0203 	mov.w	r2, #3
    b5e6:	fa02 f303 	lsl.w	r3, r2, r3
    b5ea:	b2db      	uxtb	r3, r3
    b5ec:	e001      	b.n	b5f2 <uip_process+0x1da>
    b5ee:	f04f 0330 	mov.w	r3, #48	; 0x30
    b5f2:	76a3      	strb	r3, [r4, #26]
					++( uip_connr->nrtx );
    b5f4:	7ee3      	ldrb	r3, [r4, #27]
    b5f6:	f103 0301 	add.w	r3, r3, #1
    b5fa:	b2db      	uxtb	r3, r3
    b5fc:	76e3      	strb	r3, [r4, #27]
					depending on which state we are in. In ESTABLISHED, we
					call upon the application so that it may prepare the
					data for the retransmit. In SYN_RCVD, we resend the
					SYNACK that we sent earlier and in LAST_ACK we have to
					retransmit our FINACK. */
							UIP_STAT( ++uip_stat.tcp.rexmit );
    b5fe:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b602:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b606:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    b608:	f103 0301 	add.w	r3, r3, #1
    b60c:	b29a      	uxth	r2, r3
    b60e:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b612:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b616:	855a      	strh	r2, [r3, #42]	; 0x2a
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    b618:	7e63      	ldrb	r3, [r4, #25]
    b61a:	f003 030f 	and.w	r3, r3, #15
    b61e:	f103 33ff 	add.w	r3, r3, #4294967295
    b622:	2b07      	cmp	r3, #7
    b624:	f201 87a5 	bhi.w	d572 <uip_process+0x215a>
    b628:	a201      	add	r2, pc, #4	; (adr r2, b630 <uip_process+0x218>)
    b62a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    b62e:	bf00      	nop
    b630:	0000c507 	.word	0x0000c507
    b634:	0000b651 	.word	0x0000b651
    b638:	0000b66b 	.word	0x0000b66b
    b63c:	0000cc69 	.word	0x0000cc69
    b640:	0000d573 	.word	0x0000d573
    b644:	0000cc69 	.word	0x0000cc69
    b648:	0000d573 	.word	0x0000d573
    b64c:	0000cc69 	.word	0x0000cc69
							goto tcp_send_synack;

						#if UIP_ACTIVE_OPEN
							case UIP_SYN_SENT:
								/* In the SYN_SENT state, we retransmit out SYN. */
								BUF->flags = 0;
    b650:	f240 632c 	movw	r3, #1580	; 0x62c
    b654:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b658:	681b      	ldr	r3, [r3, #0]
    b65a:	f103 030e 	add.w	r3, r3, #14
    b65e:	f04f 0200 	mov.w	r2, #0
    b662:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
								goto tcp_send_syn;
    b666:	f000 bf5e 	b.w	c526 <uip_process+0x110e>
						case UIP_ESTABLISHED:
							/* In the ESTABLISHED state, we call upon the application
							to do the actual retransmit after which we jump into
							the code for sending out the packet (the apprexmit
							label). */
							uip_flags = UIP_REXMIT;
    b66a:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    b66e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b672:	f04f 0204 	mov.w	r2, #4
    b676:	701a      	strb	r2, [r3, #0]
							UIP_APPCALL();
    b678:	f003 fbd4 	bl	ee24 <httpd_appcall>
							goto apprexmit;
    b67c:	f001 bc39 	b.w	cef2 <uip_process+0x1ada>
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
					}
				}
			}
			else if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED )
    b680:	7e63      	ldrb	r3, [r4, #25]
    b682:	f003 030f 	and.w	r3, r3, #15
    b686:	2b03      	cmp	r3, #3
    b688:	f041 8775 	bne.w	d576 <uip_process+0x215e>
			{
				/* If there was no need for a retransmission, we poll the
				application for new data. */
				uip_flags = UIP_POLL;
    b68c:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    b690:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b694:	f04f 0208 	mov.w	r2, #8
    b698:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    b69a:	f003 fbc3 	bl	ee24 <httpd_appcall>
				goto appsend;
    b69e:	f001 bbaf 	b.w	ce00 <uip_process+0x19e8>
			}
		}
	#endif

	/* This is where the input processing starts. */
	UIP_STAT( ++uip_stat.ip.recv );
    b6a2:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b6a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6aa:	881b      	ldrh	r3, [r3, #0]
    b6ac:	f103 0301 	add.w	r3, r3, #1
    b6b0:	b29a      	uxth	r2, r3
    b6b2:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b6b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6ba:	801a      	strh	r2, [r3, #0]
			goto drop;
		}

	#else /* UIP_CONF_IPV6 */
		/* Check validity of the IP header. */
		if( BUF->vhl != 0x45 )
    b6bc:	f240 632c 	movw	r3, #1580	; 0x62c
    b6c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6c4:	681b      	ldr	r3, [r3, #0]
    b6c6:	f103 030e 	add.w	r3, r3, #14
    b6ca:	781b      	ldrb	r3, [r3, #0]
    b6cc:	2b45      	cmp	r3, #69	; 0x45
    b6ce:	d01b      	beq.n	b708 <uip_process+0x2f0>
		{					/* IP version and header length. */
			UIP_STAT( ++uip_stat.ip.drop );
    b6d0:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b6d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6d8:	88db      	ldrh	r3, [r3, #6]
    b6da:	f103 0301 	add.w	r3, r3, #1
    b6de:	b29a      	uxth	r2, r3
    b6e0:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b6e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6e8:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.vhlerr );
    b6ea:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b6ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6f2:	891b      	ldrh	r3, [r3, #8]
    b6f4:	f103 0301 	add.w	r3, r3, #1
    b6f8:	b29a      	uxth	r2, r3
    b6fa:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b6fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b702:	811a      	strh	r2, [r3, #8]
			UIP_LOG( "ip: invalid version or header length." );
			goto drop;
    b704:	f001 bf4c 	b.w	d5a0 <uip_process+0x2188>
	uip_len is smaller the size reported in the IP header, we assume
	that the packet has been corrupted in transit. If the size of
	uip_len is larger than the size reported in the IP packet header,
	the packet has been padded and we set uip_len to the correct
	value.. */
	if( (BUF->len[ 0 ] << 8) + BUF->len[ 1 ] <= uip_len )
    b708:	f240 632c 	movw	r3, #1580	; 0x62c
    b70c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b710:	681b      	ldr	r3, [r3, #0]
    b712:	f103 030e 	add.w	r3, r3, #14
    b716:	789b      	ldrb	r3, [r3, #2]
    b718:	ea4f 2203 	mov.w	r2, r3, lsl #8
    b71c:	f240 632c 	movw	r3, #1580	; 0x62c
    b720:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b724:	681b      	ldr	r3, [r3, #0]
    b726:	f103 030e 	add.w	r3, r3, #14
    b72a:	78db      	ldrb	r3, [r3, #3]
    b72c:	441a      	add	r2, r3
    b72e:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    b732:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b736:	881b      	ldrh	r3, [r3, #0]
    b738:	429a      	cmp	r2, r3
    b73a:	f301 871e 	bgt.w	d57a <uip_process+0x2162>
	{
		uip_len = ( BUF->len[ 0 ] << 8 ) + BUF->len[ 1 ];
    b73e:	f240 632c 	movw	r3, #1580	; 0x62c
    b742:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b746:	681b      	ldr	r3, [r3, #0]
    b748:	f103 030e 	add.w	r3, r3, #14
    b74c:	789b      	ldrb	r3, [r3, #2]
    b74e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b752:	b29a      	uxth	r2, r3
    b754:	f240 632c 	movw	r3, #1580	; 0x62c
    b758:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b75c:	681b      	ldr	r3, [r3, #0]
    b75e:	f103 030e 	add.w	r3, r3, #14
    b762:	78db      	ldrb	r3, [r3, #3]
    b764:	4413      	add	r3, r2
    b766:	b29a      	uxth	r2, r3
    b768:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    b76c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b770:	801a      	strh	r2, [r3, #0]
		goto drop;
	}

	#if !UIP_CONF_IPV6
		/* Check the fragment flag. */
		if( (BUF->ipoffset[ 0 ] & 0x3f) != 0 || BUF->ipoffset[ 1 ] != 0 )
    b772:	f240 632c 	movw	r3, #1580	; 0x62c
    b776:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b77a:	681b      	ldr	r3, [r3, #0]
    b77c:	f103 030e 	add.w	r3, r3, #14
    b780:	799b      	ldrb	r3, [r3, #6]
    b782:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    b786:	2b00      	cmp	r3, #0
    b788:	d109      	bne.n	b79e <uip_process+0x386>
    b78a:	f240 632c 	movw	r3, #1580	; 0x62c
    b78e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b792:	681b      	ldr	r3, [r3, #0]
    b794:	f103 030e 	add.w	r3, r3, #14
    b798:	79db      	ldrb	r3, [r3, #7]
    b79a:	2b00      	cmp	r3, #0
    b79c:	d01b      	beq.n	b7d6 <uip_process+0x3be>
				if( uip_len == 0 )
				{
					goto drop;
				}
			#else /* UIP_REASSEMBLY */
				UIP_STAT( ++uip_stat.ip.drop );
    b79e:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b7a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7a6:	88db      	ldrh	r3, [r3, #6]
    b7a8:	f103 0301 	add.w	r3, r3, #1
    b7ac:	b29a      	uxth	r2, r3
    b7ae:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b7b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7b6:	80da      	strh	r2, [r3, #6]
				UIP_STAT( ++uip_stat.ip.fragerr );
    b7b8:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b7bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7c0:	89db      	ldrh	r3, [r3, #14]
    b7c2:	f103 0301 	add.w	r3, r3, #1
    b7c6:	b29a      	uxth	r2, r3
    b7c8:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b7cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7d0:	81da      	strh	r2, [r3, #14]
				UIP_LOG( "ip: fragment dropped." );
				goto drop;
    b7d2:	f001 bee5 	b.w	d5a0 <uip_process+0x2188>
			#endif /* UIP_REASSEMBLY */
		}
	#endif /* UIP_CONF_IPV6 */

	if( uip_ipaddr_cmp(&uip_hostaddr, &uip_all_zeroes_addr) )
    b7d6:	f64c 4354 	movw	r3, #52308	; 0xcc54
    b7da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7de:	881a      	ldrh	r2, [r3, #0]
    b7e0:	f64b 2318 	movw	r3, #47640	; 0xba18
    b7e4:	f2c0 0301 	movt	r3, #1
    b7e8:	881b      	ldrh	r3, [r3, #0]
    b7ea:	429a      	cmp	r2, r3
    b7ec:	d10b      	bne.n	b806 <uip_process+0x3ee>
    b7ee:	f64c 4354 	movw	r3, #52308	; 0xcc54
    b7f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7f6:	885a      	ldrh	r2, [r3, #2]
    b7f8:	f64b 2318 	movw	r3, #47640	; 0xba18
    b7fc:	f2c0 0301 	movt	r3, #1
    b800:	885b      	ldrh	r3, [r3, #2]
    b802:	429a      	cmp	r2, r3
    b804:	d038      	beq.n	b878 <uip_process+0x460>
			}
		#endif /* UIP_BROADCAST */

		/* Check if the packet is destined for our IP address. */
		#if !UIP_CONF_IPV6
			if( !uip_ipaddr_cmp(&BUF->destipaddr, &uip_hostaddr) )
    b806:	f240 632c 	movw	r3, #1580	; 0x62c
    b80a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b80e:	681b      	ldr	r3, [r3, #0]
    b810:	f103 030e 	add.w	r3, r3, #14
    b814:	7c1a      	ldrb	r2, [r3, #16]
    b816:	7c5b      	ldrb	r3, [r3, #17]
    b818:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b81c:	ea43 0302 	orr.w	r3, r3, r2
    b820:	b29a      	uxth	r2, r3
    b822:	f64c 4354 	movw	r3, #52308	; 0xcc54
    b826:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b82a:	881b      	ldrh	r3, [r3, #0]
    b82c:	429a      	cmp	r2, r3
    b82e:	d114      	bne.n	b85a <uip_process+0x442>
    b830:	f240 632c 	movw	r3, #1580	; 0x62c
    b834:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b838:	681b      	ldr	r3, [r3, #0]
    b83a:	f103 030e 	add.w	r3, r3, #14
    b83e:	7c9a      	ldrb	r2, [r3, #18]
    b840:	7cdb      	ldrb	r3, [r3, #19]
    b842:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b846:	ea43 0302 	orr.w	r3, r3, r2
    b84a:	b29a      	uxth	r2, r3
    b84c:	f64c 4354 	movw	r3, #52308	; 0xcc54
    b850:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b854:	885b      	ldrh	r3, [r3, #2]
    b856:	429a      	cmp	r2, r3
    b858:	d00e      	beq.n	b878 <uip_process+0x460>
			{
				UIP_STAT( ++uip_stat.ip.drop );
    b85a:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b85e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b862:	88db      	ldrh	r3, [r3, #6]
    b864:	f103 0301 	add.w	r3, r3, #1
    b868:	b29a      	uxth	r2, r3
    b86a:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b86e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b872:	80da      	strh	r2, [r3, #6]
				goto drop;
    b874:	f001 be94 	b.w	d5a0 <uip_process+0x2188>
			}
		#endif /* UIP_CONF_IPV6 */
	}

	#if !UIP_CONF_IPV6
		if( uip_ipchksum() != 0xffff )
    b878:	f7ff fb24 	bl	aec4 <uip_ipchksum>
    b87c:	4603      	mov	r3, r0
    b87e:	461a      	mov	r2, r3
    b880:	f64f 73ff 	movw	r3, #65535	; 0xffff
    b884:	429a      	cmp	r2, r3
    b886:	d01b      	beq.n	b8c0 <uip_process+0x4a8>
		{
			/* Compute and check the IP header checksum. */
			UIP_STAT( ++uip_stat.ip.drop );
    b888:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b88c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b890:	88db      	ldrh	r3, [r3, #6]
    b892:	f103 0301 	add.w	r3, r3, #1
    b896:	b29a      	uxth	r2, r3
    b898:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b89c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8a0:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.chkerr );
    b8a2:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b8a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8aa:	8a1b      	ldrh	r3, [r3, #16]
    b8ac:	f103 0301 	add.w	r3, r3, #1
    b8b0:	b29a      	uxth	r2, r3
    b8b2:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b8b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8ba:	821a      	strh	r2, [r3, #16]
			UIP_LOG( "ip: bad checksum." );
			goto drop;
    b8bc:	f001 be70 	b.w	d5a0 <uip_process+0x2188>
		}
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
    b8c0:	f240 632c 	movw	r3, #1580	; 0x62c
    b8c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8c8:	681b      	ldr	r3, [r3, #0]
    b8ca:	f103 030e 	add.w	r3, r3, #14
    b8ce:	7a5b      	ldrb	r3, [r3, #9]
    b8d0:	2b06      	cmp	r3, #6
    b8d2:	f000 8151 	beq.w	bb78 <uip_process+0x760>
		}
	#endif /* UIP_UDP */

	#if !UIP_CONF_IPV6
		/* ICMPv4 processing code follows. */
		if( BUF->proto != UIP_PROTO_ICMP )
    b8d6:	f240 632c 	movw	r3, #1580	; 0x62c
    b8da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8de:	681b      	ldr	r3, [r3, #0]
    b8e0:	f103 030e 	add.w	r3, r3, #14
    b8e4:	7a5b      	ldrb	r3, [r3, #9]
    b8e6:	2b01      	cmp	r3, #1
    b8e8:	d01b      	beq.n	b922 <uip_process+0x50a>
		{
			/* We only allow ICMP packets from here. */
			UIP_STAT( ++uip_stat.ip.drop );
    b8ea:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b8ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8f2:	88db      	ldrh	r3, [r3, #6]
    b8f4:	f103 0301 	add.w	r3, r3, #1
    b8f8:	b29a      	uxth	r2, r3
    b8fa:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b8fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b902:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.protoerr );
    b904:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b908:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b90c:	8a5b      	ldrh	r3, [r3, #18]
    b90e:	f103 0301 	add.w	r3, r3, #1
    b912:	b29a      	uxth	r2, r3
    b914:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b918:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b91c:	825a      	strh	r2, [r3, #18]
			UIP_LOG( "ip: neither tcp nor icmp." );
			goto drop;
    b91e:	f001 be3f 	b.w	d5a0 <uip_process+0x2188>

		#if UIP_PINGADDRCONF
			icmp_input :
		#endif /* UIP_PINGADDRCONF */

		UIP_STAT( ++uip_stat.icmp.recv );
    b922:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b926:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b92a:	8a9b      	ldrh	r3, [r3, #20]
    b92c:	f103 0301 	add.w	r3, r3, #1
    b930:	b29a      	uxth	r2, r3
    b932:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b936:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b93a:	829a      	strh	r2, [r3, #20]

		/* ICMP echo (i.e., ping) processing. This is simple, we only change
		 the ICMP type from ECHO to ECHO_REPLY and adjust the ICMP
		 checksum before we return the packet. */
		if( ICMPBUF->type != ICMP_ECHO )
    b93c:	f240 632c 	movw	r3, #1580	; 0x62c
    b940:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b944:	681b      	ldr	r3, [r3, #0]
    b946:	f103 030e 	add.w	r3, r3, #14
    b94a:	7d1b      	ldrb	r3, [r3, #20]
    b94c:	2b08      	cmp	r3, #8
    b94e:	d01b      	beq.n	b988 <uip_process+0x570>
		{
			UIP_STAT( ++uip_stat.icmp.drop );
    b950:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b954:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b958:	8b1b      	ldrh	r3, [r3, #24]
    b95a:	f103 0301 	add.w	r3, r3, #1
    b95e:	b29a      	uxth	r2, r3
    b960:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b964:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b968:	831a      	strh	r2, [r3, #24]
			UIP_STAT( ++uip_stat.icmp.typeerr );
    b96a:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b96e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b972:	8b5b      	ldrh	r3, [r3, #26]
    b974:	f103 0301 	add.w	r3, r3, #1
    b978:	b29a      	uxth	r2, r3
    b97a:	f64c 4318 	movw	r3, #52248	; 0xcc18
    b97e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b982:	835a      	strh	r2, [r3, #26]
			UIP_LOG( "icmp: not icmp echo." );
			goto drop;
    b984:	f001 be0c 	b.w	d5a0 <uip_process+0x2188>
			{
				uip_hostaddr = BUF->destipaddr;
			}
		#endif /* UIP_PINGADDRCONF */

		ICMPBUF->type = ICMP_ECHO_REPLY;
    b988:	f240 632c 	movw	r3, #1580	; 0x62c
    b98c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b990:	681b      	ldr	r3, [r3, #0]
    b992:	f103 030e 	add.w	r3, r3, #14
    b996:	f04f 0200 	mov.w	r2, #0
    b99a:	751a      	strb	r2, [r3, #20]

		if( ICMPBUF->icmpchksum >= HTONS(0xffff - (ICMP_ECHO << 8)) )
    b99c:	f240 632c 	movw	r3, #1580	; 0x62c
    b9a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9a4:	681b      	ldr	r3, [r3, #0]
    b9a6:	f103 030e 	add.w	r3, r3, #14
    b9aa:	7d9a      	ldrb	r2, [r3, #22]
    b9ac:	7ddb      	ldrb	r3, [r3, #23]
    b9ae:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b9b2:	ea43 0302 	orr.w	r3, r3, r2
    b9b6:	b29a      	uxth	r2, r3
    b9b8:	f64f 73f6 	movw	r3, #65526	; 0xfff6
    b9bc:	429a      	cmp	r2, r3
    b9be:	d927      	bls.n	ba10 <uip_process+0x5f8>
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 ) + 1;
    b9c0:	f240 632c 	movw	r3, #1580	; 0x62c
    b9c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9c8:	681b      	ldr	r3, [r3, #0]
    b9ca:	f103 020e 	add.w	r2, r3, #14
    b9ce:	f240 632c 	movw	r3, #1580	; 0x62c
    b9d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9d6:	681b      	ldr	r3, [r3, #0]
    b9d8:	f103 030e 	add.w	r3, r3, #14
    b9dc:	7d99      	ldrb	r1, [r3, #22]
    b9de:	7ddb      	ldrb	r3, [r3, #23]
    b9e0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b9e4:	ea43 0301 	orr.w	r3, r3, r1
    b9e8:	b29b      	uxth	r3, r3
    b9ea:	f103 0309 	add.w	r3, r3, #9
    b9ee:	b29b      	uxth	r3, r3
    b9f0:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    b9f4:	f04f 0000 	mov.w	r0, #0
    b9f8:	ea40 0101 	orr.w	r1, r0, r1
    b9fc:	7591      	strb	r1, [r2, #22]
    b9fe:	ea4f 2313 	mov.w	r3, r3, lsr #8
    ba02:	b29b      	uxth	r3, r3
    ba04:	f04f 0100 	mov.w	r1, #0
    ba08:	ea41 0303 	orr.w	r3, r1, r3
    ba0c:	75d3      	strb	r3, [r2, #23]
    ba0e:	e026      	b.n	ba5e <uip_process+0x646>
		}
		else
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 );
    ba10:	f240 632c 	movw	r3, #1580	; 0x62c
    ba14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba18:	681b      	ldr	r3, [r3, #0]
    ba1a:	f103 020e 	add.w	r2, r3, #14
    ba1e:	f240 632c 	movw	r3, #1580	; 0x62c
    ba22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba26:	681b      	ldr	r3, [r3, #0]
    ba28:	f103 030e 	add.w	r3, r3, #14
    ba2c:	7d99      	ldrb	r1, [r3, #22]
    ba2e:	7ddb      	ldrb	r3, [r3, #23]
    ba30:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ba34:	ea43 0301 	orr.w	r3, r3, r1
    ba38:	b29b      	uxth	r3, r3
    ba3a:	f103 0308 	add.w	r3, r3, #8
    ba3e:	b29b      	uxth	r3, r3
    ba40:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    ba44:	f04f 0000 	mov.w	r0, #0
    ba48:	ea40 0101 	orr.w	r1, r0, r1
    ba4c:	7591      	strb	r1, [r2, #22]
    ba4e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    ba52:	b29b      	uxth	r3, r3
    ba54:	f04f 0100 	mov.w	r1, #0
    ba58:	ea41 0303 	orr.w	r3, r1, r3
    ba5c:	75d3      	strb	r3, [r2, #23]
		}

		/* Swap IP addresses. */
		uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    ba5e:	f240 632c 	movw	r3, #1580	; 0x62c
    ba62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba66:	681b      	ldr	r3, [r3, #0]
    ba68:	f103 020e 	add.w	r2, r3, #14
    ba6c:	f240 632c 	movw	r3, #1580	; 0x62c
    ba70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba74:	681b      	ldr	r3, [r3, #0]
    ba76:	f103 030e 	add.w	r3, r3, #14
    ba7a:	7b1b      	ldrb	r3, [r3, #12]
    ba7c:	7413      	strb	r3, [r2, #16]
    ba7e:	f240 632c 	movw	r3, #1580	; 0x62c
    ba82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba86:	681b      	ldr	r3, [r3, #0]
    ba88:	f103 020e 	add.w	r2, r3, #14
    ba8c:	f240 632c 	movw	r3, #1580	; 0x62c
    ba90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba94:	681b      	ldr	r3, [r3, #0]
    ba96:	f103 030e 	add.w	r3, r3, #14
    ba9a:	7b5b      	ldrb	r3, [r3, #13]
    ba9c:	7453      	strb	r3, [r2, #17]
    ba9e:	f240 632c 	movw	r3, #1580	; 0x62c
    baa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    baa6:	681b      	ldr	r3, [r3, #0]
    baa8:	f103 020e 	add.w	r2, r3, #14
    baac:	f240 632c 	movw	r3, #1580	; 0x62c
    bab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bab4:	681b      	ldr	r3, [r3, #0]
    bab6:	f103 030e 	add.w	r3, r3, #14
    baba:	7b9b      	ldrb	r3, [r3, #14]
    babc:	7493      	strb	r3, [r2, #18]
    babe:	f240 632c 	movw	r3, #1580	; 0x62c
    bac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bac6:	681b      	ldr	r3, [r3, #0]
    bac8:	f103 020e 	add.w	r2, r3, #14
    bacc:	f240 632c 	movw	r3, #1580	; 0x62c
    bad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bad4:	681b      	ldr	r3, [r3, #0]
    bad6:	f103 030e 	add.w	r3, r3, #14
    bada:	7bdb      	ldrb	r3, [r3, #15]
    badc:	74d3      	strb	r3, [r2, #19]
		uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    bade:	f240 632c 	movw	r3, #1580	; 0x62c
    bae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bae6:	681b      	ldr	r3, [r3, #0]
    bae8:	f103 020e 	add.w	r2, r3, #14
    baec:	f64c 4354 	movw	r3, #52308	; 0xcc54
    baf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    baf4:	781b      	ldrb	r3, [r3, #0]
    baf6:	7313      	strb	r3, [r2, #12]
    baf8:	f240 632c 	movw	r3, #1580	; 0x62c
    bafc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb00:	681b      	ldr	r3, [r3, #0]
    bb02:	f103 020e 	add.w	r2, r3, #14
    bb06:	f64c 4354 	movw	r3, #52308	; 0xcc54
    bb0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb0e:	785b      	ldrb	r3, [r3, #1]
    bb10:	7353      	strb	r3, [r2, #13]
    bb12:	f240 632c 	movw	r3, #1580	; 0x62c
    bb16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb1a:	681b      	ldr	r3, [r3, #0]
    bb1c:	f103 020e 	add.w	r2, r3, #14
    bb20:	f64c 4354 	movw	r3, #52308	; 0xcc54
    bb24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb28:	789b      	ldrb	r3, [r3, #2]
    bb2a:	7393      	strb	r3, [r2, #14]
    bb2c:	f240 632c 	movw	r3, #1580	; 0x62c
    bb30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb34:	681b      	ldr	r3, [r3, #0]
    bb36:	f103 020e 	add.w	r2, r3, #14
    bb3a:	f64c 4354 	movw	r3, #52308	; 0xcc54
    bb3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb42:	78db      	ldrb	r3, [r3, #3]
    bb44:	73d3      	strb	r3, [r2, #15]

		UIP_STAT( ++uip_stat.icmp.sent );
    bb46:	f64c 4318 	movw	r3, #52248	; 0xcc18
    bb4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb4e:	8adb      	ldrh	r3, [r3, #22]
    bb50:	f103 0301 	add.w	r3, r3, #1
    bb54:	b29a      	uxth	r2, r3
    bb56:	f64c 4318 	movw	r3, #52248	; 0xcc18
    bb5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb5e:	82da      	strh	r2, [r3, #22]
		BUF->ttl = UIP_TTL;
    bb60:	f240 632c 	movw	r3, #1580	; 0x62c
    bb64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb68:	681b      	ldr	r3, [r3, #0]
    bb6a:	f103 030e 	add.w	r3, r3, #14
    bb6e:	f04f 0240 	mov.w	r2, #64	; 0x40
    bb72:	721a      	strb	r2, [r3, #8]
		goto ip_send_nolen;
    bb74:	f001 bc57 	b.w	d426 <uip_process+0x200e>
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
	{
		/* Check for TCP packet. If so, proceed with TCP input processing. */
		goto tcp_input;
    bb78:	bf00      	nop
	#endif /* UIP_UDP_CHECKSUMS */
		goto ip_send_nolen;
	#endif /* UIP_UDP */

	/* TCP input processing. */
	tcp_input : UIP_STAT( ++uip_stat.tcp.recv );
    bb7a:	f64c 4318 	movw	r3, #52248	; 0xcc18
    bb7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb82:	8bdb      	ldrh	r3, [r3, #30]
    bb84:	f103 0301 	add.w	r3, r3, #1
    bb88:	b29a      	uxth	r2, r3
    bb8a:	f64c 4318 	movw	r3, #52248	; 0xcc18
    bb8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb92:	83da      	strh	r2, [r3, #30]

	/* Start of TCP input header processing code. */
	if( uip_tcpchksum() != 0xffff )
    bb94:	f7ff fa0e 	bl	afb4 <uip_tcpchksum>
    bb98:	4603      	mov	r3, r0
    bb9a:	461a      	mov	r2, r3
    bb9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    bba0:	429a      	cmp	r2, r3
    bba2:	d01b      	beq.n	bbdc <uip_process+0x7c4>
	{
		/* Compute and check the TCP checksum. */
		UIP_STAT( ++uip_stat.tcp.drop );
    bba4:	f64c 4318 	movw	r3, #52248	; 0xcc18
    bba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbac:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
    bbae:	f103 0301 	add.w	r3, r3, #1
    bbb2:	b29a      	uxth	r2, r3
    bbb4:	f64c 4318 	movw	r3, #52248	; 0xcc18
    bbb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbbc:	845a      	strh	r2, [r3, #34]	; 0x22
		UIP_STAT( ++uip_stat.tcp.chkerr );
    bbbe:	f64c 4318 	movw	r3, #52248	; 0xcc18
    bbc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbc6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    bbc8:	f103 0301 	add.w	r3, r3, #1
    bbcc:	b29a      	uxth	r2, r3
    bbce:	f64c 4318 	movw	r3, #52248	; 0xcc18
    bbd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbd6:	849a      	strh	r2, [r3, #36]	; 0x24
		UIP_LOG( "tcp: bad checksum." );
		goto drop;
    bbd8:	f001 bce2 	b.w	d5a0 <uip_process+0x2188>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    bbdc:	f64a 34e4 	movw	r4, #44004	; 0xabe4
    bbe0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    bbe4:	e049      	b.n	bc7a <uip_process+0x862>
	{
		if
		(
			uip_connr->tcpstateflags != UIP_CLOSED &&
    bbe6:	7e63      	ldrb	r3, [r4, #25]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bbe8:	2b00      	cmp	r3, #0
    bbea:	d044      	beq.n	bc76 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
    bbec:	f240 632c 	movw	r3, #1580	; 0x62c
    bbf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbf4:	681b      	ldr	r3, [r3, #0]
    bbf6:	f103 030e 	add.w	r3, r3, #14
    bbfa:	7d9a      	ldrb	r2, [r3, #22]
    bbfc:	7ddb      	ldrb	r3, [r3, #23]
    bbfe:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bc02:	ea43 0302 	orr.w	r3, r3, r2
    bc06:	b29a      	uxth	r2, r3
    bc08:	88a3      	ldrh	r3, [r4, #4]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bc0a:	429a      	cmp	r2, r3
    bc0c:	d133      	bne.n	bc76 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
    bc0e:	f240 632c 	movw	r3, #1580	; 0x62c
    bc12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc16:	681b      	ldr	r3, [r3, #0]
    bc18:	f103 030e 	add.w	r3, r3, #14
    bc1c:	7d1a      	ldrb	r2, [r3, #20]
    bc1e:	7d5b      	ldrb	r3, [r3, #21]
    bc20:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bc24:	ea43 0302 	orr.w	r3, r3, r2
    bc28:	b29a      	uxth	r2, r3
    bc2a:	88e3      	ldrh	r3, [r4, #6]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bc2c:	429a      	cmp	r2, r3
    bc2e:	d122      	bne.n	bc76 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    bc30:	f240 632c 	movw	r3, #1580	; 0x62c
    bc34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc38:	681b      	ldr	r3, [r3, #0]
    bc3a:	f103 030e 	add.w	r3, r3, #14
    bc3e:	7b1a      	ldrb	r2, [r3, #12]
    bc40:	7b5b      	ldrb	r3, [r3, #13]
    bc42:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bc46:	ea43 0302 	orr.w	r3, r3, r2
    bc4a:	b29a      	uxth	r2, r3
    bc4c:	8823      	ldrh	r3, [r4, #0]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bc4e:	429a      	cmp	r2, r3
    bc50:	d111      	bne.n	bc76 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    bc52:	f240 632c 	movw	r3, #1580	; 0x62c
    bc56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc5a:	681b      	ldr	r3, [r3, #0]
    bc5c:	f103 030e 	add.w	r3, r3, #14
    bc60:	7b9a      	ldrb	r2, [r3, #14]
    bc62:	7bdb      	ldrb	r3, [r3, #15]
    bc64:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bc68:	ea43 0302 	orr.w	r3, r3, r2
    bc6c:	b29a      	uxth	r2, r3
    bc6e:	8863      	ldrh	r3, [r4, #2]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bc70:	429a      	cmp	r2, r3
    bc72:	f000 84ad 	beq.w	c5d0 <uip_process+0x11b8>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    bc76:	f104 04cc 	add.w	r4, r4, #204	; 0xcc
    bc7a:	4b30      	ldr	r3, [pc, #192]	; (bd3c <uip_process+0x924>)
    bc7c:	429c      	cmp	r4, r3
    bc7e:	d9b2      	bls.n	bbe6 <uip_process+0x7ce>

	/* If we didn't find and active connection that expected the packet,
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
    bc80:	f240 632c 	movw	r3, #1580	; 0x62c
    bc84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc88:	681b      	ldr	r3, [r3, #0]
    bc8a:	f103 030e 	add.w	r3, r3, #14
    bc8e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    bc92:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    bc96:	2b02      	cmp	r3, #2
    bc98:	d152      	bne.n	bd40 <uip_process+0x928>
	{
		goto reset;
	}

	tmp16 = BUF->destport;
    bc9a:	f240 632c 	movw	r3, #1580	; 0x62c
    bc9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bca2:	681b      	ldr	r3, [r3, #0]
    bca4:	f103 030e 	add.w	r3, r3, #14
    bca8:	7d9a      	ldrb	r2, [r3, #22]
    bcaa:	7ddb      	ldrb	r3, [r3, #23]
    bcac:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bcb0:	ea43 0302 	orr.w	r3, r3, r2
    bcb4:	b29a      	uxth	r2, r3
    bcb6:	f642 7318 	movw	r3, #12056	; 0x2f18
    bcba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcbe:	801a      	strh	r2, [r3, #0]

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    bcc0:	f642 7316 	movw	r3, #12054	; 0x2f16
    bcc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcc8:	f04f 0200 	mov.w	r2, #0
    bccc:	701a      	strb	r2, [r3, #0]
    bcce:	e020      	b.n	bd12 <uip_process+0x8fa>
	{
		if( tmp16 == uip_listenports[ c ] )
    bcd0:	f642 7316 	movw	r3, #12054	; 0x2f16
    bcd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcd8:	781b      	ldrb	r3, [r3, #0]
    bcda:	461a      	mov	r2, r3
    bcdc:	f64c 33c4 	movw	r3, #52164	; 0xcbc4
    bce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bce4:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    bce8:	f642 7318 	movw	r3, #12056	; 0x2f18
    bcec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcf0:	881b      	ldrh	r3, [r3, #0]
    bcf2:	429a      	cmp	r2, r3
    bcf4:	f000 8206 	beq.w	c104 <uip_process+0xcec>
	}

	tmp16 = BUF->destport;

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    bcf8:	f642 7316 	movw	r3, #12054	; 0x2f16
    bcfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd00:	781b      	ldrb	r3, [r3, #0]
    bd02:	f103 0301 	add.w	r3, r3, #1
    bd06:	b2da      	uxtb	r2, r3
    bd08:	f642 7316 	movw	r3, #12054	; 0x2f16
    bd0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd10:	701a      	strb	r2, [r3, #0]
    bd12:	f642 7316 	movw	r3, #12054	; 0x2f16
    bd16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd1a:	781b      	ldrb	r3, [r3, #0]
    bd1c:	2b27      	cmp	r3, #39	; 0x27
    bd1e:	d9d7      	bls.n	bcd0 <uip_process+0x8b8>
			goto found_listen;
		}
	}

	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );
    bd20:	f64c 4318 	movw	r3, #52248	; 0xcc18
    bd24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd28:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    bd2a:	f103 0301 	add.w	r3, r3, #1
    bd2e:	b29a      	uxth	r2, r3
    bd30:	f64c 4318 	movw	r3, #52248	; 0xcc18
    bd34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd38:	85da      	strh	r2, [r3, #46]	; 0x2e
    bd3a:	e002      	b.n	bd42 <uip_process+0x92a>
    bd3c:	2000caf8 	.word	0x2000caf8
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
	{
		goto reset;
    bd40:	bf00      	nop
	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
    bd42:	f240 632c 	movw	r3, #1580	; 0x62c
    bd46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd4a:	681b      	ldr	r3, [r3, #0]
    bd4c:	f103 030e 	add.w	r3, r3, #14
    bd50:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    bd54:	f003 0304 	and.w	r3, r3, #4
    bd58:	2b00      	cmp	r3, #0
    bd5a:	f041 8410 	bne.w	d57e <uip_process+0x2166>
	{
		goto drop;
	}

	UIP_STAT( ++uip_stat.tcp.rst );
    bd5e:	f64c 4318 	movw	r3, #52248	; 0xcc18
    bd62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    bd68:	f103 0301 	add.w	r3, r3, #1
    bd6c:	b29a      	uxth	r2, r3
    bd6e:	f64c 4318 	movw	r3, #52248	; 0xcc18
    bd72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd76:	851a      	strh	r2, [r3, #40]	; 0x28

	BUF->flags = TCP_RST | TCP_ACK;
    bd78:	f240 632c 	movw	r3, #1580	; 0x62c
    bd7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd80:	681b      	ldr	r3, [r3, #0]
    bd82:	f103 030e 	add.w	r3, r3, #14
    bd86:	f04f 0214 	mov.w	r2, #20
    bd8a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	uip_len = UIP_IPTCPH_LEN;
    bd8e:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    bd92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd96:	f04f 0228 	mov.w	r2, #40	; 0x28
    bd9a:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = 5 << 4;
    bd9c:	f240 632c 	movw	r3, #1580	; 0x62c
    bda0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bda4:	681b      	ldr	r3, [r3, #0]
    bda6:	f103 030e 	add.w	r3, r3, #14
    bdaa:	f04f 0250 	mov.w	r2, #80	; 0x50
    bdae:	f883 2020 	strb.w	r2, [r3, #32]

	/* Flip the seqno and ackno fields in the TCP header. */
	c = BUF->seqno[ 3 ];
    bdb2:	f240 632c 	movw	r3, #1580	; 0x62c
    bdb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdba:	681b      	ldr	r3, [r3, #0]
    bdbc:	f103 030e 	add.w	r3, r3, #14
    bdc0:	7eda      	ldrb	r2, [r3, #27]
    bdc2:	f642 7316 	movw	r3, #12054	; 0x2f16
    bdc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdca:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 3 ] = BUF->ackno[ 3 ];
    bdcc:	f240 632c 	movw	r3, #1580	; 0x62c
    bdd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdd4:	681b      	ldr	r3, [r3, #0]
    bdd6:	f103 020e 	add.w	r2, r3, #14
    bdda:	f240 632c 	movw	r3, #1580	; 0x62c
    bdde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bde2:	681b      	ldr	r3, [r3, #0]
    bde4:	f103 030e 	add.w	r3, r3, #14
    bde8:	7fdb      	ldrb	r3, [r3, #31]
    bdea:	76d3      	strb	r3, [r2, #27]
	BUF->ackno[ 3 ] = c;
    bdec:	f240 632c 	movw	r3, #1580	; 0x62c
    bdf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdf4:	681b      	ldr	r3, [r3, #0]
    bdf6:	f103 020e 	add.w	r2, r3, #14
    bdfa:	f642 7316 	movw	r3, #12054	; 0x2f16
    bdfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be02:	781b      	ldrb	r3, [r3, #0]
    be04:	77d3      	strb	r3, [r2, #31]

	c = BUF->seqno[ 2 ];
    be06:	f240 632c 	movw	r3, #1580	; 0x62c
    be0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be0e:	681b      	ldr	r3, [r3, #0]
    be10:	f103 030e 	add.w	r3, r3, #14
    be14:	7e9a      	ldrb	r2, [r3, #26]
    be16:	f642 7316 	movw	r3, #12054	; 0x2f16
    be1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be1e:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 2 ] = BUF->ackno[ 2 ];
    be20:	f240 632c 	movw	r3, #1580	; 0x62c
    be24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be28:	681b      	ldr	r3, [r3, #0]
    be2a:	f103 020e 	add.w	r2, r3, #14
    be2e:	f240 632c 	movw	r3, #1580	; 0x62c
    be32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be36:	681b      	ldr	r3, [r3, #0]
    be38:	f103 030e 	add.w	r3, r3, #14
    be3c:	7f9b      	ldrb	r3, [r3, #30]
    be3e:	7693      	strb	r3, [r2, #26]
	BUF->ackno[ 2 ] = c;
    be40:	f240 632c 	movw	r3, #1580	; 0x62c
    be44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be48:	681b      	ldr	r3, [r3, #0]
    be4a:	f103 020e 	add.w	r2, r3, #14
    be4e:	f642 7316 	movw	r3, #12054	; 0x2f16
    be52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be56:	781b      	ldrb	r3, [r3, #0]
    be58:	7793      	strb	r3, [r2, #30]

	c = BUF->seqno[ 1 ];
    be5a:	f240 632c 	movw	r3, #1580	; 0x62c
    be5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be62:	681b      	ldr	r3, [r3, #0]
    be64:	f103 030e 	add.w	r3, r3, #14
    be68:	7e5a      	ldrb	r2, [r3, #25]
    be6a:	f642 7316 	movw	r3, #12054	; 0x2f16
    be6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be72:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 1 ] = BUF->ackno[ 1 ];
    be74:	f240 632c 	movw	r3, #1580	; 0x62c
    be78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be7c:	681b      	ldr	r3, [r3, #0]
    be7e:	f103 020e 	add.w	r2, r3, #14
    be82:	f240 632c 	movw	r3, #1580	; 0x62c
    be86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be8a:	681b      	ldr	r3, [r3, #0]
    be8c:	f103 030e 	add.w	r3, r3, #14
    be90:	7f5b      	ldrb	r3, [r3, #29]
    be92:	7653      	strb	r3, [r2, #25]
	BUF->ackno[ 1 ] = c;
    be94:	f240 632c 	movw	r3, #1580	; 0x62c
    be98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be9c:	681b      	ldr	r3, [r3, #0]
    be9e:	f103 020e 	add.w	r2, r3, #14
    bea2:	f642 7316 	movw	r3, #12054	; 0x2f16
    bea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    beaa:	781b      	ldrb	r3, [r3, #0]
    beac:	7753      	strb	r3, [r2, #29]

	c = BUF->seqno[ 0 ];
    beae:	f240 632c 	movw	r3, #1580	; 0x62c
    beb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    beb6:	681b      	ldr	r3, [r3, #0]
    beb8:	f103 030e 	add.w	r3, r3, #14
    bebc:	7e1a      	ldrb	r2, [r3, #24]
    bebe:	f642 7316 	movw	r3, #12054	; 0x2f16
    bec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bec6:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 0 ] = BUF->ackno[ 0 ];
    bec8:	f240 632c 	movw	r3, #1580	; 0x62c
    becc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bed0:	681b      	ldr	r3, [r3, #0]
    bed2:	f103 020e 	add.w	r2, r3, #14
    bed6:	f240 632c 	movw	r3, #1580	; 0x62c
    beda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bede:	681b      	ldr	r3, [r3, #0]
    bee0:	f103 030e 	add.w	r3, r3, #14
    bee4:	7f1b      	ldrb	r3, [r3, #28]
    bee6:	7613      	strb	r3, [r2, #24]
	BUF->ackno[ 0 ] = c;
    bee8:	f240 632c 	movw	r3, #1580	; 0x62c
    beec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bef0:	681b      	ldr	r3, [r3, #0]
    bef2:	f103 020e 	add.w	r2, r3, #14
    bef6:	f642 7316 	movw	r3, #12054	; 0x2f16
    befa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    befe:	781b      	ldrb	r3, [r3, #0]
    bf00:	7713      	strb	r3, [r2, #28]

	/* We also have to increase the sequence number we are
	acknowledging. If the least significant byte overflowed, we need
	to propagate the carry to the other bytes as well. */
	if( ++BUF->ackno[ 3 ] == 0 )
    bf02:	f240 632c 	movw	r3, #1580	; 0x62c
    bf06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf0a:	681b      	ldr	r3, [r3, #0]
    bf0c:	f103 030e 	add.w	r3, r3, #14
    bf10:	7fda      	ldrb	r2, [r3, #31]
    bf12:	f102 0201 	add.w	r2, r2, #1
    bf16:	b2d2      	uxtb	r2, r2
    bf18:	77da      	strb	r2, [r3, #31]
    bf1a:	7fdb      	ldrb	r3, [r3, #31]
    bf1c:	2b00      	cmp	r3, #0
    bf1e:	d129      	bne.n	bf74 <uip_process+0xb5c>
	{
		if( ++BUF->ackno[ 2 ] == 0 )
    bf20:	f240 632c 	movw	r3, #1580	; 0x62c
    bf24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf28:	681b      	ldr	r3, [r3, #0]
    bf2a:	f103 030e 	add.w	r3, r3, #14
    bf2e:	7f9a      	ldrb	r2, [r3, #30]
    bf30:	f102 0201 	add.w	r2, r2, #1
    bf34:	b2d2      	uxtb	r2, r2
    bf36:	779a      	strb	r2, [r3, #30]
    bf38:	7f9b      	ldrb	r3, [r3, #30]
    bf3a:	2b00      	cmp	r3, #0
    bf3c:	d11a      	bne.n	bf74 <uip_process+0xb5c>
		{
			if( ++BUF->ackno[ 1 ] == 0 )
    bf3e:	f240 632c 	movw	r3, #1580	; 0x62c
    bf42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf46:	681b      	ldr	r3, [r3, #0]
    bf48:	f103 030e 	add.w	r3, r3, #14
    bf4c:	7f5a      	ldrb	r2, [r3, #29]
    bf4e:	f102 0201 	add.w	r2, r2, #1
    bf52:	b2d2      	uxtb	r2, r2
    bf54:	775a      	strb	r2, [r3, #29]
    bf56:	7f5b      	ldrb	r3, [r3, #29]
    bf58:	2b00      	cmp	r3, #0
    bf5a:	d10b      	bne.n	bf74 <uip_process+0xb5c>
			{
				++BUF->ackno[ 0 ];
    bf5c:	f240 632c 	movw	r3, #1580	; 0x62c
    bf60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf64:	681b      	ldr	r3, [r3, #0]
    bf66:	f103 030e 	add.w	r3, r3, #14
    bf6a:	7f1a      	ldrb	r2, [r3, #28]
    bf6c:	f102 0201 	add.w	r2, r2, #1
    bf70:	b2d2      	uxtb	r2, r2
    bf72:	771a      	strb	r2, [r3, #28]
			}
		}
	}

	/* Swap port numbers. */
	tmp16 = BUF->srcport;
    bf74:	f240 632c 	movw	r3, #1580	; 0x62c
    bf78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf7c:	681b      	ldr	r3, [r3, #0]
    bf7e:	f103 030e 	add.w	r3, r3, #14
    bf82:	7d1a      	ldrb	r2, [r3, #20]
    bf84:	7d5b      	ldrb	r3, [r3, #21]
    bf86:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bf8a:	ea43 0302 	orr.w	r3, r3, r2
    bf8e:	b29a      	uxth	r2, r3
    bf90:	f642 7318 	movw	r3, #12056	; 0x2f18
    bf94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf98:	801a      	strh	r2, [r3, #0]
	BUF->srcport = BUF->destport;
    bf9a:	f240 632c 	movw	r3, #1580	; 0x62c
    bf9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfa2:	681b      	ldr	r3, [r3, #0]
    bfa4:	f103 020e 	add.w	r2, r3, #14
    bfa8:	f240 632c 	movw	r3, #1580	; 0x62c
    bfac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfb0:	681b      	ldr	r3, [r3, #0]
    bfb2:	f103 030e 	add.w	r3, r3, #14
    bfb6:	7d99      	ldrb	r1, [r3, #22]
    bfb8:	7ddb      	ldrb	r3, [r3, #23]
    bfba:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bfbe:	ea43 0301 	orr.w	r3, r3, r1
    bfc2:	b29b      	uxth	r3, r3
    bfc4:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    bfc8:	f04f 0000 	mov.w	r0, #0
    bfcc:	ea40 0101 	orr.w	r1, r0, r1
    bfd0:	7511      	strb	r1, [r2, #20]
    bfd2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    bfd6:	b29b      	uxth	r3, r3
    bfd8:	f04f 0100 	mov.w	r1, #0
    bfdc:	ea41 0303 	orr.w	r3, r1, r3
    bfe0:	7553      	strb	r3, [r2, #21]
	BUF->destport = tmp16;
    bfe2:	f240 632c 	movw	r3, #1580	; 0x62c
    bfe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfea:	681b      	ldr	r3, [r3, #0]
    bfec:	f103 020e 	add.w	r2, r3, #14
    bff0:	f642 7318 	movw	r3, #12056	; 0x2f18
    bff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bff8:	881b      	ldrh	r3, [r3, #0]
    bffa:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    bffe:	f04f 0000 	mov.w	r0, #0
    c002:	ea40 0101 	orr.w	r1, r0, r1
    c006:	7591      	strb	r1, [r2, #22]
    c008:	ea4f 2313 	mov.w	r3, r3, lsr #8
    c00c:	b29b      	uxth	r3, r3
    c00e:	f04f 0100 	mov.w	r1, #0
    c012:	ea41 0303 	orr.w	r3, r1, r3
    c016:	75d3      	strb	r3, [r2, #23]

	/* Swap IP addresses. */
	uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    c018:	f240 632c 	movw	r3, #1580	; 0x62c
    c01c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c020:	681b      	ldr	r3, [r3, #0]
    c022:	f103 020e 	add.w	r2, r3, #14
    c026:	f240 632c 	movw	r3, #1580	; 0x62c
    c02a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c02e:	681b      	ldr	r3, [r3, #0]
    c030:	f103 030e 	add.w	r3, r3, #14
    c034:	7b1b      	ldrb	r3, [r3, #12]
    c036:	7413      	strb	r3, [r2, #16]
    c038:	f240 632c 	movw	r3, #1580	; 0x62c
    c03c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c040:	681b      	ldr	r3, [r3, #0]
    c042:	f103 020e 	add.w	r2, r3, #14
    c046:	f240 632c 	movw	r3, #1580	; 0x62c
    c04a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c04e:	681b      	ldr	r3, [r3, #0]
    c050:	f103 030e 	add.w	r3, r3, #14
    c054:	7b5b      	ldrb	r3, [r3, #13]
    c056:	7453      	strb	r3, [r2, #17]
    c058:	f240 632c 	movw	r3, #1580	; 0x62c
    c05c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c060:	681b      	ldr	r3, [r3, #0]
    c062:	f103 020e 	add.w	r2, r3, #14
    c066:	f240 632c 	movw	r3, #1580	; 0x62c
    c06a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c06e:	681b      	ldr	r3, [r3, #0]
    c070:	f103 030e 	add.w	r3, r3, #14
    c074:	7b9b      	ldrb	r3, [r3, #14]
    c076:	7493      	strb	r3, [r2, #18]
    c078:	f240 632c 	movw	r3, #1580	; 0x62c
    c07c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c080:	681b      	ldr	r3, [r3, #0]
    c082:	f103 020e 	add.w	r2, r3, #14
    c086:	f240 632c 	movw	r3, #1580	; 0x62c
    c08a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c08e:	681b      	ldr	r3, [r3, #0]
    c090:	f103 030e 	add.w	r3, r3, #14
    c094:	7bdb      	ldrb	r3, [r3, #15]
    c096:	74d3      	strb	r3, [r2, #19]
	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    c098:	f240 632c 	movw	r3, #1580	; 0x62c
    c09c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0a0:	681b      	ldr	r3, [r3, #0]
    c0a2:	f103 020e 	add.w	r2, r3, #14
    c0a6:	f64c 4354 	movw	r3, #52308	; 0xcc54
    c0aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0ae:	781b      	ldrb	r3, [r3, #0]
    c0b0:	7313      	strb	r3, [r2, #12]
    c0b2:	f240 632c 	movw	r3, #1580	; 0x62c
    c0b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0ba:	681b      	ldr	r3, [r3, #0]
    c0bc:	f103 020e 	add.w	r2, r3, #14
    c0c0:	f64c 4354 	movw	r3, #52308	; 0xcc54
    c0c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0c8:	785b      	ldrb	r3, [r3, #1]
    c0ca:	7353      	strb	r3, [r2, #13]
    c0cc:	f240 632c 	movw	r3, #1580	; 0x62c
    c0d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0d4:	681b      	ldr	r3, [r3, #0]
    c0d6:	f103 020e 	add.w	r2, r3, #14
    c0da:	f64c 4354 	movw	r3, #52308	; 0xcc54
    c0de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0e2:	789b      	ldrb	r3, [r3, #2]
    c0e4:	7393      	strb	r3, [r2, #14]
    c0e6:	f240 632c 	movw	r3, #1580	; 0x62c
    c0ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0ee:	681b      	ldr	r3, [r3, #0]
    c0f0:	f103 020e 	add.w	r2, r3, #14
    c0f4:	f64c 4354 	movw	r3, #52308	; 0xcc54
    c0f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0fc:	78db      	ldrb	r3, [r3, #3]
    c0fe:	73d3      	strb	r3, [r2, #15]

	/* And send out the RST packet! */
	goto tcp_send_noconn;
    c100:	f001 b925 	b.w	d34e <uip_process+0x1f36>
	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		if( tmp16 == uip_listenports[ c ] )
		{
			goto found_listen;
    c104:	bf00      	nop
	connections are kept in the same table as used connections, but
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
    c106:	f04f 0400 	mov.w	r4, #0
	for( c = 0; c < UIP_CONNS; ++c )
    c10a:	f642 7316 	movw	r3, #12054	; 0x2f16
    c10e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c112:	f04f 0200 	mov.w	r2, #0
    c116:	701a      	strb	r2, [r3, #0]
    c118:	e06a      	b.n	c1f0 <uip_process+0xdd8>
	{
		if( uip_conns[ c ].tcpstateflags == UIP_CLOSED )
    c11a:	f642 7316 	movw	r3, #12054	; 0x2f16
    c11e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c122:	781b      	ldrb	r3, [r3, #0]
    c124:	461a      	mov	r2, r3
    c126:	f64a 33e4 	movw	r3, #44004	; 0xabe4
    c12a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c12e:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c132:	fb01 f202 	mul.w	r2, r1, r2
    c136:	4413      	add	r3, r2
    c138:	f103 0318 	add.w	r3, r3, #24
    c13c:	785b      	ldrb	r3, [r3, #1]
    c13e:	2b00      	cmp	r3, #0
    c140:	d10f      	bne.n	c162 <uip_process+0xd4a>
		{
			uip_connr = &uip_conns[ c ];
    c142:	f642 7316 	movw	r3, #12054	; 0x2f16
    c146:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c14a:	781b      	ldrb	r3, [r3, #0]
    c14c:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c150:	fb02 f203 	mul.w	r2, r2, r3
    c154:	f64a 33e4 	movw	r3, #44004	; 0xabe4
    c158:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c15c:	eb02 0403 	add.w	r4, r2, r3
			break;
    c160:	e04d      	b.n	c1fe <uip_process+0xde6>
		}

		if( uip_conns[ c ].tcpstateflags == UIP_TIME_WAIT )
    c162:	f642 7316 	movw	r3, #12054	; 0x2f16
    c166:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c16a:	781b      	ldrb	r3, [r3, #0]
    c16c:	461a      	mov	r2, r3
    c16e:	f64a 33e4 	movw	r3, #44004	; 0xabe4
    c172:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c176:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c17a:	fb01 f202 	mul.w	r2, r1, r2
    c17e:	4413      	add	r3, r2
    c180:	f103 0318 	add.w	r3, r3, #24
    c184:	785b      	ldrb	r3, [r3, #1]
    c186:	2b07      	cmp	r3, #7
    c188:	d125      	bne.n	c1d6 <uip_process+0xdbe>
		{
			if( uip_connr == 0 || uip_conns[ c ].timer > uip_connr->timer )
    c18a:	2c00      	cmp	r4, #0
    c18c:	d014      	beq.n	c1b8 <uip_process+0xda0>
    c18e:	f642 7316 	movw	r3, #12054	; 0x2f16
    c192:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c196:	781b      	ldrb	r3, [r3, #0]
    c198:	461a      	mov	r2, r3
    c19a:	f64a 33e4 	movw	r3, #44004	; 0xabe4
    c19e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1a2:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c1a6:	fb01 f202 	mul.w	r2, r1, r2
    c1aa:	4413      	add	r3, r2
    c1ac:	f103 0318 	add.w	r3, r3, #24
    c1b0:	789a      	ldrb	r2, [r3, #2]
    c1b2:	7ea3      	ldrb	r3, [r4, #26]
    c1b4:	429a      	cmp	r2, r3
    c1b6:	d90e      	bls.n	c1d6 <uip_process+0xdbe>
			{
				uip_connr = &uip_conns[ c ];
    c1b8:	f642 7316 	movw	r3, #12054	; 0x2f16
    c1bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1c0:	781b      	ldrb	r3, [r3, #0]
    c1c2:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c1c6:	fb02 f203 	mul.w	r2, r2, r3
    c1ca:	f64a 33e4 	movw	r3, #44004	; 0xabe4
    c1ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1d2:	eb02 0403 	add.w	r4, r2, r3
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
	for( c = 0; c < UIP_CONNS; ++c )
    c1d6:	f642 7316 	movw	r3, #12054	; 0x2f16
    c1da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1de:	781b      	ldrb	r3, [r3, #0]
    c1e0:	f103 0301 	add.w	r3, r3, #1
    c1e4:	b2da      	uxtb	r2, r3
    c1e6:	f642 7316 	movw	r3, #12054	; 0x2f16
    c1ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1ee:	701a      	strb	r2, [r3, #0]
    c1f0:	f642 7316 	movw	r3, #12054	; 0x2f16
    c1f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1f8:	781b      	ldrb	r3, [r3, #0]
    c1fa:	2b27      	cmp	r3, #39	; 0x27
    c1fc:	d98d      	bls.n	c11a <uip_process+0xd02>
				uip_connr = &uip_conns[ c ];
			}
		}
	}

	if( uip_connr == 0 )
    c1fe:	2c00      	cmp	r4, #0
    c200:	d10e      	bne.n	c220 <uip_process+0xe08>
	{
		/* All connections are used already, we drop packet and hope that
		the remote end will retransmit the packet at a time when we
		have more spare connections. */
		UIP_STAT( ++uip_stat.tcp.syndrop );
    c202:	f64c 4318 	movw	r3, #52248	; 0xcc18
    c206:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c20a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    c20c:	f103 0301 	add.w	r3, r3, #1
    c210:	b29a      	uxth	r2, r3
    c212:	f64c 4318 	movw	r3, #52248	; 0xcc18
    c216:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c21a:	859a      	strh	r2, [r3, #44]	; 0x2c
		UIP_LOG( "tcp: found no unused connections." );
		goto drop;
    c21c:	f001 b9c0 	b.w	d5a0 <uip_process+0x2188>
	}

	uip_conn = uip_connr;
    c220:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    c224:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c228:	601c      	str	r4, [r3, #0]

	/* Fill in the necessary fields for the new connection. */
	uip_connr->rto = uip_connr->timer = UIP_RTO;
    c22a:	f04f 0303 	mov.w	r3, #3
    c22e:	76a3      	strb	r3, [r4, #26]
    c230:	7ea3      	ldrb	r3, [r4, #26]
    c232:	7623      	strb	r3, [r4, #24]
	uip_connr->sa = 0;
    c234:	f04f 0300 	mov.w	r3, #0
    c238:	75a3      	strb	r3, [r4, #22]
	uip_connr->sv = 4;
    c23a:	f04f 0304 	mov.w	r3, #4
    c23e:	75e3      	strb	r3, [r4, #23]
	uip_connr->nrtx = 0;
    c240:	f04f 0300 	mov.w	r3, #0
    c244:	76e3      	strb	r3, [r4, #27]
	uip_connr->lport = BUF->destport;
    c246:	f240 632c 	movw	r3, #1580	; 0x62c
    c24a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c24e:	681b      	ldr	r3, [r3, #0]
    c250:	f103 030e 	add.w	r3, r3, #14
    c254:	7d9a      	ldrb	r2, [r3, #22]
    c256:	7ddb      	ldrb	r3, [r3, #23]
    c258:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c25c:	ea43 0302 	orr.w	r3, r3, r2
    c260:	b29b      	uxth	r3, r3
    c262:	80a3      	strh	r3, [r4, #4]
	uip_connr->rport = BUF->srcport;
    c264:	f240 632c 	movw	r3, #1580	; 0x62c
    c268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c26c:	681b      	ldr	r3, [r3, #0]
    c26e:	f103 030e 	add.w	r3, r3, #14
    c272:	7d1a      	ldrb	r2, [r3, #20]
    c274:	7d5b      	ldrb	r3, [r3, #21]
    c276:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c27a:	ea43 0302 	orr.w	r3, r3, r2
    c27e:	b29b      	uxth	r3, r3
    c280:	80e3      	strh	r3, [r4, #6]
	uip_ipaddr_copy( &uip_connr->ripaddr, &BUF->srcipaddr );
    c282:	f240 632c 	movw	r3, #1580	; 0x62c
    c286:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c28a:	681b      	ldr	r3, [r3, #0]
    c28c:	f103 030e 	add.w	r3, r3, #14
    c290:	7b1b      	ldrb	r3, [r3, #12]
    c292:	7023      	strb	r3, [r4, #0]
    c294:	f240 632c 	movw	r3, #1580	; 0x62c
    c298:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c29c:	681b      	ldr	r3, [r3, #0]
    c29e:	f103 030e 	add.w	r3, r3, #14
    c2a2:	7b5b      	ldrb	r3, [r3, #13]
    c2a4:	7063      	strb	r3, [r4, #1]
    c2a6:	f240 632c 	movw	r3, #1580	; 0x62c
    c2aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2ae:	681b      	ldr	r3, [r3, #0]
    c2b0:	f103 030e 	add.w	r3, r3, #14
    c2b4:	7b9b      	ldrb	r3, [r3, #14]
    c2b6:	70a3      	strb	r3, [r4, #2]
    c2b8:	f240 632c 	movw	r3, #1580	; 0x62c
    c2bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2c0:	681b      	ldr	r3, [r3, #0]
    c2c2:	f103 030e 	add.w	r3, r3, #14
    c2c6:	7bdb      	ldrb	r3, [r3, #15]
    c2c8:	70e3      	strb	r3, [r4, #3]
	uip_connr->tcpstateflags = UIP_SYN_RCVD;
    c2ca:	f04f 0301 	mov.w	r3, #1
    c2ce:	7663      	strb	r3, [r4, #25]

	uip_connr->snd_nxt[ 0 ] = iss[ 0 ];
    c2d0:	f642 7310 	movw	r3, #12048	; 0x2f10
    c2d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2d8:	781b      	ldrb	r3, [r3, #0]
    c2da:	7323      	strb	r3, [r4, #12]
	uip_connr->snd_nxt[ 1 ] = iss[ 1 ];
    c2dc:	f642 7310 	movw	r3, #12048	; 0x2f10
    c2e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2e4:	785b      	ldrb	r3, [r3, #1]
    c2e6:	7363      	strb	r3, [r4, #13]
	uip_connr->snd_nxt[ 2 ] = iss[ 2 ];
    c2e8:	f642 7310 	movw	r3, #12048	; 0x2f10
    c2ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2f0:	789b      	ldrb	r3, [r3, #2]
    c2f2:	73a3      	strb	r3, [r4, #14]
	uip_connr->snd_nxt[ 3 ] = iss[ 3 ];
    c2f4:	f642 7310 	movw	r3, #12048	; 0x2f10
    c2f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2fc:	78db      	ldrb	r3, [r3, #3]
    c2fe:	73e3      	strb	r3, [r4, #15]
	uip_connr->len = 1;
    c300:	f04f 0301 	mov.w	r3, #1
    c304:	8223      	strh	r3, [r4, #16]

	/* rcv_nxt should be the seqno from the incoming packet + 1. */
	uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    c306:	f240 632c 	movw	r3, #1580	; 0x62c
    c30a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c30e:	681b      	ldr	r3, [r3, #0]
    c310:	f103 030e 	add.w	r3, r3, #14
    c314:	7edb      	ldrb	r3, [r3, #27]
    c316:	72e3      	strb	r3, [r4, #11]
	uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    c318:	f240 632c 	movw	r3, #1580	; 0x62c
    c31c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c320:	681b      	ldr	r3, [r3, #0]
    c322:	f103 030e 	add.w	r3, r3, #14
    c326:	7e9b      	ldrb	r3, [r3, #26]
    c328:	72a3      	strb	r3, [r4, #10]
	uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    c32a:	f240 632c 	movw	r3, #1580	; 0x62c
    c32e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c332:	681b      	ldr	r3, [r3, #0]
    c334:	f103 030e 	add.w	r3, r3, #14
    c338:	7e5b      	ldrb	r3, [r3, #25]
    c33a:	7263      	strb	r3, [r4, #9]
	uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    c33c:	f240 632c 	movw	r3, #1580	; 0x62c
    c340:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c344:	681b      	ldr	r3, [r3, #0]
    c346:	f103 030e 	add.w	r3, r3, #14
    c34a:	7e1b      	ldrb	r3, [r3, #24]
    c34c:	7223      	strb	r3, [r4, #8]
	uip_add_rcv_nxt( 1 );
    c34e:	f04f 0001 	mov.w	r0, #1
    c352:	f7ff f81f 	bl	b394 <uip_add_rcv_nxt>

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
    c356:	f240 632c 	movw	r3, #1580	; 0x62c
    c35a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c35e:	681b      	ldr	r3, [r3, #0]
    c360:	f103 030e 	add.w	r3, r3, #14
    c364:	f893 3020 	ldrb.w	r3, [r3, #32]
    c368:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    c36c:	2b50      	cmp	r3, #80	; 0x50
    c36e:	f340 80cf 	ble.w	c510 <uip_process+0x10f8>
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c372:	f642 7316 	movw	r3, #12054	; 0x2f16
    c376:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c37a:	f04f 0200 	mov.w	r2, #0
    c37e:	701a      	strb	r2, [r3, #0]
    c380:	e0a7      	b.n	c4d2 <uip_process+0x10ba>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
    c382:	f240 632c 	movw	r3, #1580	; 0x62c
    c386:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c38a:	681a      	ldr	r2, [r3, #0]
    c38c:	f642 7316 	movw	r3, #12054	; 0x2f16
    c390:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c394:	781b      	ldrb	r3, [r3, #0]
    c396:	f103 0336 	add.w	r3, r3, #54	; 0x36
    c39a:	4413      	add	r3, r2
    c39c:	781a      	ldrb	r2, [r3, #0]
    c39e:	f642 7317 	movw	r3, #12055	; 0x2f17
    c3a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3a6:	701a      	strb	r2, [r3, #0]
			if( opt == TCP_OPT_END )
    c3a8:	f642 7317 	movw	r3, #12055	; 0x2f17
    c3ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3b0:	781b      	ldrb	r3, [r3, #0]
    c3b2:	2b00      	cmp	r3, #0
    c3b4:	f000 80a9 	beq.w	c50a <uip_process+0x10f2>
			{
				/* End of options. */
				break;
			}
			else if( opt == TCP_OPT_NOOP )
    c3b8:	f642 7317 	movw	r3, #12055	; 0x2f17
    c3bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3c0:	781b      	ldrb	r3, [r3, #0]
    c3c2:	2b01      	cmp	r3, #1
    c3c4:	d10d      	bne.n	c3e2 <uip_process+0xfca>
			{
				++c;
    c3c6:	f642 7316 	movw	r3, #12054	; 0x2f16
    c3ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3ce:	781b      	ldrb	r3, [r3, #0]
    c3d0:	f103 0301 	add.w	r3, r3, #1
    c3d4:	b2da      	uxtb	r2, r3
    c3d6:	f642 7316 	movw	r3, #12054	; 0x2f16
    c3da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3de:	701a      	strb	r2, [r3, #0]
    c3e0:	e077      	b.n	c4d2 <uip_process+0x10ba>

				/* NOP option. */
			}
			else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    c3e2:	f642 7317 	movw	r3, #12055	; 0x2f17
    c3e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3ea:	781b      	ldrb	r3, [r3, #0]
    c3ec:	2b02      	cmp	r3, #2
    c3ee:	d146      	bne.n	c47e <uip_process+0x1066>
    c3f0:	f240 632c 	movw	r3, #1580	; 0x62c
    c3f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3f8:	681a      	ldr	r2, [r3, #0]
    c3fa:	f642 7316 	movw	r3, #12054	; 0x2f16
    c3fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c402:	781b      	ldrb	r3, [r3, #0]
    c404:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c408:	4413      	add	r3, r2
    c40a:	781b      	ldrb	r3, [r3, #0]
    c40c:	2b04      	cmp	r3, #4
    c40e:	d136      	bne.n	c47e <uip_process+0x1066>
			{
				/* An MSS option with the right option length. */
				tmp16 = ( (u16_t) uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | ( u16_t ) uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + 3 + c];
    c410:	f240 632c 	movw	r3, #1580	; 0x62c
    c414:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c418:	681a      	ldr	r2, [r3, #0]
    c41a:	f642 7316 	movw	r3, #12054	; 0x2f16
    c41e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c422:	781b      	ldrb	r3, [r3, #0]
    c424:	f103 0338 	add.w	r3, r3, #56	; 0x38
    c428:	4413      	add	r3, r2
    c42a:	781b      	ldrb	r3, [r3, #0]
    c42c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c430:	b29a      	uxth	r2, r3
    c432:	f240 632c 	movw	r3, #1580	; 0x62c
    c436:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c43a:	6819      	ldr	r1, [r3, #0]
    c43c:	f642 7316 	movw	r3, #12054	; 0x2f16
    c440:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c444:	781b      	ldrb	r3, [r3, #0]
    c446:	f103 0339 	add.w	r3, r3, #57	; 0x39
    c44a:	440b      	add	r3, r1
    c44c:	781b      	ldrb	r3, [r3, #0]
    c44e:	ea42 0303 	orr.w	r3, r2, r3
    c452:	b29b      	uxth	r3, r3
    c454:	b29a      	uxth	r2, r3
    c456:	f642 7318 	movw	r3, #12056	; 0x2f18
    c45a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c45e:	801a      	strh	r2, [r3, #0]
				uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    c460:	f642 7318 	movw	r3, #12056	; 0x2f18
    c464:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c468:	881a      	ldrh	r2, [r3, #0]
    c46a:	f240 5392 	movw	r3, #1426	; 0x592
    c46e:	429a      	cmp	r2, r3
    c470:	bf38      	it	cc
    c472:	4613      	movcc	r3, r2
    c474:	b29b      	uxth	r3, r3
    c476:	8263      	strh	r3, [r4, #18]
    c478:	8a63      	ldrh	r3, [r4, #18]
    c47a:	82a3      	strh	r3, [r4, #20]

				/* And we are done processing options. */
				break;
    c47c:	e048      	b.n	c510 <uip_process+0x10f8>
			}
			else
			{
				/* All other options have a length field, so that we easily
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    c47e:	f240 632c 	movw	r3, #1580	; 0x62c
    c482:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c486:	681a      	ldr	r2, [r3, #0]
    c488:	f642 7316 	movw	r3, #12054	; 0x2f16
    c48c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c490:	781b      	ldrb	r3, [r3, #0]
    c492:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c496:	4413      	add	r3, r2
    c498:	781b      	ldrb	r3, [r3, #0]
    c49a:	2b00      	cmp	r3, #0
    c49c:	d037      	beq.n	c50e <uip_process+0x10f6>
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
				}

				c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    c49e:	f240 632c 	movw	r3, #1580	; 0x62c
    c4a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4a6:	681a      	ldr	r2, [r3, #0]
    c4a8:	f642 7316 	movw	r3, #12054	; 0x2f16
    c4ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4b0:	781b      	ldrb	r3, [r3, #0]
    c4b2:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c4b6:	4413      	add	r3, r2
    c4b8:	781a      	ldrb	r2, [r3, #0]
    c4ba:	f642 7316 	movw	r3, #12054	; 0x2f16
    c4be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4c2:	781b      	ldrb	r3, [r3, #0]
    c4c4:	4413      	add	r3, r2
    c4c6:	b2da      	uxtb	r2, r3
    c4c8:	f642 7316 	movw	r3, #12054	; 0x2f16
    c4cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4d0:	701a      	strb	r2, [r3, #0]
	uip_add_rcv_nxt( 1 );

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c4d2:	f642 7316 	movw	r3, #12054	; 0x2f16
    c4d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4da:	781b      	ldrb	r3, [r3, #0]
    c4dc:	461a      	mov	r2, r3
    c4de:	f240 632c 	movw	r3, #1580	; 0x62c
    c4e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4e6:	681b      	ldr	r3, [r3, #0]
    c4e8:	f103 030e 	add.w	r3, r3, #14
    c4ec:	f893 3020 	ldrb.w	r3, [r3, #32]
    c4f0:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c4f4:	b2db      	uxtb	r3, r3
    c4f6:	f1a3 0305 	sub.w	r3, r3, #5
    c4fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c4fe:	429a      	cmp	r2, r3
    c500:	f6ff af3f 	blt.w	c382 <uip_process+0xf6a>
    c504:	e004      	b.n	c510 <uip_process+0x10f8>
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
					{
						case UIP_SYN_RCVD:
							/* In the SYN_RCVD state, we should retransmit our
			   				SYNACK. */
							goto tcp_send_synack;
    c506:	bf00      	nop
    c508:	e002      	b.n	c510 <uip_process+0x10f8>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
			if( opt == TCP_OPT_END )
			{
				/* End of options. */
				break;
    c50a:	bf00      	nop
    c50c:	e000      	b.n	c510 <uip_process+0x10f8>
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
				{
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
    c50e:	bf00      	nop
		}
	}

	/* Our response will be a SYNACK. */
	#if UIP_ACTIVE_OPEN
		tcp_send_synack : BUF->flags = TCP_ACK;
    c510:	f240 632c 	movw	r3, #1580	; 0x62c
    c514:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c518:	681b      	ldr	r3, [r3, #0]
    c51a:	f103 030e 	add.w	r3, r3, #14
    c51e:	f04f 0210 	mov.w	r2, #16
    c522:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
tcp_send_syn:
		BUF->flags |= TCP_SYN;
    c526:	f240 632c 	movw	r3, #1580	; 0x62c
    c52a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c52e:	681b      	ldr	r3, [r3, #0]
    c530:	f103 020e 	add.w	r2, r3, #14
    c534:	f240 632c 	movw	r3, #1580	; 0x62c
    c538:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c53c:	681b      	ldr	r3, [r3, #0]
    c53e:	f103 030e 	add.w	r3, r3, #14
    c542:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c546:	f043 0302 	orr.w	r3, r3, #2
    c54a:	b2db      	uxtb	r3, r3
    c54c:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
		tcp_send_synack : BUF->flags = TCP_SYN | TCP_ACK;
	#endif /* UIP_ACTIVE_OPEN */

	/* We send out the TCP Maximum Segment Size option with our
	SYNACK. */
	BUF->optdata[ 0 ] = TCP_OPT_MSS;
    c550:	f240 632c 	movw	r3, #1580	; 0x62c
    c554:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c558:	681b      	ldr	r3, [r3, #0]
    c55a:	f103 030e 	add.w	r3, r3, #14
    c55e:	f04f 0202 	mov.w	r2, #2
    c562:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	BUF->optdata[ 1 ] = TCP_OPT_MSS_LEN;
    c566:	f240 632c 	movw	r3, #1580	; 0x62c
    c56a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c56e:	681b      	ldr	r3, [r3, #0]
    c570:	f103 030e 	add.w	r3, r3, #14
    c574:	f04f 0204 	mov.w	r2, #4
    c578:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	BUF->optdata[ 2 ] = ( UIP_TCP_MSS ) / 256;
    c57c:	f240 632c 	movw	r3, #1580	; 0x62c
    c580:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c584:	681b      	ldr	r3, [r3, #0]
    c586:	f103 030e 	add.w	r3, r3, #14
    c58a:	f04f 0205 	mov.w	r2, #5
    c58e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	BUF->optdata[ 3 ] = ( UIP_TCP_MSS ) & 255;
    c592:	f240 632c 	movw	r3, #1580	; 0x62c
    c596:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c59a:	681b      	ldr	r3, [r3, #0]
    c59c:	f103 030e 	add.w	r3, r3, #14
    c5a0:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    c5a4:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	uip_len = UIP_IPTCPH_LEN + TCP_OPT_MSS_LEN;
    c5a8:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    c5ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5b0:	f04f 022c 	mov.w	r2, #44	; 0x2c
    c5b4:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
    c5b6:	f240 632c 	movw	r3, #1580	; 0x62c
    c5ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5be:	681b      	ldr	r3, [r3, #0]
    c5c0:	f103 030e 	add.w	r3, r3, #14
    c5c4:	f04f 0260 	mov.w	r2, #96	; 0x60
    c5c8:	f883 2020 	strb.w	r2, [r3, #32]
	goto tcp_send;
    c5cc:	f000 bdb5 	b.w	d13a <uip_process+0x1d22>
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
		)
		{
			goto found;
    c5d0:	bf00      	nop
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
	goto tcp_send;

	/* This label will be jumped to if we found an active connection. */
found:
	uip_conn = uip_connr;
    c5d2:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    c5d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5da:	601c      	str	r4, [r3, #0]
	uip_flags = 0;
    c5dc:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    c5e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5e4:	f04f 0200 	mov.w	r2, #0
    c5e8:	701a      	strb	r2, [r3, #0]

	/* We do a very naive form of TCP reset processing; we just accept
	any RST and kill our connection. We should in fact check if the
	sequence number of this reset is wihtin our advertised window
	before we accept the reset. */
	if( BUF->flags & TCP_RST )
    c5ea:	f240 632c 	movw	r3, #1580	; 0x62c
    c5ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5f2:	681b      	ldr	r3, [r3, #0]
    c5f4:	f103 030e 	add.w	r3, r3, #14
    c5f8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c5fc:	f003 0304 	and.w	r3, r3, #4
    c600:	2b00      	cmp	r3, #0
    c602:	d00d      	beq.n	c620 <uip_process+0x1208>
	{
		uip_connr->tcpstateflags = UIP_CLOSED;
    c604:	f04f 0300 	mov.w	r3, #0
    c608:	7663      	strb	r3, [r4, #25]
		UIP_LOG( "tcp: got reset, aborting connection." );
		uip_flags = UIP_ABORT;
    c60a:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    c60e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c612:	f04f 0220 	mov.w	r2, #32
    c616:	701a      	strb	r2, [r3, #0]
		UIP_APPCALL();
    c618:	f002 fc04 	bl	ee24 <httpd_appcall>
		goto drop;
    c61c:	f000 bfc0 	b.w	d5a0 <uip_process+0x2188>
	}

	/* Calculate the length of the data, if the application has sent
	any data to us. */
	c = ( BUF->tcpoffset >> 4 ) << 2;
    c620:	f240 632c 	movw	r3, #1580	; 0x62c
    c624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c628:	681b      	ldr	r3, [r3, #0]
    c62a:	f103 030e 	add.w	r3, r3, #14
    c62e:	f893 3020 	ldrb.w	r3, [r3, #32]
    c632:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c636:	b2db      	uxtb	r3, r3
    c638:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c63c:	b2da      	uxtb	r2, r3
    c63e:	f642 7316 	movw	r3, #12054	; 0x2f16
    c642:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c646:	701a      	strb	r2, [r3, #0]

	/* uip_len will contain the length of the actual TCP data. This is
	calculated by subtracing the length of the TCP header (in
	c) and the length of the IP header (20 bytes). */
	uip_len = uip_len - c - UIP_IPH_LEN;
    c648:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    c64c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c650:	881a      	ldrh	r2, [r3, #0]
    c652:	f642 7316 	movw	r3, #12054	; 0x2f16
    c656:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c65a:	781b      	ldrb	r3, [r3, #0]
    c65c:	ebc3 0302 	rsb	r3, r3, r2
    c660:	b29b      	uxth	r3, r3
    c662:	f1a3 0314 	sub.w	r3, r3, #20
    c666:	b29a      	uxth	r2, r3
    c668:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    c66c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c670:	801a      	strh	r2, [r3, #0]

	/* First, check if the sequence number of the incoming packet is
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
    c672:	7e63      	ldrb	r3, [r4, #25]
    c674:	f003 030f 	and.w	r3, r3, #15
    c678:	2b02      	cmp	r3, #2
    c67a:	d10c      	bne.n	c696 <uip_process+0x127e>
    c67c:	f240 632c 	movw	r3, #1580	; 0x62c
    c680:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c684:	681b      	ldr	r3, [r3, #0]
    c686:	f103 030e 	add.w	r3, r3, #14
    c68a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c68e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    c692:	2b12      	cmp	r3, #18
    c694:	d043      	beq.n	c71e <uip_process+0x1306>
	{
		if
		(
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    c696:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    c69a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c69e:	881b      	ldrh	r3, [r3, #0]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c6a0:	2b00      	cmp	r3, #0
    c6a2:	d10c      	bne.n	c6be <uip_process+0x12a6>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    c6a4:	f240 632c 	movw	r3, #1580	; 0x62c
    c6a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6ac:	681b      	ldr	r3, [r3, #0]
    c6ae:	f103 030e 	add.w	r3, r3, #14
    c6b2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c6b6:	f003 0303 	and.w	r3, r3, #3
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c6ba:	2b00      	cmp	r3, #0
    c6bc:	d02f      	beq.n	c71e <uip_process+0x1306>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
    c6be:	f240 632c 	movw	r3, #1580	; 0x62c
    c6c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6c6:	681b      	ldr	r3, [r3, #0]
    c6c8:	f103 030e 	add.w	r3, r3, #14
    c6cc:	7e1a      	ldrb	r2, [r3, #24]
    c6ce:	7a23      	ldrb	r3, [r4, #8]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c6d0:	429a      	cmp	r2, r3
    c6d2:	f040 8515 	bne.w	d100 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
    c6d6:	f240 632c 	movw	r3, #1580	; 0x62c
    c6da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6de:	681b      	ldr	r3, [r3, #0]
    c6e0:	f103 030e 	add.w	r3, r3, #14
    c6e4:	7e5a      	ldrb	r2, [r3, #25]
    c6e6:	7a63      	ldrb	r3, [r4, #9]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c6e8:	429a      	cmp	r2, r3
    c6ea:	f040 8509 	bne.w	d100 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
    c6ee:	f240 632c 	movw	r3, #1580	; 0x62c
    c6f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6f6:	681b      	ldr	r3, [r3, #0]
    c6f8:	f103 030e 	add.w	r3, r3, #14
    c6fc:	7e9a      	ldrb	r2, [r3, #26]
    c6fe:	7aa3      	ldrb	r3, [r4, #10]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c700:	429a      	cmp	r2, r3
    c702:	f040 84fd 	bne.w	d100 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
				BUF->seqno[ 3 ] != uip_connr->rcv_nxt[ 3 ]
    c706:	f240 632c 	movw	r3, #1580	; 0x62c
    c70a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c70e:	681b      	ldr	r3, [r3, #0]
    c710:	f103 030e 	add.w	r3, r3, #14
    c714:	7eda      	ldrb	r2, [r3, #27]
    c716:	7ae3      	ldrb	r3, [r4, #11]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c718:	429a      	cmp	r2, r3
    c71a:	f040 84f1 	bne.w	d100 <uip_process+0x1ce8>

	/* Next, check if the incoming segment acknowledges any outstanding
	data. If so, we update the sequence number, reset the length of
	the outstanding data, calculate RTT estimations, and reset the
	retransmission timer. */
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
    c71e:	f240 632c 	movw	r3, #1580	; 0x62c
    c722:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c726:	681b      	ldr	r3, [r3, #0]
    c728:	f103 030e 	add.w	r3, r3, #14
    c72c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c730:	f003 0310 	and.w	r3, r3, #16
    c734:	2b00      	cmp	r3, #0
    c736:	f000 80a1 	beq.w	c87c <uip_process+0x1464>
    c73a:	8a23      	ldrh	r3, [r4, #16]
    c73c:	2b00      	cmp	r3, #0
    c73e:	f000 809d 	beq.w	c87c <uip_process+0x1464>
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );
    c742:	f104 020c 	add.w	r2, r4, #12
    c746:	8a23      	ldrh	r3, [r4, #16]
    c748:	4610      	mov	r0, r2
    c74a:	4619      	mov	r1, r3
    c74c:	f7fe fab0 	bl	acb0 <uip_add32>

		if
		(
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
    c750:	f240 632c 	movw	r3, #1580	; 0x62c
    c754:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c758:	681b      	ldr	r3, [r3, #0]
    c75a:	f103 030e 	add.w	r3, r3, #14
    c75e:	7f1a      	ldrb	r2, [r3, #28]
    c760:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    c764:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c768:	781b      	ldrb	r3, [r3, #0]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c76a:	429a      	cmp	r2, r3
    c76c:	f040 8086 	bne.w	c87c <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
    c770:	f240 632c 	movw	r3, #1580	; 0x62c
    c774:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c778:	681b      	ldr	r3, [r3, #0]
    c77a:	f103 030e 	add.w	r3, r3, #14
    c77e:	7f5a      	ldrb	r2, [r3, #29]
    c780:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    c784:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c788:	785b      	ldrb	r3, [r3, #1]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c78a:	429a      	cmp	r2, r3
    c78c:	d176      	bne.n	c87c <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
    c78e:	f240 632c 	movw	r3, #1580	; 0x62c
    c792:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c796:	681b      	ldr	r3, [r3, #0]
    c798:	f103 030e 	add.w	r3, r3, #14
    c79c:	7f9a      	ldrb	r2, [r3, #30]
    c79e:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    c7a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7a6:	789b      	ldrb	r3, [r3, #2]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c7a8:	429a      	cmp	r2, r3
    c7aa:	d167      	bne.n	c87c <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
    c7ac:	f240 632c 	movw	r3, #1580	; 0x62c
    c7b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7b4:	681b      	ldr	r3, [r3, #0]
    c7b6:	f103 030e 	add.w	r3, r3, #14
    c7ba:	7fda      	ldrb	r2, [r3, #31]
    c7bc:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    c7c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7c4:	78db      	ldrb	r3, [r3, #3]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c7c6:	429a      	cmp	r2, r3
    c7c8:	d158      	bne.n	c87c <uip_process+0x1464>
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
		)
		{
			/* Update sequence number. */
			uip_connr->snd_nxt[ 0 ] = uip_acc32[ 0 ];
    c7ca:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    c7ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7d2:	781b      	ldrb	r3, [r3, #0]
    c7d4:	7323      	strb	r3, [r4, #12]
			uip_connr->snd_nxt[ 1 ] = uip_acc32[ 1 ];
    c7d6:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    c7da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7de:	785b      	ldrb	r3, [r3, #1]
    c7e0:	7363      	strb	r3, [r4, #13]
			uip_connr->snd_nxt[ 2 ] = uip_acc32[ 2 ];
    c7e2:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    c7e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7ea:	789b      	ldrb	r3, [r3, #2]
    c7ec:	73a3      	strb	r3, [r4, #14]
			uip_connr->snd_nxt[ 3 ] = uip_acc32[ 3 ];
    c7ee:	f64a 33d4 	movw	r3, #43988	; 0xabd4
    c7f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7f6:	78db      	ldrb	r3, [r3, #3]
    c7f8:	73e3      	strb	r3, [r4, #15]

			/* Do RTT estimation, unless we have done retransmissions. */
			if( uip_connr->nrtx == 0 )
    c7fa:	7ee3      	ldrb	r3, [r4, #27]
    c7fc:	2b00      	cmp	r3, #0
    c7fe:	d131      	bne.n	c864 <uip_process+0x144c>
			{
				signed char m;
				m = uip_connr->rto - uip_connr->timer;
    c800:	7e22      	ldrb	r2, [r4, #24]
    c802:	7ea3      	ldrb	r3, [r4, #26]
    c804:	ebc3 0302 	rsb	r3, r3, r2
    c808:	b2db      	uxtb	r3, r3
    c80a:	73fb      	strb	r3, [r7, #15]

				/* This is taken directly from VJs original code in his paper */
				m = m - ( uip_connr->sa >> 3 );
    c80c:	7bfa      	ldrb	r2, [r7, #15]
    c80e:	7da3      	ldrb	r3, [r4, #22]
    c810:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    c814:	b2db      	uxtb	r3, r3
    c816:	ebc3 0302 	rsb	r3, r3, r2
    c81a:	b2db      	uxtb	r3, r3
    c81c:	73fb      	strb	r3, [r7, #15]
				uip_connr->sa += m;
    c81e:	7da2      	ldrb	r2, [r4, #22]
    c820:	7bfb      	ldrb	r3, [r7, #15]
    c822:	4413      	add	r3, r2
    c824:	b2db      	uxtb	r3, r3
    c826:	75a3      	strb	r3, [r4, #22]
				if( m < 0 )
    c828:	f997 300f 	ldrsb.w	r3, [r7, #15]
    c82c:	2b00      	cmp	r3, #0
    c82e:	da03      	bge.n	c838 <uip_process+0x1420>
				{
					m = -m;
    c830:	7bfb      	ldrb	r3, [r7, #15]
    c832:	f1c3 0300 	rsb	r3, r3, #0
    c836:	73fb      	strb	r3, [r7, #15]
				}

				m = m - ( uip_connr->sv >> 2 );
    c838:	7bfa      	ldrb	r2, [r7, #15]
    c83a:	7de3      	ldrb	r3, [r4, #23]
    c83c:	ea4f 0393 	mov.w	r3, r3, lsr #2
    c840:	b2db      	uxtb	r3, r3
    c842:	ebc3 0302 	rsb	r3, r3, r2
    c846:	b2db      	uxtb	r3, r3
    c848:	73fb      	strb	r3, [r7, #15]
				uip_connr->sv += m;
    c84a:	7de2      	ldrb	r2, [r4, #23]
    c84c:	7bfb      	ldrb	r3, [r7, #15]
    c84e:	4413      	add	r3, r2
    c850:	b2db      	uxtb	r3, r3
    c852:	75e3      	strb	r3, [r4, #23]
				uip_connr->rto = ( uip_connr->sa >> 3 ) + uip_connr->sv;
    c854:	7da3      	ldrb	r3, [r4, #22]
    c856:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    c85a:	b2da      	uxtb	r2, r3
    c85c:	7de3      	ldrb	r3, [r4, #23]
    c85e:	4413      	add	r3, r2
    c860:	b2db      	uxtb	r3, r3
    c862:	7623      	strb	r3, [r4, #24]
			}

			/* Set the acknowledged flag. */
			uip_flags = UIP_ACKDATA;
    c864:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    c868:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c86c:	f04f 0201 	mov.w	r2, #1
    c870:	701a      	strb	r2, [r3, #0]

			/* Reset the retransmission timer. */
			uip_connr->timer = uip_connr->rto;
    c872:	7e23      	ldrb	r3, [r4, #24]
    c874:	76a3      	strb	r3, [r4, #26]

			/* Reset length of outstanding data. */
			uip_connr->len = 0;
    c876:	f04f 0300 	mov.w	r3, #0
    c87a:	8223      	strh	r3, [r4, #16]
		}
	}

	/* Do different things depending on in what state the connection is. */
	switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    c87c:	7e63      	ldrb	r3, [r4, #25]
    c87e:	f003 030f 	and.w	r3, r3, #15
    c882:	f103 33ff 	add.w	r3, r3, #4294967295
    c886:	2b07      	cmp	r3, #7
    c888:	f200 867b 	bhi.w	d582 <uip_process+0x216a>
    c88c:	a201      	add	r2, pc, #4	; (adr r2, c894 <uip_process+0x147c>)
    c88e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    c892:	bf00      	nop
    c894:	0000c8b5 	.word	0x0000c8b5
    c898:	0000c931 	.word	0x0000c931
    c89c:	0000cbcb 	.word	0x0000cbcb
    c8a0:	0000cfaf 	.word	0x0000cfaf
    c8a4:	0000d067 	.word	0x0000d067
    c8a8:	0000d0db 	.word	0x0000d0db
    c8ac:	0000d0ff 	.word	0x0000d0ff
    c8b0:	0000cf7f 	.word	0x0000cf7f
		case UIP_SYN_RCVD:
			/* In SYN_RCVD we have sent out a SYNACK in response to a SYN, and
	   		we are waiting for an ACK that acknowledges the data we sent
	   		out the last time. Therefore, we want to have the UIP_ACKDATA
	   		flag set. If so, we enter the ESTABLISHED state. */
			if( uip_flags & UIP_ACKDATA )
    c8b4:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    c8b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8bc:	781b      	ldrb	r3, [r3, #0]
    c8be:	f003 0301 	and.w	r3, r3, #1
    c8c2:	b2db      	uxtb	r3, r3
    c8c4:	2b00      	cmp	r3, #0
    c8c6:	f000 865e 	beq.w	d586 <uip_process+0x216e>
			{
				uip_connr->tcpstateflags = UIP_ESTABLISHED;
    c8ca:	f04f 0303 	mov.w	r3, #3
    c8ce:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CONNECTED;
    c8d0:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    c8d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8d8:	f04f 0240 	mov.w	r2, #64	; 0x40
    c8dc:	701a      	strb	r2, [r3, #0]
				uip_connr->len = 0;
    c8de:	f04f 0300 	mov.w	r3, #0
    c8e2:	8223      	strh	r3, [r4, #16]
				if( uip_len > 0 )
    c8e4:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    c8e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8ec:	881b      	ldrh	r3, [r3, #0]
    c8ee:	2b00      	cmp	r3, #0
    c8f0:	d014      	beq.n	c91c <uip_process+0x1504>
				{
					uip_flags |= UIP_NEWDATA;
    c8f2:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    c8f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8fa:	781b      	ldrb	r3, [r3, #0]
    c8fc:	f043 0302 	orr.w	r3, r3, #2
    c900:	b2da      	uxtb	r2, r3
    c902:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    c906:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c90a:	701a      	strb	r2, [r3, #0]
					uip_add_rcv_nxt( uip_len );
    c90c:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    c910:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c914:	881b      	ldrh	r3, [r3, #0]
    c916:	4618      	mov	r0, r3
    c918:	f7fe fd3c 	bl	b394 <uip_add_rcv_nxt>
				}

				uip_slen = 0;
    c91c:	f64c 4358 	movw	r3, #52312	; 0xcc58
    c920:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c924:	f04f 0200 	mov.w	r2, #0
    c928:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    c92a:	f002 fa7b 	bl	ee24 <httpd_appcall>
				goto appsend;
    c92e:	e267      	b.n	ce00 <uip_process+0x19e8>
			case UIP_SYN_SENT:
				/* In SYN_SENT, we wait for a SYNACK that is sent in response to
				our SYN. The rcv_nxt is set to sequence number in the SYNACK
				plus one, and we send an ACK. We move into the ESTABLISHED
				state. */
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
    c930:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    c934:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c938:	781b      	ldrb	r3, [r3, #0]
    c93a:	f003 0301 	and.w	r3, r3, #1
    c93e:	b2db      	uxtb	r3, r3
    c940:	2b00      	cmp	r3, #0
    c942:	f000 812f 	beq.w	cba4 <uip_process+0x178c>
    c946:	f240 632c 	movw	r3, #1580	; 0x62c
    c94a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c94e:	681b      	ldr	r3, [r3, #0]
    c950:	f103 030e 	add.w	r3, r3, #14
    c954:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c958:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    c95c:	2b12      	cmp	r3, #18
    c95e:	f040 8121 	bne.w	cba4 <uip_process+0x178c>
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
    c962:	f240 632c 	movw	r3, #1580	; 0x62c
    c966:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c96a:	681b      	ldr	r3, [r3, #0]
    c96c:	f103 030e 	add.w	r3, r3, #14
    c970:	f893 3020 	ldrb.w	r3, [r3, #32]
    c974:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    c978:	2b50      	cmp	r3, #80	; 0x50
    c97a:	f340 80cd 	ble.w	cb18 <uip_process+0x1700>
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c97e:	f642 7316 	movw	r3, #12054	; 0x2f16
    c982:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c986:	f04f 0200 	mov.w	r2, #0
    c98a:	701a      	strb	r2, [r3, #0]
    c98c:	e0a7      	b.n	cade <uip_process+0x16c6>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
    c98e:	f240 632c 	movw	r3, #1580	; 0x62c
    c992:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c996:	681a      	ldr	r2, [r3, #0]
    c998:	f642 7316 	movw	r3, #12054	; 0x2f16
    c99c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9a0:	781b      	ldrb	r3, [r3, #0]
    c9a2:	f103 0336 	add.w	r3, r3, #54	; 0x36
    c9a6:	4413      	add	r3, r2
    c9a8:	781a      	ldrb	r2, [r3, #0]
    c9aa:	f642 7317 	movw	r3, #12055	; 0x2f17
    c9ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9b2:	701a      	strb	r2, [r3, #0]
							if( opt == TCP_OPT_END )
    c9b4:	f642 7317 	movw	r3, #12055	; 0x2f17
    c9b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9bc:	781b      	ldrb	r3, [r3, #0]
    c9be:	2b00      	cmp	r3, #0
    c9c0:	f000 80a7 	beq.w	cb12 <uip_process+0x16fa>
							{
								/* End of options. */
								break;
							}
							else if( opt == TCP_OPT_NOOP )
    c9c4:	f642 7317 	movw	r3, #12055	; 0x2f17
    c9c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9cc:	781b      	ldrb	r3, [r3, #0]
    c9ce:	2b01      	cmp	r3, #1
    c9d0:	d10d      	bne.n	c9ee <uip_process+0x15d6>
							{
								++c;
    c9d2:	f642 7316 	movw	r3, #12054	; 0x2f16
    c9d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9da:	781b      	ldrb	r3, [r3, #0]
    c9dc:	f103 0301 	add.w	r3, r3, #1
    c9e0:	b2da      	uxtb	r2, r3
    c9e2:	f642 7316 	movw	r3, #12054	; 0x2f16
    c9e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9ea:	701a      	strb	r2, [r3, #0]
    c9ec:	e077      	b.n	cade <uip_process+0x16c6>

								/* NOP option. */
							}
							else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    c9ee:	f642 7317 	movw	r3, #12055	; 0x2f17
    c9f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9f6:	781b      	ldrb	r3, [r3, #0]
    c9f8:	2b02      	cmp	r3, #2
    c9fa:	d146      	bne.n	ca8a <uip_process+0x1672>
    c9fc:	f240 632c 	movw	r3, #1580	; 0x62c
    ca00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca04:	681a      	ldr	r2, [r3, #0]
    ca06:	f642 7316 	movw	r3, #12054	; 0x2f16
    ca0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca0e:	781b      	ldrb	r3, [r3, #0]
    ca10:	f103 0337 	add.w	r3, r3, #55	; 0x37
    ca14:	4413      	add	r3, r2
    ca16:	781b      	ldrb	r3, [r3, #0]
    ca18:	2b04      	cmp	r3, #4
    ca1a:	d136      	bne.n	ca8a <uip_process+0x1672>
							{
								/* An MSS option with the right option length. */
								tmp16 = ( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 3 + c];
    ca1c:	f240 632c 	movw	r3, #1580	; 0x62c
    ca20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca24:	681a      	ldr	r2, [r3, #0]
    ca26:	f642 7316 	movw	r3, #12054	; 0x2f16
    ca2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca2e:	781b      	ldrb	r3, [r3, #0]
    ca30:	f103 0338 	add.w	r3, r3, #56	; 0x38
    ca34:	4413      	add	r3, r2
    ca36:	781b      	ldrb	r3, [r3, #0]
    ca38:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ca3c:	b29a      	uxth	r2, r3
    ca3e:	f240 632c 	movw	r3, #1580	; 0x62c
    ca42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca46:	6819      	ldr	r1, [r3, #0]
    ca48:	f642 7316 	movw	r3, #12054	; 0x2f16
    ca4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca50:	781b      	ldrb	r3, [r3, #0]
    ca52:	f103 0339 	add.w	r3, r3, #57	; 0x39
    ca56:	440b      	add	r3, r1
    ca58:	781b      	ldrb	r3, [r3, #0]
    ca5a:	ea42 0303 	orr.w	r3, r2, r3
    ca5e:	b29b      	uxth	r3, r3
    ca60:	b29a      	uxth	r2, r3
    ca62:	f642 7318 	movw	r3, #12056	; 0x2f18
    ca66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca6a:	801a      	strh	r2, [r3, #0]
								uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    ca6c:	f642 7318 	movw	r3, #12056	; 0x2f18
    ca70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca74:	881a      	ldrh	r2, [r3, #0]
    ca76:	f240 5392 	movw	r3, #1426	; 0x592
    ca7a:	429a      	cmp	r2, r3
    ca7c:	bf38      	it	cc
    ca7e:	4613      	movcc	r3, r2
    ca80:	b29b      	uxth	r3, r3
    ca82:	8263      	strh	r3, [r4, #18]
    ca84:	8a63      	ldrh	r3, [r4, #18]
    ca86:	82a3      	strh	r3, [r4, #20]

								/* And we are done processing options. */
								break;
    ca88:	e046      	b.n	cb18 <uip_process+0x1700>
							}
							else
							{
								/* All other options have a length field, so that we easily
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    ca8a:	f240 632c 	movw	r3, #1580	; 0x62c
    ca8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca92:	681a      	ldr	r2, [r3, #0]
    ca94:	f642 7316 	movw	r3, #12054	; 0x2f16
    ca98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca9c:	781b      	ldrb	r3, [r3, #0]
    ca9e:	f103 0337 	add.w	r3, r3, #55	; 0x37
    caa2:	4413      	add	r3, r2
    caa4:	781b      	ldrb	r3, [r3, #0]
    caa6:	2b00      	cmp	r3, #0
    caa8:	d035      	beq.n	cb16 <uip_process+0x16fe>
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
								}

								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    caaa:	f240 632c 	movw	r3, #1580	; 0x62c
    caae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cab2:	681a      	ldr	r2, [r3, #0]
    cab4:	f642 7316 	movw	r3, #12054	; 0x2f16
    cab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cabc:	781b      	ldrb	r3, [r3, #0]
    cabe:	f103 0337 	add.w	r3, r3, #55	; 0x37
    cac2:	4413      	add	r3, r2
    cac4:	781a      	ldrb	r2, [r3, #0]
    cac6:	f642 7316 	movw	r3, #12054	; 0x2f16
    caca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cace:	781b      	ldrb	r3, [r3, #0]
    cad0:	4413      	add	r3, r2
    cad2:	b2da      	uxtb	r2, r3
    cad4:	f642 7316 	movw	r3, #12054	; 0x2f16
    cad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cadc:	701a      	strb	r2, [r3, #0]
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    cade:	f642 7316 	movw	r3, #12054	; 0x2f16
    cae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cae6:	781b      	ldrb	r3, [r3, #0]
    cae8:	461a      	mov	r2, r3
    caea:	f240 632c 	movw	r3, #1580	; 0x62c
    caee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    caf2:	681b      	ldr	r3, [r3, #0]
    caf4:	f103 030e 	add.w	r3, r3, #14
    caf8:	f893 3020 	ldrb.w	r3, [r3, #32]
    cafc:	ea4f 1313 	mov.w	r3, r3, lsr #4
    cb00:	b2db      	uxtb	r3, r3
    cb02:	f1a3 0305 	sub.w	r3, r3, #5
    cb06:	ea4f 0383 	mov.w	r3, r3, lsl #2
    cb0a:	429a      	cmp	r2, r3
    cb0c:	f6ff af3f 	blt.w	c98e <uip_process+0x1576>
    cb10:	e002      	b.n	cb18 <uip_process+0x1700>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
							if( opt == TCP_OPT_END )
							{
								/* End of options. */
								break;
    cb12:	bf00      	nop
    cb14:	e000      	b.n	cb18 <uip_process+0x1700>
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
								{
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
    cb16:	bf00      	nop
								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
							}
						}
					}

					uip_connr->tcpstateflags = UIP_ESTABLISHED;
    cb18:	f04f 0303 	mov.w	r3, #3
    cb1c:	7663      	strb	r3, [r4, #25]
					uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    cb1e:	f240 632c 	movw	r3, #1580	; 0x62c
    cb22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb26:	681b      	ldr	r3, [r3, #0]
    cb28:	f103 030e 	add.w	r3, r3, #14
    cb2c:	7e1b      	ldrb	r3, [r3, #24]
    cb2e:	7223      	strb	r3, [r4, #8]
					uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    cb30:	f240 632c 	movw	r3, #1580	; 0x62c
    cb34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb38:	681b      	ldr	r3, [r3, #0]
    cb3a:	f103 030e 	add.w	r3, r3, #14
    cb3e:	7e5b      	ldrb	r3, [r3, #25]
    cb40:	7263      	strb	r3, [r4, #9]
					uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    cb42:	f240 632c 	movw	r3, #1580	; 0x62c
    cb46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb4a:	681b      	ldr	r3, [r3, #0]
    cb4c:	f103 030e 	add.w	r3, r3, #14
    cb50:	7e9b      	ldrb	r3, [r3, #26]
    cb52:	72a3      	strb	r3, [r4, #10]
					uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    cb54:	f240 632c 	movw	r3, #1580	; 0x62c
    cb58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb5c:	681b      	ldr	r3, [r3, #0]
    cb5e:	f103 030e 	add.w	r3, r3, #14
    cb62:	7edb      	ldrb	r3, [r3, #27]
    cb64:	72e3      	strb	r3, [r4, #11]
					uip_add_rcv_nxt( 1 );
    cb66:	f04f 0001 	mov.w	r0, #1
    cb6a:	f7fe fc13 	bl	b394 <uip_add_rcv_nxt>
					uip_flags = UIP_CONNECTED | UIP_NEWDATA;
    cb6e:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    cb72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb76:	f04f 0242 	mov.w	r2, #66	; 0x42
    cb7a:	701a      	strb	r2, [r3, #0]
					uip_connr->len = 0;
    cb7c:	f04f 0300 	mov.w	r3, #0
    cb80:	8223      	strh	r3, [r4, #16]
					uip_len = 0;
    cb82:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    cb86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb8a:	f04f 0200 	mov.w	r2, #0
    cb8e:	801a      	strh	r2, [r3, #0]
					uip_slen = 0;
    cb90:	f64c 4358 	movw	r3, #52312	; 0xcc58
    cb94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb98:	f04f 0200 	mov.w	r2, #0
    cb9c:	801a      	strh	r2, [r3, #0]
					UIP_APPCALL();
    cb9e:	f002 f941 	bl	ee24 <httpd_appcall>
					goto appsend;
    cba2:	e12d      	b.n	ce00 <uip_process+0x19e8>
				}

				/* Inform the application that the connection failed */
				uip_flags = UIP_ABORT;
    cba4:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    cba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbac:	f04f 0220 	mov.w	r2, #32
    cbb0:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    cbb2:	f002 f937 	bl	ee24 <httpd_appcall>

				/* The connection is closed after we send the RST */
				uip_conn->tcpstateflags = UIP_CLOSED;
    cbb6:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    cbba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbbe:	681b      	ldr	r3, [r3, #0]
    cbc0:	f04f 0200 	mov.w	r2, #0
    cbc4:	765a      	strb	r2, [r3, #25]
				goto reset;
    cbc6:	f7ff b8bc 	b.w	bd42 <uip_process+0x92a>

			If the incoming packet is a FIN, we should close the connection on
			this side as well, and we send out a FIN and enter the LAST_ACK
			state. We require that there is no outstanding data; otherwise the
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    cbca:	f240 632c 	movw	r3, #1580	; 0x62c
    cbce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbd2:	681b      	ldr	r3, [r3, #0]
    cbd4:	f103 030e 	add.w	r3, r3, #14
    cbd8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cbdc:	f003 0301 	and.w	r3, r3, #1
    cbe0:	b2db      	uxtb	r3, r3
    cbe2:	2b00      	cmp	r3, #0
    cbe4:	d04d      	beq.n	cc82 <uip_process+0x186a>
    cbe6:	7e63      	ldrb	r3, [r4, #25]
    cbe8:	f003 0310 	and.w	r3, r3, #16
    cbec:	2b00      	cmp	r3, #0
    cbee:	d148      	bne.n	cc82 <uip_process+0x186a>
			{
				if( uip_outstanding(uip_connr) )
    cbf0:	8a23      	ldrh	r3, [r4, #16]
    cbf2:	2b00      	cmp	r3, #0
    cbf4:	f040 84c9 	bne.w	d58a <uip_process+0x2172>
				{
					goto drop;
				}

				uip_add_rcv_nxt( 1 + uip_len );
    cbf8:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    cbfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc00:	881b      	ldrh	r3, [r3, #0]
    cc02:	f103 0301 	add.w	r3, r3, #1
    cc06:	b29b      	uxth	r3, r3
    cc08:	4618      	mov	r0, r3
    cc0a:	f7fe fbc3 	bl	b394 <uip_add_rcv_nxt>
				uip_flags |= UIP_CLOSE;
    cc0e:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    cc12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc16:	781b      	ldrb	r3, [r3, #0]
    cc18:	f043 0310 	orr.w	r3, r3, #16
    cc1c:	b2da      	uxtb	r2, r3
    cc1e:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    cc22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc26:	701a      	strb	r2, [r3, #0]
				if( uip_len > 0 )
    cc28:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    cc2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc30:	881b      	ldrh	r3, [r3, #0]
    cc32:	2b00      	cmp	r3, #0
    cc34:	d00c      	beq.n	cc50 <uip_process+0x1838>
				{
					uip_flags |= UIP_NEWDATA;
    cc36:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    cc3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc3e:	781b      	ldrb	r3, [r3, #0]
    cc40:	f043 0302 	orr.w	r3, r3, #2
    cc44:	b2da      	uxtb	r2, r3
    cc46:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    cc4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc4e:	701a      	strb	r2, [r3, #0]
				}

				UIP_APPCALL();
    cc50:	f002 f8e8 	bl	ee24 <httpd_appcall>
				uip_connr->len = 1;
    cc54:	f04f 0301 	mov.w	r3, #1
    cc58:	8223      	strh	r3, [r4, #16]
				uip_connr->tcpstateflags = UIP_LAST_ACK;
    cc5a:	f04f 0308 	mov.w	r3, #8
    cc5e:	7663      	strb	r3, [r4, #25]
				uip_connr->nrtx = 0;
    cc60:	f04f 0300 	mov.w	r3, #0
    cc64:	76e3      	strb	r3, [r4, #27]
    cc66:	e000      	b.n	cc6a <uip_process+0x1852>

						case UIP_FIN_WAIT_1:
						case UIP_CLOSING:
						case UIP_LAST_ACK:
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
    cc68:	bf00      	nop
				UIP_APPCALL();
				uip_connr->len = 1;
				uip_connr->tcpstateflags = UIP_LAST_ACK;
				uip_connr->nrtx = 0;
	tcp_send_finack:
				BUF->flags = TCP_FIN | TCP_ACK;
    cc6a:	f240 632c 	movw	r3, #1580	; 0x62c
    cc6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc72:	681b      	ldr	r3, [r3, #0]
    cc74:	f103 030e 	add.w	r3, r3, #14
    cc78:	f04f 0211 	mov.w	r2, #17
    cc7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				goto tcp_send_nodata;
    cc80:	e249      	b.n	d116 <uip_process+0x1cfe>
			}

			/* Check the URG flag. If this is set, the segment carries urgent
			data that we must pass to the application. */
			if( (BUF->flags & TCP_URG) != 0 )
    cc82:	f240 632c 	movw	r3, #1580	; 0x62c
    cc86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc8a:	681b      	ldr	r3, [r3, #0]
    cc8c:	f103 030e 	add.w	r3, r3, #14
    cc90:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cc94:	f003 0320 	and.w	r3, r3, #32
    cc98:	2b00      	cmp	r3, #0
    cc9a:	d046      	beq.n	cd2a <uip_process+0x1912>
					}
					else
					{
					uip_urglen = 0;
				#else /* UIP_URGDATA > 0 */
					uip_appdata = ( ( char * ) uip_appdata ) + ( (BUF->urgp[ 0 ] << 8) | BUF->urgp[ 1 ] );
    cc9c:	f64a 33dc 	movw	r3, #43996	; 0xabdc
    cca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cca4:	681a      	ldr	r2, [r3, #0]
    cca6:	f240 632c 	movw	r3, #1580	; 0x62c
    ccaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccae:	681b      	ldr	r3, [r3, #0]
    ccb0:	f103 030e 	add.w	r3, r3, #14
    ccb4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    ccb8:	ea4f 2103 	mov.w	r1, r3, lsl #8
    ccbc:	f240 632c 	movw	r3, #1580	; 0x62c
    ccc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccc4:	681b      	ldr	r3, [r3, #0]
    ccc6:	f103 030e 	add.w	r3, r3, #14
    ccca:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    ccce:	ea41 0303 	orr.w	r3, r1, r3
    ccd2:	441a      	add	r2, r3
    ccd4:	f64a 33dc 	movw	r3, #43996	; 0xabdc
    ccd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccdc:	601a      	str	r2, [r3, #0]
					uip_len -= ( BUF->urgp[ 0 ] << 8 ) | BUF->urgp[ 1 ];
    ccde:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    cce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cce6:	881a      	ldrh	r2, [r3, #0]
    cce8:	f240 632c 	movw	r3, #1580	; 0x62c
    ccec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccf0:	681b      	ldr	r3, [r3, #0]
    ccf2:	f103 030e 	add.w	r3, r3, #14
    ccf6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    ccfa:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ccfe:	b299      	uxth	r1, r3
    cd00:	f240 632c 	movw	r3, #1580	; 0x62c
    cd04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd08:	681b      	ldr	r3, [r3, #0]
    cd0a:	f103 030e 	add.w	r3, r3, #14
    cd0e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    cd12:	ea41 0303 	orr.w	r3, r1, r3
    cd16:	b29b      	uxth	r3, r3
    cd18:	b29b      	uxth	r3, r3
    cd1a:	ebc3 0302 	rsb	r3, r3, r2
    cd1e:	b29a      	uxth	r2, r3
    cd20:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    cd24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd28:	801a      	strh	r2, [r3, #0]
			/* If uip_len > 0 we have TCP data in the packet, and we flag this
			by setting the UIP_NEWDATA flag and update the sequence number
			we acknowledge. If the application has stopped the dataflow
			using uip_stop(), we must not accept any data packets from the
			remote host. */
			if( uip_len > 0 && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    cd2a:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    cd2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd32:	881b      	ldrh	r3, [r3, #0]
    cd34:	2b00      	cmp	r3, #0
    cd36:	d019      	beq.n	cd6c <uip_process+0x1954>
    cd38:	7e63      	ldrb	r3, [r4, #25]
    cd3a:	f003 0310 	and.w	r3, r3, #16
    cd3e:	2b00      	cmp	r3, #0
    cd40:	d114      	bne.n	cd6c <uip_process+0x1954>
			{
				uip_flags |= UIP_NEWDATA;
    cd42:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    cd46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd4a:	781b      	ldrb	r3, [r3, #0]
    cd4c:	f043 0302 	orr.w	r3, r3, #2
    cd50:	b2da      	uxtb	r2, r3
    cd52:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    cd56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd5a:	701a      	strb	r2, [r3, #0]
				uip_add_rcv_nxt( uip_len );
    cd5c:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    cd60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd64:	881b      	ldrh	r3, [r3, #0]
    cd66:	4618      	mov	r0, r3
    cd68:	f7fe fb14 	bl	b394 <uip_add_rcv_nxt>
			the initial MSS so that the application will send an entire MSS
			of data. This data will not be acknowledged by the receiver,
			and the application will retransmit it. This is called the
			"persistent timer" and uses the retransmission mechanim.
			*/
			tmp16 = ( (u16_t) BUF->wnd[ 0 ] << 8 ) + ( u16_t ) BUF->wnd[ 1 ];
    cd6c:	f240 632c 	movw	r3, #1580	; 0x62c
    cd70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd74:	681b      	ldr	r3, [r3, #0]
    cd76:	f103 030e 	add.w	r3, r3, #14
    cd7a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
    cd7e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    cd82:	b29a      	uxth	r2, r3
    cd84:	f240 632c 	movw	r3, #1580	; 0x62c
    cd88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd8c:	681b      	ldr	r3, [r3, #0]
    cd8e:	f103 030e 	add.w	r3, r3, #14
    cd92:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    cd96:	4413      	add	r3, r2
    cd98:	b29a      	uxth	r2, r3
    cd9a:	f642 7318 	movw	r3, #12056	; 0x2f18
    cd9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cda2:	801a      	strh	r2, [r3, #0]
			if( tmp16 > uip_connr->initialmss || tmp16 == 0 )
    cda4:	8aa2      	ldrh	r2, [r4, #20]
    cda6:	f642 7318 	movw	r3, #12056	; 0x2f18
    cdaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdae:	881b      	ldrh	r3, [r3, #0]
    cdb0:	429a      	cmp	r2, r3
    cdb2:	d306      	bcc.n	cdc2 <uip_process+0x19aa>
    cdb4:	f642 7318 	movw	r3, #12056	; 0x2f18
    cdb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdbc:	881b      	ldrh	r3, [r3, #0]
    cdbe:	2b00      	cmp	r3, #0
    cdc0:	d105      	bne.n	cdce <uip_process+0x19b6>
			{
				tmp16 = uip_connr->initialmss;
    cdc2:	8aa2      	ldrh	r2, [r4, #20]
    cdc4:	f642 7318 	movw	r3, #12056	; 0x2f18
    cdc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdcc:	801a      	strh	r2, [r3, #0]
			}

			uip_connr->mss = tmp16;
    cdce:	f642 7318 	movw	r3, #12056	; 0x2f18
    cdd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdd6:	881b      	ldrh	r3, [r3, #0]
    cdd8:	8263      	strh	r3, [r4, #18]

			If the application wishes to send any data, this data should be
			put into the uip_appdata and the length of the data should be
			put into uip_len. If the application don't have any data to
			send, uip_len must be set to 0. */
			if( uip_flags & (UIP_NEWDATA | UIP_ACKDATA) )
    cdda:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    cdde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cde2:	781b      	ldrb	r3, [r3, #0]
    cde4:	f003 0303 	and.w	r3, r3, #3
    cde8:	2b00      	cmp	r3, #0
    cdea:	f000 83d0 	beq.w	d58e <uip_process+0x2176>
			{
				uip_slen = 0;
    cdee:	f64c 4358 	movw	r3, #52312	; 0xcc58
    cdf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdf6:	f04f 0200 	mov.w	r2, #0
    cdfa:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    cdfc:	f002 f812 	bl	ee24 <httpd_appcall>

appsend:
				if( uip_flags & UIP_ABORT )
    ce00:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    ce04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce08:	781b      	ldrb	r3, [r3, #0]
    ce0a:	f003 0320 	and.w	r3, r3, #32
    ce0e:	2b00      	cmp	r3, #0
    ce10:	d015      	beq.n	ce3e <uip_process+0x1a26>
				{
					uip_slen = 0;
    ce12:	f64c 4358 	movw	r3, #52312	; 0xcc58
    ce16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce1a:	f04f 0200 	mov.w	r2, #0
    ce1e:	801a      	strh	r2, [r3, #0]
					uip_connr->tcpstateflags = UIP_CLOSED;
    ce20:	f04f 0300 	mov.w	r3, #0
    ce24:	7663      	strb	r3, [r4, #25]
					BUF->flags = TCP_RST | TCP_ACK;
    ce26:	f240 632c 	movw	r3, #1580	; 0x62c
    ce2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce2e:	681b      	ldr	r3, [r3, #0]
    ce30:	f103 030e 	add.w	r3, r3, #14
    ce34:	f04f 0214 	mov.w	r2, #20
    ce38:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    ce3c:	e16b      	b.n	d116 <uip_process+0x1cfe>
				}

				if( uip_flags & UIP_CLOSE )
    ce3e:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    ce42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce46:	781b      	ldrb	r3, [r3, #0]
    ce48:	f003 0310 	and.w	r3, r3, #16
    ce4c:	2b00      	cmp	r3, #0
    ce4e:	d01b      	beq.n	ce88 <uip_process+0x1a70>
				{
					uip_slen = 0;
    ce50:	f64c 4358 	movw	r3, #52312	; 0xcc58
    ce54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce58:	f04f 0200 	mov.w	r2, #0
    ce5c:	801a      	strh	r2, [r3, #0]
					uip_connr->len = 1;
    ce5e:	f04f 0301 	mov.w	r3, #1
    ce62:	8223      	strh	r3, [r4, #16]
					uip_connr->tcpstateflags = UIP_FIN_WAIT_1;
    ce64:	f04f 0304 	mov.w	r3, #4
    ce68:	7663      	strb	r3, [r4, #25]
					uip_connr->nrtx = 0;
    ce6a:	f04f 0300 	mov.w	r3, #0
    ce6e:	76e3      	strb	r3, [r4, #27]
					BUF->flags = TCP_FIN | TCP_ACK;
    ce70:	f240 632c 	movw	r3, #1580	; 0x62c
    ce74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce78:	681b      	ldr	r3, [r3, #0]
    ce7a:	f103 030e 	add.w	r3, r3, #14
    ce7e:	f04f 0211 	mov.w	r2, #17
    ce82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    ce86:	e146      	b.n	d116 <uip_process+0x1cfe>
				}

				/* If uip_slen > 0, the application has data to be sent. */
				if( uip_slen > 0 )
    ce88:	f64c 4358 	movw	r3, #52312	; 0xcc58
    ce8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce90:	881b      	ldrh	r3, [r3, #0]
    ce92:	2b00      	cmp	r3, #0
    ce94:	d02a      	beq.n	ceec <uip_process+0x1ad4>
				{
					/* If the connection has acknowledged data, the contents of
	   				the ->len variable should be discarded. */
					if( (uip_flags & UIP_ACKDATA) != 0 )
    ce96:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    ce9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce9e:	781b      	ldrb	r3, [r3, #0]
    cea0:	f003 0301 	and.w	r3, r3, #1
    cea4:	b2db      	uxtb	r3, r3
    cea6:	2b00      	cmp	r3, #0
    cea8:	d002      	beq.n	ceb0 <uip_process+0x1a98>
					{
						uip_connr->len = 0;
    ceaa:	f04f 0300 	mov.w	r3, #0
    ceae:	8223      	strh	r3, [r4, #16]
					}

					/* If the ->len variable is non-zero the connection has
	   				already data in transit and cannot send anymore right
	   				now. */
					if( uip_connr->len == 0 )
    ceb0:	8a23      	ldrh	r3, [r4, #16]
    ceb2:	2b00      	cmp	r3, #0
    ceb4:	d114      	bne.n	cee0 <uip_process+0x1ac8>
					{
						/* The application cannot send more than what is allowed by
		 				the mss (the minumum of the MSS and the available
		 				window). */
						if( uip_slen > uip_connr->mss )
    ceb6:	8a62      	ldrh	r2, [r4, #18]
    ceb8:	f64c 4358 	movw	r3, #52312	; 0xcc58
    cebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cec0:	881b      	ldrh	r3, [r3, #0]
    cec2:	429a      	cmp	r2, r3
    cec4:	d205      	bcs.n	ced2 <uip_process+0x1aba>
						{
							uip_slen = uip_connr->mss;
    cec6:	8a62      	ldrh	r2, [r4, #18]
    cec8:	f64c 4358 	movw	r3, #52312	; 0xcc58
    cecc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ced0:	801a      	strh	r2, [r3, #0]
						}

						/* Remember how much data we send out now so that we know
		 				when everything has been acknowledged. */
						uip_connr->len = uip_slen;
    ced2:	f64c 4358 	movw	r3, #52312	; 0xcc58
    ced6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceda:	881b      	ldrh	r3, [r3, #0]
    cedc:	8223      	strh	r3, [r4, #16]
    cede:	e005      	b.n	ceec <uip_process+0x1ad4>
					else
					{
						/* If the application already had unacknowledged data, we
		 				make sure that the application does not send (i.e.,
		 				retransmit) out more than it previously sent out. */
						uip_slen = uip_connr->len;
    cee0:	8a22      	ldrh	r2, [r4, #16]
    cee2:	f64c 4358 	movw	r3, #52312	; 0xcc58
    cee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceea:	801a      	strh	r2, [r3, #0]
					}
				}

				uip_connr->nrtx = 0;
    ceec:	f04f 0300 	mov.w	r3, #0
    cef0:	76e3      	strb	r3, [r4, #27]
apprexmit:
				uip_appdata = uip_sappdata;
    cef2:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    cef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cefa:	681a      	ldr	r2, [r3, #0]
    cefc:	f64a 33dc 	movw	r3, #43996	; 0xabdc
    cf00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf04:	601a      	str	r2, [r3, #0]

				/* If the application has data to be sent, or if the incoming
		 		packet had new data in it, we must send out a packet. */
				if( uip_slen > 0 && uip_connr->len > 0 )
    cf06:	f64c 4358 	movw	r3, #52312	; 0xcc58
    cf0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf0e:	881b      	ldrh	r3, [r3, #0]
    cf10:	2b00      	cmp	r3, #0
    cf12:	d017      	beq.n	cf44 <uip_process+0x1b2c>
    cf14:	8a23      	ldrh	r3, [r4, #16]
    cf16:	2b00      	cmp	r3, #0
    cf18:	d014      	beq.n	cf44 <uip_process+0x1b2c>
				{
					/* Add the length of the IP and TCP headers. */
					uip_len = uip_connr->len + UIP_TCPIP_HLEN;
    cf1a:	8a23      	ldrh	r3, [r4, #16]
    cf1c:	f103 0328 	add.w	r3, r3, #40	; 0x28
    cf20:	b29a      	uxth	r2, r3
    cf22:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    cf26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf2a:	801a      	strh	r2, [r3, #0]

					/* We always set the ACK flag in response packets. */
					BUF->flags = TCP_ACK | TCP_PSH;
    cf2c:	f240 632c 	movw	r3, #1580	; 0x62c
    cf30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf34:	681b      	ldr	r3, [r3, #0]
    cf36:	f103 030e 	add.w	r3, r3, #14
    cf3a:	f04f 0218 	mov.w	r2, #24
    cf3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

					/* Send the packet. */
					goto tcp_send_noopts;
    cf42:	e0ef      	b.n	d124 <uip_process+0x1d0c>
				}

				/* If there is no data to send, just send out a pure ACK if
				there is newdata. */
				if( uip_flags & UIP_NEWDATA )
    cf44:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    cf48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf4c:	781b      	ldrb	r3, [r3, #0]
    cf4e:	f003 0302 	and.w	r3, r3, #2
    cf52:	2b00      	cmp	r3, #0
    cf54:	f000 831d 	beq.w	d592 <uip_process+0x217a>
				{
					uip_len = UIP_TCPIP_HLEN;
    cf58:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    cf5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf60:	f04f 0228 	mov.w	r2, #40	; 0x28
    cf64:	801a      	strh	r2, [r3, #0]
					BUF->flags = TCP_ACK;
    cf66:	f240 632c 	movw	r3, #1580	; 0x62c
    cf6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf6e:	681b      	ldr	r3, [r3, #0]
    cf70:	f103 030e 	add.w	r3, r3, #14
    cf74:	f04f 0210 	mov.w	r2, #16
    cf78:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_noopts;
    cf7c:	e0d2      	b.n	d124 <uip_process+0x1d0c>
			goto drop;

		case UIP_LAST_ACK:
			/* We can close this connection if the peer has acknowledged our
			FIN. This is indicated by the UIP_ACKDATA flag. */
			if( uip_flags & UIP_ACKDATA )
    cf7e:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    cf82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf86:	781b      	ldrb	r3, [r3, #0]
    cf88:	f003 0301 	and.w	r3, r3, #1
    cf8c:	b2db      	uxtb	r3, r3
    cf8e:	2b00      	cmp	r3, #0
    cf90:	d00b      	beq.n	cfaa <uip_process+0x1b92>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    cf92:	f04f 0300 	mov.w	r3, #0
    cf96:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CLOSE;
    cf98:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    cf9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfa0:	f04f 0210 	mov.w	r2, #16
    cfa4:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    cfa6:	f001 ff3d 	bl	ee24 <httpd_appcall>
			}

			break;
    cfaa:	bf00      	nop
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    cfac:	e2f8      	b.n	d5a0 <uip_process+0x2188>

		case UIP_FIN_WAIT_1:
			/* The application has closed the connection, but the remote host
			hasn't closed its end yet. Thus we do nothing but wait for a
			FIN from the other side. */
			if( uip_len > 0 )
    cfae:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    cfb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfb6:	881b      	ldrh	r3, [r3, #0]
    cfb8:	2b00      	cmp	r3, #0
    cfba:	d007      	beq.n	cfcc <uip_process+0x1bb4>
			{
				uip_add_rcv_nxt( uip_len );
    cfbc:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    cfc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfc4:	881b      	ldrh	r3, [r3, #0]
    cfc6:	4618      	mov	r0, r3
    cfc8:	f7fe f9e4 	bl	b394 <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    cfcc:	f240 632c 	movw	r3, #1580	; 0x62c
    cfd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfd4:	681b      	ldr	r3, [r3, #0]
    cfd6:	f103 030e 	add.w	r3, r3, #14
    cfda:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cfde:	f003 0301 	and.w	r3, r3, #1
    cfe2:	b2db      	uxtb	r3, r3
    cfe4:	2b00      	cmp	r3, #0
    cfe6:	d024      	beq.n	d032 <uip_process+0x1c1a>
			{
				if( uip_flags & UIP_ACKDATA )
    cfe8:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    cfec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cff0:	781b      	ldrb	r3, [r3, #0]
    cff2:	f003 0301 	and.w	r3, r3, #1
    cff6:	b2db      	uxtb	r3, r3
    cff8:	2b00      	cmp	r3, #0
    cffa:	d009      	beq.n	d010 <uip_process+0x1bf8>
				{
					uip_connr->tcpstateflags = UIP_TIME_WAIT;
    cffc:	f04f 0307 	mov.w	r3, #7
    d000:	7663      	strb	r3, [r4, #25]
					uip_connr->timer = 0;
    d002:	f04f 0300 	mov.w	r3, #0
    d006:	76a3      	strb	r3, [r4, #26]
					uip_connr->len = 0;
    d008:	f04f 0300 	mov.w	r3, #0
    d00c:	8223      	strh	r3, [r4, #16]
    d00e:	e002      	b.n	d016 <uip_process+0x1bfe>
				}
				else
				{
					uip_connr->tcpstateflags = UIP_CLOSING;
    d010:	f04f 0306 	mov.w	r3, #6
    d014:	7663      	strb	r3, [r4, #25]
				}

				uip_add_rcv_nxt( 1 );
    d016:	f04f 0001 	mov.w	r0, #1
    d01a:	f7fe f9bb 	bl	b394 <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    d01e:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    d022:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d026:	f04f 0210 	mov.w	r2, #16
    d02a:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d02c:	f001 fefa 	bl	ee24 <httpd_appcall>
				goto tcp_send_ack;
    d030:	e066      	b.n	d100 <uip_process+0x1ce8>
			}
			else if( uip_flags & UIP_ACKDATA )
    d032:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    d036:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d03a:	781b      	ldrb	r3, [r3, #0]
    d03c:	f003 0301 	and.w	r3, r3, #1
    d040:	b2db      	uxtb	r3, r3
    d042:	2b00      	cmp	r3, #0
    d044:	d006      	beq.n	d054 <uip_process+0x1c3c>
			{
				uip_connr->tcpstateflags = UIP_FIN_WAIT_2;
    d046:	f04f 0305 	mov.w	r3, #5
    d04a:	7663      	strb	r3, [r4, #25]
				uip_connr->len = 0;
    d04c:	f04f 0300 	mov.w	r3, #0
    d050:	8223      	strh	r3, [r4, #16]
				goto drop;
    d052:	e2a5      	b.n	d5a0 <uip_process+0x2188>
			}

			if( uip_len > 0 )
    d054:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    d058:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d05c:	881b      	ldrh	r3, [r3, #0]
    d05e:	2b00      	cmp	r3, #0
    d060:	f000 8299 	beq.w	d596 <uip_process+0x217e>
			{
				goto tcp_send_ack;
    d064:	e04c      	b.n	d100 <uip_process+0x1ce8>
			}

			goto drop;

		case UIP_FIN_WAIT_2:
			if( uip_len > 0 )
    d066:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    d06a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d06e:	881b      	ldrh	r3, [r3, #0]
    d070:	2b00      	cmp	r3, #0
    d072:	d007      	beq.n	d084 <uip_process+0x1c6c>
			{
				uip_add_rcv_nxt( uip_len );
    d074:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    d078:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d07c:	881b      	ldrh	r3, [r3, #0]
    d07e:	4618      	mov	r0, r3
    d080:	f7fe f988 	bl	b394 <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    d084:	f240 632c 	movw	r3, #1580	; 0x62c
    d088:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d08c:	681b      	ldr	r3, [r3, #0]
    d08e:	f103 030e 	add.w	r3, r3, #14
    d092:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d096:	f003 0301 	and.w	r3, r3, #1
    d09a:	b2db      	uxtb	r3, r3
    d09c:	2b00      	cmp	r3, #0
    d09e:	d013      	beq.n	d0c8 <uip_process+0x1cb0>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d0a0:	f04f 0307 	mov.w	r3, #7
    d0a4:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    d0a6:	f04f 0300 	mov.w	r3, #0
    d0aa:	76a3      	strb	r3, [r4, #26]
				uip_add_rcv_nxt( 1 );
    d0ac:	f04f 0001 	mov.w	r0, #1
    d0b0:	f7fe f970 	bl	b394 <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    d0b4:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    d0b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0bc:	f04f 0210 	mov.w	r2, #16
    d0c0:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d0c2:	f001 feaf 	bl	ee24 <httpd_appcall>
				goto tcp_send_ack;
    d0c6:	e01b      	b.n	d100 <uip_process+0x1ce8>
			}

			if( uip_len > 0 )
    d0c8:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    d0cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0d0:	881b      	ldrh	r3, [r3, #0]
    d0d2:	2b00      	cmp	r3, #0
    d0d4:	f000 8261 	beq.w	d59a <uip_process+0x2182>
			{
				goto tcp_send_ack;
    d0d8:	e012      	b.n	d100 <uip_process+0x1ce8>

		case UIP_TIME_WAIT:
			goto tcp_send_ack;

		case UIP_CLOSING:
			if( uip_flags & UIP_ACKDATA )
    d0da:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    d0de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0e2:	781b      	ldrb	r3, [r3, #0]
    d0e4:	f003 0301 	and.w	r3, r3, #1
    d0e8:	b2db      	uxtb	r3, r3
    d0ea:	2b00      	cmp	r3, #0
    d0ec:	f000 8257 	beq.w	d59e <uip_process+0x2186>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d0f0:	f04f 0307 	mov.w	r3, #7
    d0f4:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    d0f6:	f04f 0300 	mov.w	r3, #0
    d0fa:	76a3      	strb	r3, [r4, #26]
			}
	}

	goto drop;
    d0fc:	e250      	b.n	d5a0 <uip_process+0x2188>
			}

			goto drop;

		case UIP_TIME_WAIT:
			goto tcp_send_ack;
    d0fe:	bf00      	nop
	goto drop;

	/* We jump here when we are ready to send the packet, and just want
	 to set the appropriate TCP sequence numbers in the TCP header. */
tcp_send_ack:
	BUF->flags = TCP_ACK;
    d100:	f240 632c 	movw	r3, #1580	; 0x62c
    d104:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d108:	681b      	ldr	r3, [r3, #0]
    d10a:	f103 030e 	add.w	r3, r3, #14
    d10e:	f04f 0210 	mov.w	r2, #16
    d112:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

tcp_send_nodata:
	uip_len = UIP_IPTCPH_LEN;
    d116:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    d11a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d11e:	f04f 0228 	mov.w	r2, #40	; 0x28
    d122:	801a      	strh	r2, [r3, #0]

tcp_send_noopts:
	BUF->tcpoffset = ( UIP_TCPH_LEN / 4 ) << 4;
    d124:	f240 632c 	movw	r3, #1580	; 0x62c
    d128:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d12c:	681b      	ldr	r3, [r3, #0]
    d12e:	f103 030e 	add.w	r3, r3, #14
    d132:	f04f 0250 	mov.w	r2, #80	; 0x50
    d136:	f883 2020 	strb.w	r2, [r3, #32]
	/* We're done with the input processing. We are now ready to send a
	reply. Our job is to fill in all the fields of the TCP and IP
	headers before calculating the checksum and finally send the
	packet. */
tcp_send:
	BUF->ackno[ 0 ] = uip_connr->rcv_nxt[ 0 ];
    d13a:	f240 632c 	movw	r3, #1580	; 0x62c
    d13e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d142:	681b      	ldr	r3, [r3, #0]
    d144:	f103 030e 	add.w	r3, r3, #14
    d148:	7a22      	ldrb	r2, [r4, #8]
    d14a:	771a      	strb	r2, [r3, #28]
	BUF->ackno[ 1 ] = uip_connr->rcv_nxt[ 1 ];
    d14c:	f240 632c 	movw	r3, #1580	; 0x62c
    d150:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d154:	681b      	ldr	r3, [r3, #0]
    d156:	f103 030e 	add.w	r3, r3, #14
    d15a:	7a62      	ldrb	r2, [r4, #9]
    d15c:	775a      	strb	r2, [r3, #29]
	BUF->ackno[ 2 ] = uip_connr->rcv_nxt[ 2 ];
    d15e:	f240 632c 	movw	r3, #1580	; 0x62c
    d162:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d166:	681b      	ldr	r3, [r3, #0]
    d168:	f103 030e 	add.w	r3, r3, #14
    d16c:	7aa2      	ldrb	r2, [r4, #10]
    d16e:	779a      	strb	r2, [r3, #30]
	BUF->ackno[ 3 ] = uip_connr->rcv_nxt[ 3 ];
    d170:	f240 632c 	movw	r3, #1580	; 0x62c
    d174:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d178:	681b      	ldr	r3, [r3, #0]
    d17a:	f103 030e 	add.w	r3, r3, #14
    d17e:	7ae2      	ldrb	r2, [r4, #11]
    d180:	77da      	strb	r2, [r3, #31]

	BUF->seqno[ 0 ] = uip_connr->snd_nxt[ 0 ];
    d182:	f240 632c 	movw	r3, #1580	; 0x62c
    d186:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d18a:	681b      	ldr	r3, [r3, #0]
    d18c:	f103 030e 	add.w	r3, r3, #14
    d190:	7b22      	ldrb	r2, [r4, #12]
    d192:	761a      	strb	r2, [r3, #24]
	BUF->seqno[ 1 ] = uip_connr->snd_nxt[ 1 ];
    d194:	f240 632c 	movw	r3, #1580	; 0x62c
    d198:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d19c:	681b      	ldr	r3, [r3, #0]
    d19e:	f103 030e 	add.w	r3, r3, #14
    d1a2:	7b62      	ldrb	r2, [r4, #13]
    d1a4:	765a      	strb	r2, [r3, #25]
	BUF->seqno[ 2 ] = uip_connr->snd_nxt[ 2 ];
    d1a6:	f240 632c 	movw	r3, #1580	; 0x62c
    d1aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1ae:	681b      	ldr	r3, [r3, #0]
    d1b0:	f103 030e 	add.w	r3, r3, #14
    d1b4:	7ba2      	ldrb	r2, [r4, #14]
    d1b6:	769a      	strb	r2, [r3, #26]
	BUF->seqno[ 3 ] = uip_connr->snd_nxt[ 3 ];
    d1b8:	f240 632c 	movw	r3, #1580	; 0x62c
    d1bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1c0:	681b      	ldr	r3, [r3, #0]
    d1c2:	f103 030e 	add.w	r3, r3, #14
    d1c6:	7be2      	ldrb	r2, [r4, #15]
    d1c8:	76da      	strb	r2, [r3, #27]

	BUF->proto = UIP_PROTO_TCP;
    d1ca:	f240 632c 	movw	r3, #1580	; 0x62c
    d1ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1d2:	681b      	ldr	r3, [r3, #0]
    d1d4:	f103 030e 	add.w	r3, r3, #14
    d1d8:	f04f 0206 	mov.w	r2, #6
    d1dc:	725a      	strb	r2, [r3, #9]

	BUF->srcport = uip_connr->lport;
    d1de:	f240 632c 	movw	r3, #1580	; 0x62c
    d1e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1e6:	681b      	ldr	r3, [r3, #0]
    d1e8:	f103 030e 	add.w	r3, r3, #14
    d1ec:	88a2      	ldrh	r2, [r4, #4]
    d1ee:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d1f2:	f04f 0000 	mov.w	r0, #0
    d1f6:	ea40 0101 	orr.w	r1, r0, r1
    d1fa:	7519      	strb	r1, [r3, #20]
    d1fc:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d200:	b292      	uxth	r2, r2
    d202:	f04f 0100 	mov.w	r1, #0
    d206:	ea41 0202 	orr.w	r2, r1, r2
    d20a:	755a      	strb	r2, [r3, #21]
	BUF->destport = uip_connr->rport;
    d20c:	f240 632c 	movw	r3, #1580	; 0x62c
    d210:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d214:	681b      	ldr	r3, [r3, #0]
    d216:	f103 030e 	add.w	r3, r3, #14
    d21a:	88e2      	ldrh	r2, [r4, #6]
    d21c:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d220:	f04f 0000 	mov.w	r0, #0
    d224:	ea40 0101 	orr.w	r1, r0, r1
    d228:	7599      	strb	r1, [r3, #22]
    d22a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d22e:	b292      	uxth	r2, r2
    d230:	f04f 0100 	mov.w	r1, #0
    d234:	ea41 0202 	orr.w	r2, r1, r2
    d238:	75da      	strb	r2, [r3, #23]

	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    d23a:	f240 632c 	movw	r3, #1580	; 0x62c
    d23e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d242:	681b      	ldr	r3, [r3, #0]
    d244:	f103 020e 	add.w	r2, r3, #14
    d248:	f64c 4354 	movw	r3, #52308	; 0xcc54
    d24c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d250:	781b      	ldrb	r3, [r3, #0]
    d252:	7313      	strb	r3, [r2, #12]
    d254:	f240 632c 	movw	r3, #1580	; 0x62c
    d258:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d25c:	681b      	ldr	r3, [r3, #0]
    d25e:	f103 020e 	add.w	r2, r3, #14
    d262:	f64c 4354 	movw	r3, #52308	; 0xcc54
    d266:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d26a:	785b      	ldrb	r3, [r3, #1]
    d26c:	7353      	strb	r3, [r2, #13]
    d26e:	f240 632c 	movw	r3, #1580	; 0x62c
    d272:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d276:	681b      	ldr	r3, [r3, #0]
    d278:	f103 020e 	add.w	r2, r3, #14
    d27c:	f64c 4354 	movw	r3, #52308	; 0xcc54
    d280:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d284:	789b      	ldrb	r3, [r3, #2]
    d286:	7393      	strb	r3, [r2, #14]
    d288:	f240 632c 	movw	r3, #1580	; 0x62c
    d28c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d290:	681b      	ldr	r3, [r3, #0]
    d292:	f103 020e 	add.w	r2, r3, #14
    d296:	f64c 4354 	movw	r3, #52308	; 0xcc54
    d29a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d29e:	78db      	ldrb	r3, [r3, #3]
    d2a0:	73d3      	strb	r3, [r2, #15]
	uip_ipaddr_copy( &BUF->destipaddr, &uip_connr->ripaddr );
    d2a2:	f240 632c 	movw	r3, #1580	; 0x62c
    d2a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2aa:	681b      	ldr	r3, [r3, #0]
    d2ac:	f103 030e 	add.w	r3, r3, #14
    d2b0:	7822      	ldrb	r2, [r4, #0]
    d2b2:	741a      	strb	r2, [r3, #16]
    d2b4:	f240 632c 	movw	r3, #1580	; 0x62c
    d2b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2bc:	681b      	ldr	r3, [r3, #0]
    d2be:	f103 030e 	add.w	r3, r3, #14
    d2c2:	7862      	ldrb	r2, [r4, #1]
    d2c4:	745a      	strb	r2, [r3, #17]
    d2c6:	f240 632c 	movw	r3, #1580	; 0x62c
    d2ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2ce:	681b      	ldr	r3, [r3, #0]
    d2d0:	f103 030e 	add.w	r3, r3, #14
    d2d4:	78a2      	ldrb	r2, [r4, #2]
    d2d6:	749a      	strb	r2, [r3, #18]
    d2d8:	f240 632c 	movw	r3, #1580	; 0x62c
    d2dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2e0:	681b      	ldr	r3, [r3, #0]
    d2e2:	f103 030e 	add.w	r3, r3, #14
    d2e6:	78e2      	ldrb	r2, [r4, #3]
    d2e8:	74da      	strb	r2, [r3, #19]

	if( uip_connr->tcpstateflags & UIP_STOPPED )
    d2ea:	7e63      	ldrb	r3, [r4, #25]
    d2ec:	f003 0310 	and.w	r3, r3, #16
    d2f0:	2b00      	cmp	r3, #0
    d2f2:	d016      	beq.n	d322 <uip_process+0x1f0a>
	{
		/* If the connection has issued uip_stop(), we advertise a zero
		window so that the remote host will stop sending data. */
		BUF->wnd[ 0 ] = BUF->wnd[ 1 ] = 0;
    d2f4:	f240 632c 	movw	r3, #1580	; 0x62c
    d2f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2fc:	681b      	ldr	r3, [r3, #0]
    d2fe:	f103 020e 	add.w	r2, r3, #14
    d302:	f240 632c 	movw	r3, #1580	; 0x62c
    d306:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d30a:	681b      	ldr	r3, [r3, #0]
    d30c:	f103 030e 	add.w	r3, r3, #14
    d310:	f04f 0100 	mov.w	r1, #0
    d314:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
    d318:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    d31c:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
    d320:	e015      	b.n	d34e <uip_process+0x1f36>
	}
	else
	{
		BUF->wnd[ 0 ] = ( (UIP_RECEIVE_WINDOW) >> 8 );
    d322:	f240 632c 	movw	r3, #1580	; 0x62c
    d326:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d32a:	681b      	ldr	r3, [r3, #0]
    d32c:	f103 030e 	add.w	r3, r3, #14
    d330:	f04f 0205 	mov.w	r2, #5
    d334:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		BUF->wnd[ 1 ] = ( (UIP_RECEIVE_WINDOW) & 0xff );
    d338:	f240 632c 	movw	r3, #1580	; 0x62c
    d33c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d340:	681b      	ldr	r3, [r3, #0]
    d342:	f103 030e 	add.w	r3, r3, #14
    d346:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    d34a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	}

tcp_send_noconn:

	BUF->ttl = UIP_TTL;
    d34e:	f240 632c 	movw	r3, #1580	; 0x62c
    d352:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d356:	681b      	ldr	r3, [r3, #0]
    d358:	f103 030e 	add.w	r3, r3, #14
    d35c:	f04f 0240 	mov.w	r2, #64	; 0x40
    d360:	721a      	strb	r2, [r3, #8]
		/* For IPv6, the IP length field does not include the IPv6 IP header
		 length. */
		BUF->len[ 0 ] = ( (uip_len - UIP_IPH_LEN) >> 8 );
		BUF->len[ 1 ] = ( (uip_len - UIP_IPH_LEN) & 0xff );
	#else /* UIP_CONF_IPV6 */
		BUF->len[ 0 ] = ( uip_len >> 8 );
    d362:	f240 632c 	movw	r3, #1580	; 0x62c
    d366:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d36a:	681b      	ldr	r3, [r3, #0]
    d36c:	f103 020e 	add.w	r2, r3, #14
    d370:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    d374:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d378:	881b      	ldrh	r3, [r3, #0]
    d37a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d37e:	b29b      	uxth	r3, r3
    d380:	b2db      	uxtb	r3, r3
    d382:	7093      	strb	r3, [r2, #2]
		BUF->len[ 1 ] = ( uip_len & 0xff );
    d384:	f240 632c 	movw	r3, #1580	; 0x62c
    d388:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d38c:	681b      	ldr	r3, [r3, #0]
    d38e:	f103 020e 	add.w	r2, r3, #14
    d392:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    d396:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d39a:	881b      	ldrh	r3, [r3, #0]
    d39c:	b2db      	uxtb	r3, r3
    d39e:	70d3      	strb	r3, [r2, #3]
	#endif /* UIP_CONF_IPV6 */

	BUF->urgp[ 0 ] = BUF->urgp[ 1 ] = 0;
    d3a0:	f240 632c 	movw	r3, #1580	; 0x62c
    d3a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3a8:	681b      	ldr	r3, [r3, #0]
    d3aa:	f103 020e 	add.w	r2, r3, #14
    d3ae:	f240 632c 	movw	r3, #1580	; 0x62c
    d3b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3b6:	681b      	ldr	r3, [r3, #0]
    d3b8:	f103 030e 	add.w	r3, r3, #14
    d3bc:	f04f 0100 	mov.w	r1, #0
    d3c0:	f883 1027 	strb.w	r1, [r3, #39]	; 0x27
    d3c4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    d3c8:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26

	/* Calculate TCP checksum. */
	BUF->tcpchksum = 0;
    d3cc:	f240 632c 	movw	r3, #1580	; 0x62c
    d3d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3d4:	681b      	ldr	r3, [r3, #0]
    d3d6:	f103 030e 	add.w	r3, r3, #14
    d3da:	f04f 0200 	mov.w	r2, #0
    d3de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    d3e2:	f04f 0200 	mov.w	r2, #0
    d3e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	BUF->tcpchksum = ~( uip_tcpchksum() );
    d3ea:	f240 632c 	movw	r3, #1580	; 0x62c
    d3ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3f2:	681b      	ldr	r3, [r3, #0]
    d3f4:	f103 040e 	add.w	r4, r3, #14
    d3f8:	f7fd fddc 	bl	afb4 <uip_tcpchksum>
    d3fc:	4603      	mov	r3, r0
    d3fe:	ea6f 0303 	mvn.w	r3, r3
    d402:	b29b      	uxth	r3, r3
    d404:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d408:	f04f 0100 	mov.w	r1, #0
    d40c:	ea41 0202 	orr.w	r2, r1, r2
    d410:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    d414:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d418:	b29b      	uxth	r3, r3
    d41a:	f04f 0200 	mov.w	r2, #0
    d41e:	ea42 0303 	orr.w	r3, r2, r3
    d422:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
	#if UIP_CONF_IPV6
		BUF->vtc = 0x60;
		BUF->tcflow = 0x00;
		BUF->flow = 0x00;
	#else /* UIP_CONF_IPV6 */
		BUF->vhl = 0x45;
    d426:	f240 632c 	movw	r3, #1580	; 0x62c
    d42a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d42e:	681b      	ldr	r3, [r3, #0]
    d430:	f103 030e 	add.w	r3, r3, #14
    d434:	f04f 0245 	mov.w	r2, #69	; 0x45
    d438:	701a      	strb	r2, [r3, #0]
		BUF->tos = 0;
    d43a:	f240 632c 	movw	r3, #1580	; 0x62c
    d43e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d442:	681b      	ldr	r3, [r3, #0]
    d444:	f103 030e 	add.w	r3, r3, #14
    d448:	f04f 0200 	mov.w	r2, #0
    d44c:	705a      	strb	r2, [r3, #1]
		BUF->ipoffset[ 0 ] = BUF->ipoffset[ 1 ] = 0;
    d44e:	f240 632c 	movw	r3, #1580	; 0x62c
    d452:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d456:	681b      	ldr	r3, [r3, #0]
    d458:	f103 020e 	add.w	r2, r3, #14
    d45c:	f240 632c 	movw	r3, #1580	; 0x62c
    d460:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d464:	681b      	ldr	r3, [r3, #0]
    d466:	f103 030e 	add.w	r3, r3, #14
    d46a:	f04f 0100 	mov.w	r1, #0
    d46e:	71d9      	strb	r1, [r3, #7]
    d470:	79db      	ldrb	r3, [r3, #7]
    d472:	7193      	strb	r3, [r2, #6]
		++ipid;
    d474:	f642 730c 	movw	r3, #12044	; 0x2f0c
    d478:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d47c:	881b      	ldrh	r3, [r3, #0]
    d47e:	f103 0301 	add.w	r3, r3, #1
    d482:	b29a      	uxth	r2, r3
    d484:	f642 730c 	movw	r3, #12044	; 0x2f0c
    d488:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d48c:	801a      	strh	r2, [r3, #0]
		BUF->ipid[ 0 ] = ipid >> 8;
    d48e:	f240 632c 	movw	r3, #1580	; 0x62c
    d492:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d496:	681b      	ldr	r3, [r3, #0]
    d498:	f103 020e 	add.w	r2, r3, #14
    d49c:	f642 730c 	movw	r3, #12044	; 0x2f0c
    d4a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4a4:	881b      	ldrh	r3, [r3, #0]
    d4a6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d4aa:	b29b      	uxth	r3, r3
    d4ac:	b2db      	uxtb	r3, r3
    d4ae:	7113      	strb	r3, [r2, #4]
		BUF->ipid[ 1 ] = ipid & 0xff;
    d4b0:	f240 632c 	movw	r3, #1580	; 0x62c
    d4b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4b8:	681b      	ldr	r3, [r3, #0]
    d4ba:	f103 020e 	add.w	r2, r3, #14
    d4be:	f642 730c 	movw	r3, #12044	; 0x2f0c
    d4c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4c6:	881b      	ldrh	r3, [r3, #0]
    d4c8:	b2db      	uxtb	r3, r3
    d4ca:	7153      	strb	r3, [r2, #5]

		/* Calculate IP checksum. */
		BUF->ipchksum = 0;
    d4cc:	f240 632c 	movw	r3, #1580	; 0x62c
    d4d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4d4:	681b      	ldr	r3, [r3, #0]
    d4d6:	f103 030e 	add.w	r3, r3, #14
    d4da:	f04f 0200 	mov.w	r2, #0
    d4de:	729a      	strb	r2, [r3, #10]
    d4e0:	f04f 0200 	mov.w	r2, #0
    d4e4:	72da      	strb	r2, [r3, #11]
		BUF->ipchksum = ~( uip_ipchksum() );
    d4e6:	f240 632c 	movw	r3, #1580	; 0x62c
    d4ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4ee:	681b      	ldr	r3, [r3, #0]
    d4f0:	f103 040e 	add.w	r4, r3, #14
    d4f4:	f7fd fce6 	bl	aec4 <uip_ipchksum>
    d4f8:	4603      	mov	r3, r0
    d4fa:	ea6f 0303 	mvn.w	r3, r3
    d4fe:	b29b      	uxth	r3, r3
    d500:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d504:	f04f 0100 	mov.w	r1, #0
    d508:	ea41 0202 	orr.w	r2, r1, r2
    d50c:	72a2      	strb	r2, [r4, #10]
    d50e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d512:	b29b      	uxth	r3, r3
    d514:	f04f 0200 	mov.w	r2, #0
    d518:	ea42 0303 	orr.w	r3, r2, r3
    d51c:	72e3      	strb	r3, [r4, #11]

		//DEBUG_PRINTF( "uip ip_send_nolen: chkecum 0x%04x\n", uip_ipchksum() );
	#endif /* UIP_CONF_IPV6 */

	UIP_STAT( ++uip_stat.tcp.sent );
    d51e:	f64c 4318 	movw	r3, #52248	; 0xcc18
    d522:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d526:	8c1b      	ldrh	r3, [r3, #32]
    d528:	f103 0301 	add.w	r3, r3, #1
    d52c:	b29a      	uxth	r2, r3
    d52e:	f64c 4318 	movw	r3, #52248	; 0xcc18
    d532:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d536:	841a      	strh	r2, [r3, #32]
	#if UIP_CONF_IPV6
send :
	#endif /* UIP_CONF_IPV6 */

	//DEBUG_PRINTF( "Sending packet with length %d (%d)\n", uip_len, (BUF->len[ 0 ] << 8) | BUF->len[ 1 ] );
	UIP_STAT( ++uip_stat.ip.sent );
    d538:	f64c 4318 	movw	r3, #52248	; 0xcc18
    d53c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d540:	885b      	ldrh	r3, [r3, #2]
    d542:	f103 0301 	add.w	r3, r3, #1
    d546:	b29a      	uxth	r2, r3
    d548:	f64c 4318 	movw	r3, #52248	; 0xcc18
    d54c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d550:	805a      	strh	r2, [r3, #2]

	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
    d552:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    d556:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d55a:	f04f 0200 	mov.w	r2, #0
    d55e:	701a      	strb	r2, [r3, #0]
	return;
    d560:	e02d      	b.n	d5be <uip_process+0x21a6>
			uip_flags = UIP_POLL;
			UIP_APPCALL();
			goto appsend;
		}

		goto drop;
    d562:	bf00      	nop
    d564:	e01c      	b.n	d5a0 <uip_process+0x2188>
    d566:	bf00      	nop
    d568:	e01a      	b.n	d5a0 <uip_process+0x2188>
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    d56a:	bf00      	nop
    d56c:	e018      	b.n	d5a0 <uip_process+0x2188>
    d56e:	bf00      	nop
    d570:	e016      	b.n	d5a0 <uip_process+0x2188>
    d572:	bf00      	nop
    d574:	e014      	b.n	d5a0 <uip_process+0x2188>
    d576:	bf00      	nop
    d578:	e012      	b.n	d5a0 <uip_process+0x2188>
		#endif /* UIP_CONF_IPV6 */
	}
	else
	{
		UIP_LOG( "ip: packet shorter than reported in IP header." );
		goto drop;
    d57a:	bf00      	nop
    d57c:	e010      	b.n	d5a0 <uip_process+0x2188>

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
	{
		goto drop;
    d57e:	bf00      	nop
    d580:	e00e      	b.n	d5a0 <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d582:	bf00      	nop
    d584:	e00c      	b.n	d5a0 <uip_process+0x2188>
				uip_slen = 0;
				UIP_APPCALL();
				goto appsend;
			}

			goto drop;
    d586:	bf00      	nop
    d588:	e00a      	b.n	d5a0 <uip_process+0x2188>
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
			{
				if( uip_outstanding(uip_connr) )
				{
					goto drop;
    d58a:	bf00      	nop
    d58c:	e008      	b.n	d5a0 <uip_process+0x2188>
					BUF->flags = TCP_ACK;
					goto tcp_send_noopts;
				}
			}

			goto drop;
    d58e:	bf00      	nop
    d590:	e006      	b.n	d5a0 <uip_process+0x2188>
    d592:	bf00      	nop
    d594:	e004      	b.n	d5a0 <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    d596:	bf00      	nop
    d598:	e002      	b.n	d5a0 <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    d59a:	bf00      	nop
    d59c:	e000      	b.n	d5a0 <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d59e:	bf00      	nop
	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
	return;

drop:
	uip_len = 0;
    d5a0:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    d5a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5a8:	f04f 0200 	mov.w	r2, #0
    d5ac:	801a      	strh	r2, [r3, #0]
	uip_flags = 0;
    d5ae:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    d5b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5b6:	f04f 0200 	mov.w	r2, #0
    d5ba:	701a      	strb	r2, [r3, #0]
	return;
    d5bc:	bf00      	nop
}
    d5be:	f107 0714 	add.w	r7, r7, #20
    d5c2:	46bd      	mov	sp, r7
    d5c4:	bd90      	pop	{r4, r7, pc}
    d5c6:	bf00      	nop

0000d5c8 <htons>:
/*---------------------------------------------------------------------------*/

u16_t htons( u16_t val )
{
    d5c8:	b480      	push	{r7}
    d5ca:	b083      	sub	sp, #12
    d5cc:	af00      	add	r7, sp, #0
    d5ce:	4603      	mov	r3, r0
    d5d0:	80fb      	strh	r3, [r7, #6]
	return HTONS( val );
    d5d2:	88fb      	ldrh	r3, [r7, #6]
    d5d4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d5d8:	b29a      	uxth	r2, r3
    d5da:	88fb      	ldrh	r3, [r7, #6]
    d5dc:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d5e0:	b29b      	uxth	r3, r3
    d5e2:	ea42 0303 	orr.w	r3, r2, r3
    d5e6:	b29b      	uxth	r3, r3
    d5e8:	b29b      	uxth	r3, r3
}
    d5ea:	4618      	mov	r0, r3
    d5ec:	f107 070c 	add.w	r7, r7, #12
    d5f0:	46bd      	mov	sp, r7
    d5f2:	bc80      	pop	{r7}
    d5f4:	4770      	bx	lr
    d5f6:	bf00      	nop

0000d5f8 <htonl>:

u32_t htonl( u32_t val )
{
    d5f8:	b480      	push	{r7}
    d5fa:	b083      	sub	sp, #12
    d5fc:	af00      	add	r7, sp, #0
    d5fe:	6078      	str	r0, [r7, #4]
	return HTONL( val );
    d600:	687b      	ldr	r3, [r7, #4]
    d602:	b29b      	uxth	r3, r3
    d604:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d608:	b29a      	uxth	r2, r3
    d60a:	687b      	ldr	r3, [r7, #4]
    d60c:	b29b      	uxth	r3, r3
    d60e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d612:	b29b      	uxth	r3, r3
    d614:	ea42 0303 	orr.w	r3, r2, r3
    d618:	b29b      	uxth	r3, r3
    d61a:	b29b      	uxth	r3, r3
    d61c:	ea4f 4203 	mov.w	r2, r3, lsl #16
    d620:	687b      	ldr	r3, [r7, #4]
    d622:	ea4f 4313 	mov.w	r3, r3, lsr #16
    d626:	b29b      	uxth	r3, r3
    d628:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d62c:	b299      	uxth	r1, r3
    d62e:	687b      	ldr	r3, [r7, #4]
    d630:	ea4f 4313 	mov.w	r3, r3, lsr #16
    d634:	b29b      	uxth	r3, r3
    d636:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d63a:	b29b      	uxth	r3, r3
    d63c:	ea41 0303 	orr.w	r3, r1, r3
    d640:	b29b      	uxth	r3, r3
    d642:	b29b      	uxth	r3, r3
    d644:	ea42 0303 	orr.w	r3, r2, r3
}
    d648:	4618      	mov	r0, r3
    d64a:	f107 070c 	add.w	r7, r7, #12
    d64e:	46bd      	mov	sp, r7
    d650:	bc80      	pop	{r7}
    d652:	4770      	bx	lr

0000d654 <uip_send>:
/*---------------------------------------------------------------------------*/

void uip_send( const void *data, int len )
{
    d654:	b580      	push	{r7, lr}
    d656:	b084      	sub	sp, #16
    d658:	af00      	add	r7, sp, #0
    d65a:	6078      	str	r0, [r7, #4]
    d65c:	6039      	str	r1, [r7, #0]
	int copylen;

	#define MIN( a, b ) ( (a) < (b) ? (a) : (b) )

	copylen = MIN( len, UIP_BUFSIZE - UIP_LLH_LEN - UIP_TCPIP_HLEN - ( int )
    d65e:	f240 632c 	movw	r3, #1580	; 0x62c
    d662:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d666:	681b      	ldr	r3, [r3, #0]
    d668:	f103 0336 	add.w	r3, r3, #54	; 0x36
    d66c:	461a      	mov	r2, r3
    d66e:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    d672:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d676:	681b      	ldr	r3, [r3, #0]
    d678:	ebc3 0302 	rsb	r3, r3, r2
    d67c:	f503 63b2 	add.w	r3, r3, #1424	; 0x590
    d680:	f103 0302 	add.w	r3, r3, #2
    d684:	683a      	ldr	r2, [r7, #0]
    d686:	4293      	cmp	r3, r2
    d688:	bfa8      	it	ge
    d68a:	4613      	movge	r3, r2
    d68c:	60fb      	str	r3, [r7, #12]
					   (( char * ) uip_sappdata - ( char * ) &uip_buf[UIP_LLH_LEN + UIP_TCPIP_HLEN]) );
	if( copylen > 0 )
    d68e:	68fb      	ldr	r3, [r7, #12]
    d690:	2b00      	cmp	r3, #0
    d692:	dd1d      	ble.n	d6d0 <uip_send+0x7c>
	{
		uip_slen = copylen;
    d694:	68fb      	ldr	r3, [r7, #12]
    d696:	b29a      	uxth	r2, r3
    d698:	f64c 4358 	movw	r3, #52312	; 0xcc58
    d69c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6a0:	801a      	strh	r2, [r3, #0]
		if( data != uip_sappdata )
    d6a2:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    d6a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6aa:	681b      	ldr	r3, [r3, #0]
    d6ac:	687a      	ldr	r2, [r7, #4]
    d6ae:	429a      	cmp	r2, r3
    d6b0:	d00e      	beq.n	d6d0 <uip_send+0x7c>
		{
			memcpy( uip_sappdata, (data), uip_slen );
    d6b2:	f64a 33d0 	movw	r3, #43984	; 0xabd0
    d6b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6ba:	681a      	ldr	r2, [r3, #0]
    d6bc:	f64c 4358 	movw	r3, #52312	; 0xcc58
    d6c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6c4:	881b      	ldrh	r3, [r3, #0]
    d6c6:	4610      	mov	r0, r2
    d6c8:	6879      	ldr	r1, [r7, #4]
    d6ca:	461a      	mov	r2, r3
    d6cc:	f007 fad8 	bl	14c80 <memcpy>
		}
	}
}
    d6d0:	f107 0710 	add.w	r7, r7, #16
    d6d4:	46bd      	mov	sp, r7
    d6d6:	bd80      	pop	{r7, pc}

0000d6d8 <uip_arp_init>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
    d6d8:	b580      	push	{r7, lr}
    d6da:	af00      	add	r7, sp, #0
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d6dc:	f642 7380 	movw	r3, #12160	; 0x2f80
    d6e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6e4:	f04f 0200 	mov.w	r2, #0
    d6e8:	701a      	strb	r2, [r3, #0]
    d6ea:	e024      	b.n	d736 <uip_arp_init+0x5e>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
    d6ec:	f642 7380 	movw	r3, #12160	; 0x2f80
    d6f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6f4:	781b      	ldrb	r3, [r3, #0]
    d6f6:	461a      	mov	r2, r3
    d6f8:	4613      	mov	r3, r2
    d6fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d6fe:	4413      	add	r3, r2
    d700:	ea4f 0283 	mov.w	r2, r3, lsl #2
    d704:	f642 731c 	movw	r3, #12060	; 0x2f1c
    d708:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d70c:	4413      	add	r3, r2
    d70e:	4618      	mov	r0, r3
    d710:	f04f 0100 	mov.w	r1, #0
    d714:	f04f 0204 	mov.w	r2, #4
    d718:	f007 fb7a 	bl	14e10 <memset>
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d71c:	f642 7380 	movw	r3, #12160	; 0x2f80
    d720:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d724:	781b      	ldrb	r3, [r3, #0]
    d726:	f103 0301 	add.w	r3, r3, #1
    d72a:	b2da      	uxtb	r2, r3
    d72c:	f642 7380 	movw	r3, #12160	; 0x2f80
    d730:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d734:	701a      	strb	r2, [r3, #0]
    d736:	f642 7380 	movw	r3, #12160	; 0x2f80
    d73a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d73e:	781b      	ldrb	r3, [r3, #0]
    d740:	2b07      	cmp	r3, #7
    d742:	d9d3      	bls.n	d6ec <uip_arp_init+0x14>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
	}
}
    d744:	bd80      	pop	{r7, pc}
    d746:	bf00      	nop

0000d748 <uip_arp_timer>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_timer( void )
{
    d748:	b580      	push	{r7, lr}
    d74a:	b082      	sub	sp, #8
    d74c:	af00      	add	r7, sp, #0
	struct arp_entry	*tabptr;

	++arptime;
    d74e:	f642 7382 	movw	r3, #12162	; 0x2f82
    d752:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d756:	781b      	ldrb	r3, [r3, #0]
    d758:	f103 0301 	add.w	r3, r3, #1
    d75c:	b2da      	uxtb	r2, r3
    d75e:	f642 7382 	movw	r3, #12162	; 0x2f82
    d762:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d766:	701a      	strb	r2, [r3, #0]
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d768:	f642 7380 	movw	r3, #12160	; 0x2f80
    d76c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d770:	f04f 0200 	mov.w	r2, #0
    d774:	701a      	strb	r2, [r3, #0]
    d776:	e045      	b.n	d804 <uip_arp_timer+0xbc>
	{
		tabptr = &arp_table[i];
    d778:	f642 7380 	movw	r3, #12160	; 0x2f80
    d77c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d780:	781b      	ldrb	r3, [r3, #0]
    d782:	461a      	mov	r2, r3
    d784:	4613      	mov	r3, r2
    d786:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d78a:	4413      	add	r3, r2
    d78c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d790:	461a      	mov	r2, r3
    d792:	f642 731c 	movw	r3, #12060	; 0x2f1c
    d796:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d79a:	4413      	add	r3, r2
    d79c:	607b      	str	r3, [r7, #4]
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
    d79e:	687b      	ldr	r3, [r7, #4]
    d7a0:	881a      	ldrh	r2, [r3, #0]
    d7a2:	f64b 2318 	movw	r3, #47640	; 0xba18
    d7a6:	f2c0 0301 	movt	r3, #1
    d7aa:	881b      	ldrh	r3, [r3, #0]
    d7ac:	429a      	cmp	r2, r3
    d7ae:	d11c      	bne.n	d7ea <uip_arp_timer+0xa2>
    d7b0:	687b      	ldr	r3, [r7, #4]
    d7b2:	885a      	ldrh	r2, [r3, #2]
    d7b4:	f64b 2318 	movw	r3, #47640	; 0xba18
    d7b8:	f2c0 0301 	movt	r3, #1
    d7bc:	885b      	ldrh	r3, [r3, #2]
    d7be:	429a      	cmp	r2, r3
    d7c0:	d113      	bne.n	d7ea <uip_arp_timer+0xa2>
    d7c2:	f642 7382 	movw	r3, #12162	; 0x2f82
    d7c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7ca:	781b      	ldrb	r3, [r3, #0]
    d7cc:	461a      	mov	r2, r3
    d7ce:	687b      	ldr	r3, [r7, #4]
    d7d0:	7a9b      	ldrb	r3, [r3, #10]
    d7d2:	ebc3 0302 	rsb	r3, r3, r2
    d7d6:	2b77      	cmp	r3, #119	; 0x77
    d7d8:	dd07      	ble.n	d7ea <uip_arp_timer+0xa2>
		{
			memset( &tabptr->ipaddr, 0, 4 );
    d7da:	687b      	ldr	r3, [r7, #4]
    d7dc:	4618      	mov	r0, r3
    d7de:	f04f 0100 	mov.w	r1, #0
    d7e2:	f04f 0204 	mov.w	r2, #4
    d7e6:	f007 fb13 	bl	14e10 <memset>
void uip_arp_timer( void )
{
	struct arp_entry	*tabptr;

	++arptime;
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d7ea:	f642 7380 	movw	r3, #12160	; 0x2f80
    d7ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7f2:	781b      	ldrb	r3, [r3, #0]
    d7f4:	f103 0301 	add.w	r3, r3, #1
    d7f8:	b2da      	uxtb	r2, r3
    d7fa:	f642 7380 	movw	r3, #12160	; 0x2f80
    d7fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d802:	701a      	strb	r2, [r3, #0]
    d804:	f642 7380 	movw	r3, #12160	; 0x2f80
    d808:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d80c:	781b      	ldrb	r3, [r3, #0]
    d80e:	2b07      	cmp	r3, #7
    d810:	d9b2      	bls.n	d778 <uip_arp_timer+0x30>
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
		{
			memset( &tabptr->ipaddr, 0, 4 );
		}
	}
}
    d812:	f107 0708 	add.w	r7, r7, #8
    d816:	46bd      	mov	sp, r7
    d818:	bd80      	pop	{r7, pc}
    d81a:	bf00      	nop

0000d81c <uip_arp_update>:

/*-----------------------------------------------------------------------------------*/
static void uip_arp_update( uip_ipaddr_t *ipaddr, struct uip_eth_addr *ethaddr )
{
    d81c:	b590      	push	{r4, r7, lr}
    d81e:	b083      	sub	sp, #12
    d820:	af00      	add	r7, sp, #0
    d822:	6078      	str	r0, [r7, #4]
    d824:	6039      	str	r1, [r7, #0]
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d826:	f642 7380 	movw	r3, #12160	; 0x2f80
    d82a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d82e:	f04f 0200 	mov.w	r2, #0
    d832:	701a      	strb	r2, [r3, #0]
    d834:	e049      	b.n	d8ca <uip_arp_update+0xae>
	{
		tabptr = &arp_table[i];
    d836:	f642 7380 	movw	r3, #12160	; 0x2f80
    d83a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d83e:	781b      	ldrb	r3, [r3, #0]
    d840:	461a      	mov	r2, r3
    d842:	4613      	mov	r3, r2
    d844:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d848:	4413      	add	r3, r2
    d84a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d84e:	461a      	mov	r2, r3
    d850:	f642 731c 	movw	r3, #12060	; 0x2f1c
    d854:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d858:	eb02 0403 	add.w	r4, r2, r3

		/* Only check those entries that are actually in use. */
		if( !uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    d85c:	8822      	ldrh	r2, [r4, #0]
    d85e:	f64b 2318 	movw	r3, #47640	; 0xba18
    d862:	f2c0 0301 	movt	r3, #1
    d866:	881b      	ldrh	r3, [r3, #0]
    d868:	429a      	cmp	r2, r3
    d86a:	d107      	bne.n	d87c <uip_arp_update+0x60>
    d86c:	8862      	ldrh	r2, [r4, #2]
    d86e:	f64b 2318 	movw	r3, #47640	; 0xba18
    d872:	f2c0 0301 	movt	r3, #1
    d876:	885b      	ldrh	r3, [r3, #2]
    d878:	429a      	cmp	r2, r3
    d87a:	d019      	beq.n	d8b0 <uip_arp_update+0x94>
		{
			/* Check if the source IP address of the incoming packet matches
         the IP address in this ARP table entry. */
			if( uip_ipaddr_cmp(ipaddr, &tabptr->ipaddr) )
    d87c:	687b      	ldr	r3, [r7, #4]
    d87e:	881a      	ldrh	r2, [r3, #0]
    d880:	8823      	ldrh	r3, [r4, #0]
    d882:	429a      	cmp	r2, r3
    d884:	d114      	bne.n	d8b0 <uip_arp_update+0x94>
    d886:	687b      	ldr	r3, [r7, #4]
    d888:	885a      	ldrh	r2, [r3, #2]
    d88a:	8863      	ldrh	r3, [r4, #2]
    d88c:	429a      	cmp	r2, r3
    d88e:	d10f      	bne.n	d8b0 <uip_arp_update+0x94>
			{
				/* An old entry found, update this and return. */
				memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    d890:	f104 0204 	add.w	r2, r4, #4
    d894:	683b      	ldr	r3, [r7, #0]
    d896:	4610      	mov	r0, r2
    d898:	4619      	mov	r1, r3
    d89a:	f04f 0206 	mov.w	r2, #6
    d89e:	f007 f9ef 	bl	14c80 <memcpy>
				tabptr->time = arptime;
    d8a2:	f642 7382 	movw	r3, #12162	; 0x2f82
    d8a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8aa:	781b      	ldrb	r3, [r3, #0]
    d8ac:	72a3      	strb	r3, [r4, #10]

				return;
    d8ae:	e0f9      	b.n	daa4 <uip_arp_update+0x288>
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d8b0:	f642 7380 	movw	r3, #12160	; 0x2f80
    d8b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8b8:	781b      	ldrb	r3, [r3, #0]
    d8ba:	f103 0301 	add.w	r3, r3, #1
    d8be:	b2da      	uxtb	r2, r3
    d8c0:	f642 7380 	movw	r3, #12160	; 0x2f80
    d8c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8c8:	701a      	strb	r2, [r3, #0]
    d8ca:	f642 7380 	movw	r3, #12160	; 0x2f80
    d8ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8d2:	781b      	ldrb	r3, [r3, #0]
    d8d4:	2b07      	cmp	r3, #7
    d8d6:	d9ae      	bls.n	d836 <uip_arp_update+0x1a>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d8d8:	f642 7380 	movw	r3, #12160	; 0x2f80
    d8dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8e0:	f04f 0200 	mov.w	r2, #0
    d8e4:	701a      	strb	r2, [r3, #0]
    d8e6:	e02f      	b.n	d948 <uip_arp_update+0x12c>
	{
		tabptr = &arp_table[i];
    d8e8:	f642 7380 	movw	r3, #12160	; 0x2f80
    d8ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8f0:	781b      	ldrb	r3, [r3, #0]
    d8f2:	461a      	mov	r2, r3
    d8f4:	4613      	mov	r3, r2
    d8f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d8fa:	4413      	add	r3, r2
    d8fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d900:	461a      	mov	r2, r3
    d902:	f642 731c 	movw	r3, #12060	; 0x2f1c
    d906:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d90a:	eb02 0403 	add.w	r4, r2, r3
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    d90e:	8822      	ldrh	r2, [r4, #0]
    d910:	f64b 2318 	movw	r3, #47640	; 0xba18
    d914:	f2c0 0301 	movt	r3, #1
    d918:	881b      	ldrh	r3, [r3, #0]
    d91a:	429a      	cmp	r2, r3
    d91c:	d107      	bne.n	d92e <uip_arp_update+0x112>
    d91e:	8862      	ldrh	r2, [r4, #2]
    d920:	f64b 2318 	movw	r3, #47640	; 0xba18
    d924:	f2c0 0301 	movt	r3, #1
    d928:	885b      	ldrh	r3, [r3, #2]
    d92a:	429a      	cmp	r2, r3
    d92c:	d014      	beq.n	d958 <uip_arp_update+0x13c>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d92e:	f642 7380 	movw	r3, #12160	; 0x2f80
    d932:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d936:	781b      	ldrb	r3, [r3, #0]
    d938:	f103 0301 	add.w	r3, r3, #1
    d93c:	b2da      	uxtb	r2, r3
    d93e:	f642 7380 	movw	r3, #12160	; 0x2f80
    d942:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d946:	701a      	strb	r2, [r3, #0]
    d948:	f642 7380 	movw	r3, #12160	; 0x2f80
    d94c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d950:	781b      	ldrb	r3, [r3, #0]
    d952:	2b07      	cmp	r3, #7
    d954:	d9c8      	bls.n	d8e8 <uip_arp_update+0xcc>
    d956:	e000      	b.n	d95a <uip_arp_update+0x13e>
	{
		tabptr = &arp_table[i];
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
		{
			break;
    d958:	bf00      	nop
		}
	}

	/* If no unused entry is found, we try to find the oldest entry and
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
    d95a:	f642 7380 	movw	r3, #12160	; 0x2f80
    d95e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d962:	781b      	ldrb	r3, [r3, #0]
    d964:	2b08      	cmp	r3, #8
    d966:	f040 8082 	bne.w	da6e <uip_arp_update+0x252>
	{
		tmpage = 0;
    d96a:	f642 7383 	movw	r3, #12163	; 0x2f83
    d96e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d972:	f04f 0200 	mov.w	r2, #0
    d976:	701a      	strb	r2, [r3, #0]
		c = 0;
    d978:	f642 7381 	movw	r3, #12161	; 0x2f81
    d97c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d980:	f04f 0200 	mov.w	r2, #0
    d984:	701a      	strb	r2, [r3, #0]
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d986:	f642 7380 	movw	r3, #12160	; 0x2f80
    d98a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d98e:	f04f 0200 	mov.w	r2, #0
    d992:	701a      	strb	r2, [r3, #0]
    d994:	e047      	b.n	da26 <uip_arp_update+0x20a>
		{
			tabptr = &arp_table[i];
    d996:	f642 7380 	movw	r3, #12160	; 0x2f80
    d99a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d99e:	781b      	ldrb	r3, [r3, #0]
    d9a0:	461a      	mov	r2, r3
    d9a2:	4613      	mov	r3, r2
    d9a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d9a8:	4413      	add	r3, r2
    d9aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d9ae:	461a      	mov	r2, r3
    d9b0:	f642 731c 	movw	r3, #12060	; 0x2f1c
    d9b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9b8:	eb02 0403 	add.w	r4, r2, r3
			if( arptime - tabptr->time > tmpage )
    d9bc:	f642 7382 	movw	r3, #12162	; 0x2f82
    d9c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9c4:	781b      	ldrb	r3, [r3, #0]
    d9c6:	461a      	mov	r2, r3
    d9c8:	7aa3      	ldrb	r3, [r4, #10]
    d9ca:	ebc3 0202 	rsb	r2, r3, r2
    d9ce:	f642 7383 	movw	r3, #12163	; 0x2f83
    d9d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9d6:	781b      	ldrb	r3, [r3, #0]
    d9d8:	429a      	cmp	r2, r3
    d9da:	dd17      	ble.n	da0c <uip_arp_update+0x1f0>
			{
				tmpage = arptime - tabptr->time;
    d9dc:	f642 7382 	movw	r3, #12162	; 0x2f82
    d9e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9e4:	781a      	ldrb	r2, [r3, #0]
    d9e6:	7aa3      	ldrb	r3, [r4, #10]
    d9e8:	ebc3 0302 	rsb	r3, r3, r2
    d9ec:	b2da      	uxtb	r2, r3
    d9ee:	f642 7383 	movw	r3, #12163	; 0x2f83
    d9f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9f6:	701a      	strb	r2, [r3, #0]
				c = i;
    d9f8:	f642 7380 	movw	r3, #12160	; 0x2f80
    d9fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da00:	781a      	ldrb	r2, [r3, #0]
    da02:	f642 7381 	movw	r3, #12161	; 0x2f81
    da06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da0a:	701a      	strb	r2, [r3, #0]
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
	{
		tmpage = 0;
		c = 0;
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    da0c:	f642 7380 	movw	r3, #12160	; 0x2f80
    da10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da14:	781b      	ldrb	r3, [r3, #0]
    da16:	f103 0301 	add.w	r3, r3, #1
    da1a:	b2da      	uxtb	r2, r3
    da1c:	f642 7380 	movw	r3, #12160	; 0x2f80
    da20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da24:	701a      	strb	r2, [r3, #0]
    da26:	f642 7380 	movw	r3, #12160	; 0x2f80
    da2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da2e:	781b      	ldrb	r3, [r3, #0]
    da30:	2b07      	cmp	r3, #7
    da32:	d9b0      	bls.n	d996 <uip_arp_update+0x17a>
				tmpage = arptime - tabptr->time;
				c = i;
			}
		}

		i = c;
    da34:	f642 7381 	movw	r3, #12161	; 0x2f81
    da38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da3c:	781a      	ldrb	r2, [r3, #0]
    da3e:	f642 7380 	movw	r3, #12160	; 0x2f80
    da42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da46:	701a      	strb	r2, [r3, #0]
		tabptr = &arp_table[i];
    da48:	f642 7380 	movw	r3, #12160	; 0x2f80
    da4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da50:	781b      	ldrb	r3, [r3, #0]
    da52:	461a      	mov	r2, r3
    da54:	4613      	mov	r3, r2
    da56:	ea4f 0343 	mov.w	r3, r3, lsl #1
    da5a:	4413      	add	r3, r2
    da5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    da60:	461a      	mov	r2, r3
    da62:	f642 731c 	movw	r3, #12060	; 0x2f1c
    da66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da6a:	eb02 0403 	add.w	r4, r2, r3
	}

	/* Now, i is the ARP table entry which we will fill with the new
     information. */
	uip_ipaddr_copy( &tabptr->ipaddr, ipaddr );
    da6e:	687b      	ldr	r3, [r7, #4]
    da70:	781b      	ldrb	r3, [r3, #0]
    da72:	7023      	strb	r3, [r4, #0]
    da74:	687b      	ldr	r3, [r7, #4]
    da76:	785b      	ldrb	r3, [r3, #1]
    da78:	7063      	strb	r3, [r4, #1]
    da7a:	687b      	ldr	r3, [r7, #4]
    da7c:	789b      	ldrb	r3, [r3, #2]
    da7e:	70a3      	strb	r3, [r4, #2]
    da80:	687b      	ldr	r3, [r7, #4]
    da82:	78db      	ldrb	r3, [r3, #3]
    da84:	70e3      	strb	r3, [r4, #3]
	memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    da86:	f104 0204 	add.w	r2, r4, #4
    da8a:	683b      	ldr	r3, [r7, #0]
    da8c:	4610      	mov	r0, r2
    da8e:	4619      	mov	r1, r3
    da90:	f04f 0206 	mov.w	r2, #6
    da94:	f007 f8f4 	bl	14c80 <memcpy>
	tabptr->time = arptime;
    da98:	f642 7382 	movw	r3, #12162	; 0x2f82
    da9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daa0:	781b      	ldrb	r3, [r3, #0]
    daa2:	72a3      	strb	r3, [r4, #10]
}
    daa4:	f107 070c 	add.w	r7, r7, #12
    daa8:	46bd      	mov	sp, r7
    daaa:	bd90      	pop	{r4, r7, pc}

0000daac <uip_arp_arpin>:
 * global variable uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_arpin( void )
{
    daac:	b580      	push	{r7, lr}
    daae:	af00      	add	r7, sp, #0
	if( uip_len < sizeof(struct arp_hdr) )
    dab0:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    dab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dab8:	881b      	ldrh	r3, [r3, #0]
    daba:	2b29      	cmp	r3, #41	; 0x29
    dabc:	d807      	bhi.n	dace <uip_arp_arpin+0x22>
	{
		uip_len = 0;
    dabe:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    dac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dac6:	f04f 0200 	mov.w	r2, #0
    daca:	801a      	strh	r2, [r3, #0]
		return;
    dacc:	e170      	b.n	ddb0 <uip_arp_arpin+0x304>
	}

	uip_len = 0;
    dace:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    dad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dad6:	f04f 0200 	mov.w	r2, #0
    dada:	801a      	strh	r2, [r3, #0]

	switch( BUF->opcode )
    dadc:	f240 632c 	movw	r3, #1580	; 0x62c
    dae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dae4:	681b      	ldr	r3, [r3, #0]
    dae6:	7d1a      	ldrb	r2, [r3, #20]
    dae8:	7d5b      	ldrb	r3, [r3, #21]
    daea:	ea4f 2303 	mov.w	r3, r3, lsl #8
    daee:	ea43 0302 	orr.w	r3, r3, r2
    daf2:	b29b      	uxth	r3, r3
    daf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    daf8:	d004      	beq.n	db04 <uip_arp_arpin+0x58>
    dafa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    dafe:	f000 8112 	beq.w	dd26 <uip_arp_arpin+0x27a>
			}

			break;
	}

	return;
    db02:	e155      	b.n	ddb0 <uip_arp_arpin+0x304>
			/*    if(BUF->dipaddr[0] == uip_hostaddr[0] &&
	  		BUF->dipaddr[1] == uip_hostaddr[1]) {*/

			//PRINTF( "uip_arp_arpin: request for %d.%d.%d.%d (we are %d.%d.%d.%d)\n", BUF->dipaddr.u8[0], BUF->dipaddr.u8[1], BUF->dipaddr.u8[2],			
			//BUF->dipaddr.u8[3], uip_hostaddr.u8[0], uip_hostaddr.u8[1], uip_hostaddr.u8[2], uip_hostaddr.u8[3] );
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    db04:	f240 632c 	movw	r3, #1580	; 0x62c
    db08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db0c:	681b      	ldr	r3, [r3, #0]
    db0e:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    db12:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    db16:	ea4f 2303 	mov.w	r3, r3, lsl #8
    db1a:	ea43 0302 	orr.w	r3, r3, r2
    db1e:	b29a      	uxth	r2, r3
    db20:	f64c 4354 	movw	r3, #52308	; 0xcc54
    db24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db28:	881b      	ldrh	r3, [r3, #0]
    db2a:	429a      	cmp	r2, r3
    db2c:	f040 8138 	bne.w	dda0 <uip_arp_arpin+0x2f4>
    db30:	f240 632c 	movw	r3, #1580	; 0x62c
    db34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db38:	681b      	ldr	r3, [r3, #0]
    db3a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    db3e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    db42:	ea4f 2303 	mov.w	r3, r3, lsl #8
    db46:	ea43 0302 	orr.w	r3, r3, r2
    db4a:	b29a      	uxth	r2, r3
    db4c:	f64c 4354 	movw	r3, #52308	; 0xcc54
    db50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db54:	885b      	ldrh	r3, [r3, #2]
    db56:	429a      	cmp	r2, r3
    db58:	f040 8124 	bne.w	dda4 <uip_arp_arpin+0x2f8>
			{
				/* First, we register the one who made the request in our ARP
				table, since it is likely that we will do more communication
				with this host in the future. */
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    db5c:	f240 632c 	movw	r3, #1580	; 0x62c
    db60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db64:	681b      	ldr	r3, [r3, #0]
    db66:	f103 021c 	add.w	r2, r3, #28
    db6a:	f240 632c 	movw	r3, #1580	; 0x62c
    db6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db72:	681b      	ldr	r3, [r3, #0]
    db74:	f103 0316 	add.w	r3, r3, #22
    db78:	4610      	mov	r0, r2
    db7a:	4619      	mov	r1, r3
    db7c:	f7ff fe4e 	bl	d81c <uip_arp_update>

				BUF->opcode = HTONS( ARP_REPLY );
    db80:	f240 632c 	movw	r3, #1580	; 0x62c
    db84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db88:	681b      	ldr	r3, [r3, #0]
    db8a:	f04f 0200 	mov.w	r2, #0
    db8e:	751a      	strb	r2, [r3, #20]
    db90:	f04f 0200 	mov.w	r2, #0
    db94:	f042 0202 	orr.w	r2, r2, #2
    db98:	755a      	strb	r2, [r3, #21]

				memcpy( BUF->dhwaddr.addr, BUF->shwaddr.addr, 6 );
    db9a:	f240 632c 	movw	r3, #1580	; 0x62c
    db9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dba2:	681b      	ldr	r3, [r3, #0]
    dba4:	f103 0220 	add.w	r2, r3, #32
    dba8:	f240 632c 	movw	r3, #1580	; 0x62c
    dbac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbb0:	681b      	ldr	r3, [r3, #0]
    dbb2:	f103 0316 	add.w	r3, r3, #22
    dbb6:	4610      	mov	r0, r2
    dbb8:	4619      	mov	r1, r3
    dbba:	f04f 0206 	mov.w	r2, #6
    dbbe:	f007 f85f 	bl	14c80 <memcpy>
				memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    dbc2:	f240 632c 	movw	r3, #1580	; 0x62c
    dbc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbca:	681b      	ldr	r3, [r3, #0]
    dbcc:	f103 0316 	add.w	r3, r3, #22
    dbd0:	4618      	mov	r0, r3
    dbd2:	f642 7104 	movw	r1, #12036	; 0x2f04
    dbd6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    dbda:	f04f 0206 	mov.w	r2, #6
    dbde:	f007 f84f 	bl	14c80 <memcpy>
				memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    dbe2:	f240 632c 	movw	r3, #1580	; 0x62c
    dbe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbea:	681b      	ldr	r3, [r3, #0]
    dbec:	f103 0306 	add.w	r3, r3, #6
    dbf0:	4618      	mov	r0, r3
    dbf2:	f642 7104 	movw	r1, #12036	; 0x2f04
    dbf6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    dbfa:	f04f 0206 	mov.w	r2, #6
    dbfe:	f007 f83f 	bl	14c80 <memcpy>
				memcpy( BUF->ethhdr.dest.addr, BUF->dhwaddr.addr, 6 );
    dc02:	f240 632c 	movw	r3, #1580	; 0x62c
    dc06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc0a:	681b      	ldr	r3, [r3, #0]
    dc0c:	461a      	mov	r2, r3
    dc0e:	f240 632c 	movw	r3, #1580	; 0x62c
    dc12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc16:	681b      	ldr	r3, [r3, #0]
    dc18:	f103 0320 	add.w	r3, r3, #32
    dc1c:	4610      	mov	r0, r2
    dc1e:	4619      	mov	r1, r3
    dc20:	f04f 0206 	mov.w	r2, #6
    dc24:	f007 f82c 	bl	14c80 <memcpy>

				uip_ipaddr_copy( &BUF->dipaddr, &BUF->sipaddr );
    dc28:	f240 632c 	movw	r3, #1580	; 0x62c
    dc2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc30:	681b      	ldr	r3, [r3, #0]
    dc32:	461a      	mov	r2, r3
    dc34:	f240 632c 	movw	r3, #1580	; 0x62c
    dc38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc3c:	681b      	ldr	r3, [r3, #0]
    dc3e:	7f1b      	ldrb	r3, [r3, #28]
    dc40:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    dc44:	f240 632c 	movw	r3, #1580	; 0x62c
    dc48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc4c:	681b      	ldr	r3, [r3, #0]
    dc4e:	461a      	mov	r2, r3
    dc50:	f240 632c 	movw	r3, #1580	; 0x62c
    dc54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc58:	681b      	ldr	r3, [r3, #0]
    dc5a:	7f5b      	ldrb	r3, [r3, #29]
    dc5c:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    dc60:	f240 632c 	movw	r3, #1580	; 0x62c
    dc64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc68:	681b      	ldr	r3, [r3, #0]
    dc6a:	461a      	mov	r2, r3
    dc6c:	f240 632c 	movw	r3, #1580	; 0x62c
    dc70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc74:	681b      	ldr	r3, [r3, #0]
    dc76:	7f9b      	ldrb	r3, [r3, #30]
    dc78:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    dc7c:	f240 632c 	movw	r3, #1580	; 0x62c
    dc80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc84:	681b      	ldr	r3, [r3, #0]
    dc86:	461a      	mov	r2, r3
    dc88:	f240 632c 	movw	r3, #1580	; 0x62c
    dc8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc90:	681b      	ldr	r3, [r3, #0]
    dc92:	7fdb      	ldrb	r3, [r3, #31]
    dc94:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
				uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    dc98:	f240 632c 	movw	r3, #1580	; 0x62c
    dc9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dca0:	681b      	ldr	r3, [r3, #0]
    dca2:	461a      	mov	r2, r3
    dca4:	f64c 4354 	movw	r3, #52308	; 0xcc54
    dca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcac:	781b      	ldrb	r3, [r3, #0]
    dcae:	7713      	strb	r3, [r2, #28]
    dcb0:	f240 632c 	movw	r3, #1580	; 0x62c
    dcb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcb8:	681b      	ldr	r3, [r3, #0]
    dcba:	461a      	mov	r2, r3
    dcbc:	f64c 4354 	movw	r3, #52308	; 0xcc54
    dcc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcc4:	785b      	ldrb	r3, [r3, #1]
    dcc6:	7753      	strb	r3, [r2, #29]
    dcc8:	f240 632c 	movw	r3, #1580	; 0x62c
    dccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcd0:	681b      	ldr	r3, [r3, #0]
    dcd2:	461a      	mov	r2, r3
    dcd4:	f64c 4354 	movw	r3, #52308	; 0xcc54
    dcd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcdc:	789b      	ldrb	r3, [r3, #2]
    dcde:	7793      	strb	r3, [r2, #30]
    dce0:	f240 632c 	movw	r3, #1580	; 0x62c
    dce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dce8:	681b      	ldr	r3, [r3, #0]
    dcea:	461a      	mov	r2, r3
    dcec:	f64c 4354 	movw	r3, #52308	; 0xcc54
    dcf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcf4:	78db      	ldrb	r3, [r3, #3]
    dcf6:	77d3      	strb	r3, [r2, #31]

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    dcf8:	f240 632c 	movw	r3, #1580	; 0x62c
    dcfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd00:	681b      	ldr	r3, [r3, #0]
    dd02:	f04f 0200 	mov.w	r2, #0
    dd06:	f042 0208 	orr.w	r2, r2, #8
    dd0a:	731a      	strb	r2, [r3, #12]
    dd0c:	f04f 0200 	mov.w	r2, #0
    dd10:	f042 0206 	orr.w	r2, r2, #6
    dd14:	735a      	strb	r2, [r3, #13]
				uip_len = sizeof( struct arp_hdr );
    dd16:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    dd1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd1e:	f04f 022a 	mov.w	r2, #42	; 0x2a
    dd22:	801a      	strh	r2, [r3, #0]
			}

			break;
    dd24:	e03f      	b.n	dda6 <uip_arp_arpin+0x2fa>

		case HTONS( ARP_REPLY ):
			/* ARP reply. We insert or update the ARP table if it was meant
			for us. */
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    dd26:	f240 632c 	movw	r3, #1580	; 0x62c
    dd2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd2e:	681b      	ldr	r3, [r3, #0]
    dd30:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    dd34:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    dd38:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dd3c:	ea43 0302 	orr.w	r3, r3, r2
    dd40:	b29a      	uxth	r2, r3
    dd42:	f64c 4354 	movw	r3, #52308	; 0xcc54
    dd46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd4a:	881b      	ldrh	r3, [r3, #0]
    dd4c:	429a      	cmp	r2, r3
    dd4e:	d12c      	bne.n	ddaa <uip_arp_arpin+0x2fe>
    dd50:	f240 632c 	movw	r3, #1580	; 0x62c
    dd54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd58:	681b      	ldr	r3, [r3, #0]
    dd5a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    dd5e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    dd62:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dd66:	ea43 0302 	orr.w	r3, r3, r2
    dd6a:	b29a      	uxth	r2, r3
    dd6c:	f64c 4354 	movw	r3, #52308	; 0xcc54
    dd70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd74:	885b      	ldrh	r3, [r3, #2]
    dd76:	429a      	cmp	r2, r3
    dd78:	d119      	bne.n	ddae <uip_arp_arpin+0x302>
			{
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    dd7a:	f240 632c 	movw	r3, #1580	; 0x62c
    dd7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd82:	681b      	ldr	r3, [r3, #0]
    dd84:	f103 021c 	add.w	r2, r3, #28
    dd88:	f240 632c 	movw	r3, #1580	; 0x62c
    dd8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd90:	681b      	ldr	r3, [r3, #0]
    dd92:	f103 0316 	add.w	r3, r3, #22
    dd96:	4610      	mov	r0, r2
    dd98:	4619      	mov	r1, r3
    dd9a:	f7ff fd3f 	bl	d81c <uip_arp_update>
			}

			break;
	}

	return;
    dd9e:	e007      	b.n	ddb0 <uip_arp_arpin+0x304>

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
				uip_len = sizeof( struct arp_hdr );
			}

			break;
    dda0:	bf00      	nop
    dda2:	e000      	b.n	dda6 <uip_arp_arpin+0x2fa>
    dda4:	bf00      	nop
			}

			break;
	}

	return;
    dda6:	bf00      	nop
    dda8:	e002      	b.n	ddb0 <uip_arp_arpin+0x304>
    ddaa:	bf00      	nop
    ddac:	e000      	b.n	ddb0 <uip_arp_arpin+0x304>
    ddae:	bf00      	nop
}
    ddb0:	bd80      	pop	{r7, pc}
    ddb2:	bf00      	nop

0000ddb4 <uip_arp_out>:
 * uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_out( void )
{
    ddb4:	b580      	push	{r7, lr}
    ddb6:	b082      	sub	sp, #8
    ddb8:	af00      	add	r7, sp, #0

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    ddba:	f240 632c 	movw	r3, #1580	; 0x62c
    ddbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddc2:	681b      	ldr	r3, [r3, #0]
    ddc4:	7f9a      	ldrb	r2, [r3, #30]
    ddc6:	7fdb      	ldrb	r3, [r3, #31]
    ddc8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ddcc:	ea43 0302 	orr.w	r3, r3, r2
    ddd0:	b29a      	uxth	r2, r3
    ddd2:	f64b 2314 	movw	r3, #47636	; 0xba14
    ddd6:	f2c0 0301 	movt	r3, #1
    ddda:	881b      	ldrh	r3, [r3, #0]
    dddc:	429a      	cmp	r2, r3
    ddde:	d123      	bne.n	de28 <uip_arp_out+0x74>
    dde0:	f240 632c 	movw	r3, #1580	; 0x62c
    dde4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dde8:	681b      	ldr	r3, [r3, #0]
    ddea:	f893 2020 	ldrb.w	r2, [r3, #32]
    ddee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    ddf2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ddf6:	ea43 0302 	orr.w	r3, r3, r2
    ddfa:	b29a      	uxth	r2, r3
    ddfc:	f64b 2314 	movw	r3, #47636	; 0xba14
    de00:	f2c0 0301 	movt	r3, #1
    de04:	885b      	ldrh	r3, [r3, #2]
    de06:	429a      	cmp	r2, r3
    de08:	d10e      	bne.n	de28 <uip_arp_out+0x74>
	{
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
    de0a:	f240 632c 	movw	r3, #1580	; 0x62c
    de0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de12:	681b      	ldr	r3, [r3, #0]
    de14:	4618      	mov	r0, r3
    de16:	f64b 211c 	movw	r1, #47644	; 0xba1c
    de1a:	f2c0 0101 	movt	r1, #1
    de1e:	f04f 0206 	mov.w	r2, #6
    de22:	f006 ff2d 	bl	14c80 <memcpy>

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    de26:	e1db      	b.n	e1e0 <uip_arp_out+0x42c>
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    de28:	f240 632c 	movw	r3, #1580	; 0x62c
    de2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de30:	681b      	ldr	r3, [r3, #0]
    de32:	f103 031e 	add.w	r3, r3, #30
    de36:	881a      	ldrh	r2, [r3, #0]
    de38:	f64c 4354 	movw	r3, #52308	; 0xcc54
    de3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de40:	881b      	ldrh	r3, [r3, #0]
    de42:	ea82 0303 	eor.w	r3, r2, r3
    de46:	b29a      	uxth	r2, r3
    de48:	f64c 4350 	movw	r3, #52304	; 0xcc50
    de4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de50:	881b      	ldrh	r3, [r3, #0]
    de52:	ea02 0303 	and.w	r3, r2, r3
    de56:	b29b      	uxth	r3, r3
    de58:	2b00      	cmp	r3, #0
    de5a:	d113      	bne.n	de84 <uip_arp_out+0xd0>
    de5c:	f240 632c 	movw	r3, #1580	; 0x62c
    de60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de64:	681b      	ldr	r3, [r3, #0]
    de66:	f103 0320 	add.w	r3, r3, #32
    de6a:	881a      	ldrh	r2, [r3, #0]
    de6c:	4b52      	ldr	r3, [pc, #328]	; (dfb8 <uip_arp_out+0x204>)
    de6e:	881b      	ldrh	r3, [r3, #0]
    de70:	ea82 0303 	eor.w	r3, r2, r3
    de74:	b29a      	uxth	r2, r3
    de76:	4b51      	ldr	r3, [pc, #324]	; (dfbc <uip_arp_out+0x208>)
    de78:	881b      	ldrh	r3, [r3, #0]
    de7a:	ea02 0303 	and.w	r3, r2, r3
    de7e:	b29b      	uxth	r3, r3
    de80:	2b00      	cmp	r3, #0
    de82:	d028      	beq.n	ded6 <uip_arp_out+0x122>
		{
			/* Destination address was not on the local network, so we need to
	 use the default router's IP address instead of the destination
	 address when determining the MAC address. */
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
    de84:	f64c 4314 	movw	r3, #52244	; 0xcc14
    de88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de8c:	781a      	ldrb	r2, [r3, #0]
    de8e:	f642 737c 	movw	r3, #12156	; 0x2f7c
    de92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de96:	701a      	strb	r2, [r3, #0]
    de98:	f64c 4314 	movw	r3, #52244	; 0xcc14
    de9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dea0:	785a      	ldrb	r2, [r3, #1]
    dea2:	f642 737c 	movw	r3, #12156	; 0x2f7c
    dea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    deaa:	705a      	strb	r2, [r3, #1]
    deac:	f64c 4314 	movw	r3, #52244	; 0xcc14
    deb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    deb4:	789a      	ldrb	r2, [r3, #2]
    deb6:	f642 737c 	movw	r3, #12156	; 0x2f7c
    deba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    debe:	709a      	strb	r2, [r3, #2]
    dec0:	f64c 4314 	movw	r3, #52244	; 0xcc14
    dec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dec8:	78da      	ldrb	r2, [r3, #3]
    deca:	f642 737c 	movw	r3, #12156	; 0x2f7c
    dece:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ded2:	70da      	strb	r2, [r3, #3]
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    ded4:	e02d      	b.n	df32 <uip_arp_out+0x17e>
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
		}
		else
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
    ded6:	f240 632c 	movw	r3, #1580	; 0x62c
    deda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dede:	681b      	ldr	r3, [r3, #0]
    dee0:	7f9a      	ldrb	r2, [r3, #30]
    dee2:	f642 737c 	movw	r3, #12156	; 0x2f7c
    dee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    deea:	701a      	strb	r2, [r3, #0]
    deec:	f240 632c 	movw	r3, #1580	; 0x62c
    def0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    def4:	681b      	ldr	r3, [r3, #0]
    def6:	7fda      	ldrb	r2, [r3, #31]
    def8:	f642 737c 	movw	r3, #12156	; 0x2f7c
    defc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df00:	705a      	strb	r2, [r3, #1]
    df02:	f240 632c 	movw	r3, #1580	; 0x62c
    df06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df0a:	681b      	ldr	r3, [r3, #0]
    df0c:	f893 2020 	ldrb.w	r2, [r3, #32]
    df10:	f642 737c 	movw	r3, #12156	; 0x2f7c
    df14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df18:	709a      	strb	r2, [r3, #2]
    df1a:	f240 632c 	movw	r3, #1580	; 0x62c
    df1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df22:	681b      	ldr	r3, [r3, #0]
    df24:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
    df28:	f642 737c 	movw	r3, #12156	; 0x2f7c
    df2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df30:	70da      	strb	r2, [r3, #3]
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    df32:	f642 7380 	movw	r3, #12160	; 0x2f80
    df36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df3a:	f04f 0200 	mov.w	r2, #0
    df3e:	701a      	strb	r2, [r3, #0]
    df40:	e031      	b.n	dfa6 <uip_arp_out+0x1f2>
		{
			tabptr = &arp_table[i];
    df42:	f642 7380 	movw	r3, #12160	; 0x2f80
    df46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df4a:	781b      	ldrb	r3, [r3, #0]
    df4c:	461a      	mov	r2, r3
    df4e:	4613      	mov	r3, r2
    df50:	ea4f 0343 	mov.w	r3, r3, lsl #1
    df54:	4413      	add	r3, r2
    df56:	ea4f 0383 	mov.w	r3, r3, lsl #2
    df5a:	461a      	mov	r2, r3
    df5c:	f642 731c 	movw	r3, #12060	; 0x2f1c
    df60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df64:	4413      	add	r3, r2
    df66:	607b      	str	r3, [r7, #4]
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
    df68:	f642 737c 	movw	r3, #12156	; 0x2f7c
    df6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df70:	881a      	ldrh	r2, [r3, #0]
    df72:	687b      	ldr	r3, [r7, #4]
    df74:	881b      	ldrh	r3, [r3, #0]
    df76:	429a      	cmp	r2, r3
    df78:	d108      	bne.n	df8c <uip_arp_out+0x1d8>
    df7a:	f642 737c 	movw	r3, #12156	; 0x2f7c
    df7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df82:	885a      	ldrh	r2, [r3, #2]
    df84:	687b      	ldr	r3, [r7, #4]
    df86:	885b      	ldrh	r3, [r3, #2]
    df88:	429a      	cmp	r2, r3
    df8a:	d019      	beq.n	dfc0 <uip_arp_out+0x20c>
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    df8c:	f642 7380 	movw	r3, #12160	; 0x2f80
    df90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df94:	781b      	ldrb	r3, [r3, #0]
    df96:	f103 0301 	add.w	r3, r3, #1
    df9a:	b2da      	uxtb	r2, r3
    df9c:	f642 7380 	movw	r3, #12160	; 0x2f80
    dfa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfa4:	701a      	strb	r2, [r3, #0]
    dfa6:	f642 7380 	movw	r3, #12160	; 0x2f80
    dfaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfae:	781b      	ldrb	r3, [r3, #0]
    dfb0:	2b07      	cmp	r3, #7
    dfb2:	d9c6      	bls.n	df42 <uip_arp_out+0x18e>
    dfb4:	e005      	b.n	dfc2 <uip_arp_out+0x20e>
    dfb6:	bf00      	nop
    dfb8:	2000cc56 	.word	0x2000cc56
    dfbc:	2000cc52 	.word	0x2000cc52
		{
			tabptr = &arp_table[i];
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
			{
				break;
    dfc0:	bf00      	nop
			}
		}

		if( i == UIP_ARPTAB_SIZE )
    dfc2:	f642 7380 	movw	r3, #12160	; 0x2f80
    dfc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfca:	781b      	ldrb	r3, [r3, #0]
    dfcc:	2b08      	cmp	r3, #8
    dfce:	f040 80f8 	bne.w	e1c2 <uip_arp_out+0x40e>
		{
			/* The destination address was not in our ARP table, so we
	 overwrite the IP packet with an ARP request. */
			memset( BUF->ethhdr.dest.addr, 0xff, 6 );
    dfd2:	f240 632c 	movw	r3, #1580	; 0x62c
    dfd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfda:	681b      	ldr	r3, [r3, #0]
    dfdc:	4618      	mov	r0, r3
    dfde:	f04f 01ff 	mov.w	r1, #255	; 0xff
    dfe2:	f04f 0206 	mov.w	r2, #6
    dfe6:	f006 ff13 	bl	14e10 <memset>
			memset( BUF->dhwaddr.addr, 0x00, 6 );
    dfea:	f240 632c 	movw	r3, #1580	; 0x62c
    dfee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dff2:	681b      	ldr	r3, [r3, #0]
    dff4:	f103 0320 	add.w	r3, r3, #32
    dff8:	4618      	mov	r0, r3
    dffa:	f04f 0100 	mov.w	r1, #0
    dffe:	f04f 0206 	mov.w	r2, #6
    e002:	f006 ff05 	bl	14e10 <memset>
			memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e006:	f240 632c 	movw	r3, #1580	; 0x62c
    e00a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e00e:	681b      	ldr	r3, [r3, #0]
    e010:	f103 0306 	add.w	r3, r3, #6
    e014:	4618      	mov	r0, r3
    e016:	f642 7104 	movw	r1, #12036	; 0x2f04
    e01a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e01e:	f04f 0206 	mov.w	r2, #6
    e022:	f006 fe2d 	bl	14c80 <memcpy>
			memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    e026:	f240 632c 	movw	r3, #1580	; 0x62c
    e02a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e02e:	681b      	ldr	r3, [r3, #0]
    e030:	f103 0316 	add.w	r3, r3, #22
    e034:	4618      	mov	r0, r3
    e036:	f642 7104 	movw	r1, #12036	; 0x2f04
    e03a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e03e:	f04f 0206 	mov.w	r2, #6
    e042:	f006 fe1d 	bl	14c80 <memcpy>

			uip_ipaddr_copy( &BUF->dipaddr, &ipaddr );
    e046:	f240 632c 	movw	r3, #1580	; 0x62c
    e04a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e04e:	681b      	ldr	r3, [r3, #0]
    e050:	461a      	mov	r2, r3
    e052:	f642 737c 	movw	r3, #12156	; 0x2f7c
    e056:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e05a:	781b      	ldrb	r3, [r3, #0]
    e05c:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    e060:	f240 632c 	movw	r3, #1580	; 0x62c
    e064:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e068:	681b      	ldr	r3, [r3, #0]
    e06a:	461a      	mov	r2, r3
    e06c:	f642 737c 	movw	r3, #12156	; 0x2f7c
    e070:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e074:	785b      	ldrb	r3, [r3, #1]
    e076:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    e07a:	f240 632c 	movw	r3, #1580	; 0x62c
    e07e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e082:	681b      	ldr	r3, [r3, #0]
    e084:	461a      	mov	r2, r3
    e086:	f642 737c 	movw	r3, #12156	; 0x2f7c
    e08a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e08e:	789b      	ldrb	r3, [r3, #2]
    e090:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    e094:	f240 632c 	movw	r3, #1580	; 0x62c
    e098:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e09c:	681b      	ldr	r3, [r3, #0]
    e09e:	461a      	mov	r2, r3
    e0a0:	f642 737c 	movw	r3, #12156	; 0x2f7c
    e0a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0a8:	78db      	ldrb	r3, [r3, #3]
    e0aa:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
			uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    e0ae:	f240 632c 	movw	r3, #1580	; 0x62c
    e0b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0b6:	681b      	ldr	r3, [r3, #0]
    e0b8:	461a      	mov	r2, r3
    e0ba:	f64c 4354 	movw	r3, #52308	; 0xcc54
    e0be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0c2:	781b      	ldrb	r3, [r3, #0]
    e0c4:	7713      	strb	r3, [r2, #28]
    e0c6:	f240 632c 	movw	r3, #1580	; 0x62c
    e0ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0ce:	681b      	ldr	r3, [r3, #0]
    e0d0:	461a      	mov	r2, r3
    e0d2:	f64c 4354 	movw	r3, #52308	; 0xcc54
    e0d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0da:	785b      	ldrb	r3, [r3, #1]
    e0dc:	7753      	strb	r3, [r2, #29]
    e0de:	f240 632c 	movw	r3, #1580	; 0x62c
    e0e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0e6:	681b      	ldr	r3, [r3, #0]
    e0e8:	461a      	mov	r2, r3
    e0ea:	f64c 4354 	movw	r3, #52308	; 0xcc54
    e0ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0f2:	789b      	ldrb	r3, [r3, #2]
    e0f4:	7793      	strb	r3, [r2, #30]
    e0f6:	f240 632c 	movw	r3, #1580	; 0x62c
    e0fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0fe:	681b      	ldr	r3, [r3, #0]
    e100:	461a      	mov	r2, r3
    e102:	f64c 4354 	movw	r3, #52308	; 0xcc54
    e106:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e10a:	78db      	ldrb	r3, [r3, #3]
    e10c:	77d3      	strb	r3, [r2, #31]
			BUF->opcode = HTONS( ARP_REQUEST ); /* ARP request. */
    e10e:	f240 632c 	movw	r3, #1580	; 0x62c
    e112:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e116:	681b      	ldr	r3, [r3, #0]
    e118:	f04f 0200 	mov.w	r2, #0
    e11c:	751a      	strb	r2, [r3, #20]
    e11e:	f04f 0200 	mov.w	r2, #0
    e122:	f042 0201 	orr.w	r2, r2, #1
    e126:	755a      	strb	r2, [r3, #21]
			BUF->hwtype = HTONS( ARP_HWTYPE_ETH );
    e128:	f240 632c 	movw	r3, #1580	; 0x62c
    e12c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e130:	681b      	ldr	r3, [r3, #0]
    e132:	f04f 0200 	mov.w	r2, #0
    e136:	739a      	strb	r2, [r3, #14]
    e138:	f04f 0200 	mov.w	r2, #0
    e13c:	f042 0201 	orr.w	r2, r2, #1
    e140:	73da      	strb	r2, [r3, #15]
			BUF->protocol = HTONS( UIP_ETHTYPE_IP );
    e142:	f240 632c 	movw	r3, #1580	; 0x62c
    e146:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e14a:	681b      	ldr	r3, [r3, #0]
    e14c:	f04f 0200 	mov.w	r2, #0
    e150:	f042 0208 	orr.w	r2, r2, #8
    e154:	741a      	strb	r2, [r3, #16]
    e156:	f04f 0200 	mov.w	r2, #0
    e15a:	745a      	strb	r2, [r3, #17]
			BUF->hwlen = 6;
    e15c:	f240 632c 	movw	r3, #1580	; 0x62c
    e160:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e164:	681b      	ldr	r3, [r3, #0]
    e166:	f04f 0206 	mov.w	r2, #6
    e16a:	749a      	strb	r2, [r3, #18]
			BUF->protolen = 4;
    e16c:	f240 632c 	movw	r3, #1580	; 0x62c
    e170:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e174:	681b      	ldr	r3, [r3, #0]
    e176:	f04f 0204 	mov.w	r2, #4
    e17a:	74da      	strb	r2, [r3, #19]
			BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    e17c:	f240 632c 	movw	r3, #1580	; 0x62c
    e180:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e184:	681b      	ldr	r3, [r3, #0]
    e186:	f04f 0200 	mov.w	r2, #0
    e18a:	f042 0208 	orr.w	r2, r2, #8
    e18e:	731a      	strb	r2, [r3, #12]
    e190:	f04f 0200 	mov.w	r2, #0
    e194:	f042 0206 	orr.w	r2, r2, #6
    e198:	735a      	strb	r2, [r3, #13]

			uip_appdata = &uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN];
    e19a:	f240 632c 	movw	r3, #1580	; 0x62c
    e19e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1a2:	681b      	ldr	r3, [r3, #0]
    e1a4:	f103 0236 	add.w	r2, r3, #54	; 0x36
    e1a8:	f64a 33dc 	movw	r3, #43996	; 0xabdc
    e1ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1b0:	601a      	str	r2, [r3, #0]

			uip_len = sizeof( struct arp_hdr );
    e1b2:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    e1b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1ba:	f04f 022a 	mov.w	r2, #42	; 0x2a
    e1be:	801a      	strh	r2, [r3, #0]
			return;
    e1c0:	e038      	b.n	e234 <uip_arp_out+0x480>
		}

		/* Build an ethernet header. */
		memcpy( IPBUF->ethhdr.dest.addr, tabptr->ethaddr.addr, 6 );
    e1c2:	f240 632c 	movw	r3, #1580	; 0x62c
    e1c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1ca:	681b      	ldr	r3, [r3, #0]
    e1cc:	461a      	mov	r2, r3
    e1ce:	687b      	ldr	r3, [r7, #4]
    e1d0:	f103 0304 	add.w	r3, r3, #4
    e1d4:	4610      	mov	r0, r2
    e1d6:	4619      	mov	r1, r3
    e1d8:	f04f 0206 	mov.w	r2, #6
    e1dc:	f006 fd50 	bl	14c80 <memcpy>
	}

	memcpy( IPBUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e1e0:	f240 632c 	movw	r3, #1580	; 0x62c
    e1e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1e8:	681b      	ldr	r3, [r3, #0]
    e1ea:	f103 0306 	add.w	r3, r3, #6
    e1ee:	4618      	mov	r0, r3
    e1f0:	f642 7104 	movw	r1, #12036	; 0x2f04
    e1f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e1f8:	f04f 0206 	mov.w	r2, #6
    e1fc:	f006 fd40 	bl	14c80 <memcpy>

	IPBUF->ethhdr.type = HTONS( UIP_ETHTYPE_IP );
    e200:	f240 632c 	movw	r3, #1580	; 0x62c
    e204:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e208:	681b      	ldr	r3, [r3, #0]
    e20a:	f04f 0200 	mov.w	r2, #0
    e20e:	f042 0208 	orr.w	r2, r2, #8
    e212:	731a      	strb	r2, [r3, #12]
    e214:	f04f 0200 	mov.w	r2, #0
    e218:	735a      	strb	r2, [r3, #13]

	uip_len += sizeof( struct uip_eth_hdr );
    e21a:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    e21e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e222:	881b      	ldrh	r3, [r3, #0]
    e224:	f103 030e 	add.w	r3, r3, #14
    e228:	b29a      	uxth	r2, r3
    e22a:	f64a 33cc 	movw	r3, #43980	; 0xabcc
    e22e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e232:	801a      	strh	r2, [r3, #0]
}
    e234:	f107 0708 	add.w	r7, r7, #8
    e238:	46bd      	mov	sp, r7
    e23a:	bd80      	pop	{r7, pc}

0000e23c <httpd_fs_strcmp>:
static u16_t	count[HTTPD_FS_NUMFILES];
#endif /* HTTPD_FS_STATISTICS */

/*-----------------------------------------------------------------------------------*/
static u8_t httpd_fs_strcmp( const char *str1, const char *str2 )
{
    e23c:	b480      	push	{r7}
    e23e:	b085      	sub	sp, #20
    e240:	af00      	add	r7, sp, #0
    e242:	6078      	str	r0, [r7, #4]
    e244:	6039      	str	r1, [r7, #0]
	u8_t	i;
	i = 0;
    e246:	f04f 0300 	mov.w	r3, #0
    e24a:	73fb      	strb	r3, [r7, #15]
loop:
	if( str2[i] == 0 || str1[i] == '\r' || str1[i] == '\n' )
    e24c:	7bfa      	ldrb	r2, [r7, #15]
    e24e:	683b      	ldr	r3, [r7, #0]
    e250:	4413      	add	r3, r2
    e252:	781b      	ldrb	r3, [r3, #0]
    e254:	2b00      	cmp	r3, #0
    e256:	d00b      	beq.n	e270 <httpd_fs_strcmp+0x34>
    e258:	7bfa      	ldrb	r2, [r7, #15]
    e25a:	687b      	ldr	r3, [r7, #4]
    e25c:	4413      	add	r3, r2
    e25e:	781b      	ldrb	r3, [r3, #0]
    e260:	2b0d      	cmp	r3, #13
    e262:	d005      	beq.n	e270 <httpd_fs_strcmp+0x34>
    e264:	7bfa      	ldrb	r2, [r7, #15]
    e266:	687b      	ldr	r3, [r7, #4]
    e268:	4413      	add	r3, r2
    e26a:	781b      	ldrb	r3, [r3, #0]
    e26c:	2b0a      	cmp	r3, #10
    e26e:	d102      	bne.n	e276 <httpd_fs_strcmp+0x3a>
	{
		return 0;
    e270:	f04f 0300 	mov.w	r3, #0
    e274:	e011      	b.n	e29a <httpd_fs_strcmp+0x5e>
	}

	if( str1[i] != str2[i] )
    e276:	7bfa      	ldrb	r2, [r7, #15]
    e278:	687b      	ldr	r3, [r7, #4]
    e27a:	4413      	add	r3, r2
    e27c:	781a      	ldrb	r2, [r3, #0]
    e27e:	7bf9      	ldrb	r1, [r7, #15]
    e280:	683b      	ldr	r3, [r7, #0]
    e282:	440b      	add	r3, r1
    e284:	781b      	ldrb	r3, [r3, #0]
    e286:	429a      	cmp	r2, r3
    e288:	d002      	beq.n	e290 <httpd_fs_strcmp+0x54>
	{
		return 1;
    e28a:	f04f 0301 	mov.w	r3, #1
    e28e:	e004      	b.n	e29a <httpd_fs_strcmp+0x5e>
	}

	++i;
    e290:	7bfb      	ldrb	r3, [r7, #15]
    e292:	f103 0301 	add.w	r3, r3, #1
    e296:	73fb      	strb	r3, [r7, #15]
	goto loop;
    e298:	e7d8      	b.n	e24c <httpd_fs_strcmp+0x10>
}
    e29a:	4618      	mov	r0, r3
    e29c:	f107 0714 	add.w	r7, r7, #20
    e2a0:	46bd      	mov	sp, r7
    e2a2:	bc80      	pop	{r7}
    e2a4:	4770      	bx	lr
    e2a6:	bf00      	nop

0000e2a8 <httpd_fs_open>:

/*-----------------------------------------------------------------------------------*/
int httpd_fs_open( const char *name, struct httpd_fs_file *file )
{
    e2a8:	b580      	push	{r7, lr}
    e2aa:	b084      	sub	sp, #16
    e2ac:	af00      	add	r7, sp, #0
    e2ae:	6078      	str	r0, [r7, #4]
    e2b0:	6039      	str	r1, [r7, #0]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
    e2b2:	f04f 0300 	mov.w	r3, #0
    e2b6:	817b      	strh	r3, [r7, #10]
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e2b8:	f247 23a8 	movw	r3, #29352	; 0x72a8
    e2bc:	f2c0 0302 	movt	r3, #2
    e2c0:	60fb      	str	r3, [r7, #12]
    e2c2:	e02a      	b.n	e31a <httpd_fs_open+0x72>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e2c4:	68fb      	ldr	r3, [r7, #12]
    e2c6:	685b      	ldr	r3, [r3, #4]
    e2c8:	6878      	ldr	r0, [r7, #4]
    e2ca:	4619      	mov	r1, r3
    e2cc:	f7ff ffb6 	bl	e23c <httpd_fs_strcmp>
    e2d0:	4603      	mov	r3, r0
    e2d2:	2b00      	cmp	r3, #0
    e2d4:	d11a      	bne.n	e30c <httpd_fs_open+0x64>
		{
			file->data = f->data;
    e2d6:	68fb      	ldr	r3, [r7, #12]
    e2d8:	689a      	ldr	r2, [r3, #8]
    e2da:	683b      	ldr	r3, [r7, #0]
    e2dc:	601a      	str	r2, [r3, #0]
			file->len = f->len;
    e2de:	68fb      	ldr	r3, [r7, #12]
    e2e0:	68da      	ldr	r2, [r3, #12]
    e2e2:	683b      	ldr	r3, [r7, #0]
    e2e4:	605a      	str	r2, [r3, #4]
#if HTTPD_FS_STATISTICS
			++count[i];
    e2e6:	897a      	ldrh	r2, [r7, #10]
    e2e8:	f642 7384 	movw	r3, #12164	; 0x2f84
    e2ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2f0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e2f4:	f103 0301 	add.w	r3, r3, #1
    e2f8:	b299      	uxth	r1, r3
    e2fa:	f642 7384 	movw	r3, #12164	; 0x2f84
    e2fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e302:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* HTTPD_FS_STATISTICS */
			return 1;
    e306:	f04f 0301 	mov.w	r3, #1
    e30a:	e00b      	b.n	e324 <httpd_fs_open+0x7c>
		}

#if HTTPD_FS_STATISTICS
		++i;
    e30c:	897b      	ldrh	r3, [r7, #10]
    e30e:	f103 0301 	add.w	r3, r3, #1
    e312:	817b      	strh	r3, [r7, #10]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e314:	68fb      	ldr	r3, [r7, #12]
    e316:	681b      	ldr	r3, [r3, #0]
    e318:	60fb      	str	r3, [r7, #12]
    e31a:	68fb      	ldr	r3, [r7, #12]
    e31c:	2b00      	cmp	r3, #0
    e31e:	d1d1      	bne.n	e2c4 <httpd_fs_open+0x1c>
#if HTTPD_FS_STATISTICS
		++i;
#endif /* HTTPD_FS_STATISTICS */
	}

	return 0;
    e320:	f04f 0300 	mov.w	r3, #0
}
    e324:	4618      	mov	r0, r3
    e326:	f107 0710 	add.w	r7, r7, #16
    e32a:	46bd      	mov	sp, r7
    e32c:	bd80      	pop	{r7, pc}
    e32e:	bf00      	nop

0000e330 <httpd_fs_init>:

/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
    e330:	b480      	push	{r7}
    e332:	b083      	sub	sp, #12
    e334:	af00      	add	r7, sp, #0
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e336:	f04f 0300 	mov.w	r3, #0
    e33a:	80fb      	strh	r3, [r7, #6]
    e33c:	e00c      	b.n	e358 <httpd_fs_init+0x28>
	{
		count[i] = 0;
    e33e:	88fa      	ldrh	r2, [r7, #6]
    e340:	f642 7384 	movw	r3, #12164	; 0x2f84
    e344:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e348:	f04f 0100 	mov.w	r1, #0
    e34c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e350:	88fb      	ldrh	r3, [r7, #6]
    e352:	f103 0301 	add.w	r3, r3, #1
    e356:	80fb      	strh	r3, [r7, #6]
    e358:	88fb      	ldrh	r3, [r7, #6]
    e35a:	2b12      	cmp	r3, #18
    e35c:	d9ef      	bls.n	e33e <httpd_fs_init+0xe>
	{
		count[i] = 0;
	}

#endif /* HTTPD_FS_STATISTICS */
}
    e35e:	f107 070c 	add.w	r7, r7, #12
    e362:	46bd      	mov	sp, r7
    e364:	bc80      	pop	{r7}
    e366:	4770      	bx	lr

0000e368 <httpd_fs_count>:

/*-----------------------------------------------------------------------------------*/
#if HTTPD_FS_STATISTICS
u16_t httpd_fs_count( char *name )
{
    e368:	b580      	push	{r7, lr}
    e36a:	b084      	sub	sp, #16
    e36c:	af00      	add	r7, sp, #0
    e36e:	6078      	str	r0, [r7, #4]
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
    e370:	f04f 0300 	mov.w	r3, #0
    e374:	81fb      	strh	r3, [r7, #14]
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e376:	f247 23a8 	movw	r3, #29352	; 0x72a8
    e37a:	f2c0 0302 	movt	r3, #2
    e37e:	60bb      	str	r3, [r7, #8]
    e380:	e017      	b.n	e3b2 <httpd_fs_count+0x4a>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e382:	68bb      	ldr	r3, [r7, #8]
    e384:	685b      	ldr	r3, [r3, #4]
    e386:	6878      	ldr	r0, [r7, #4]
    e388:	4619      	mov	r1, r3
    e38a:	f7ff ff57 	bl	e23c <httpd_fs_strcmp>
    e38e:	4603      	mov	r3, r0
    e390:	2b00      	cmp	r3, #0
    e392:	d107      	bne.n	e3a4 <httpd_fs_count+0x3c>
		{
			return count[i];
    e394:	89fa      	ldrh	r2, [r7, #14]
    e396:	f642 7384 	movw	r3, #12164	; 0x2f84
    e39a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e39e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e3a2:	e00b      	b.n	e3bc <httpd_fs_count+0x54>
		}

		++i;
    e3a4:	89fb      	ldrh	r3, [r7, #14]
    e3a6:	f103 0301 	add.w	r3, r3, #1
    e3aa:	81fb      	strh	r3, [r7, #14]
{
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e3ac:	68bb      	ldr	r3, [r7, #8]
    e3ae:	681b      	ldr	r3, [r3, #0]
    e3b0:	60bb      	str	r3, [r7, #8]
    e3b2:	68bb      	ldr	r3, [r7, #8]
    e3b4:	2b00      	cmp	r3, #0
    e3b6:	d1e4      	bne.n	e382 <httpd_fs_count+0x1a>
		}

		++i;
	}

	return 0;
    e3b8:	f04f 0300 	mov.w	r3, #0
}
    e3bc:	4618      	mov	r0, r3
    e3be:	f107 0710 	add.w	r7, r7, #16
    e3c2:	46bd      	mov	sp, r7
    e3c4:	bd80      	pop	{r7, pc}
    e3c6:	bf00      	nop

0000e3c8 <generate_part_of_file>:
#define ISO_slash		0x2f
#define ISO_colon		0x3a

/*---------------------------------------------------------------------------*/
static unsigned short generate_part_of_file( void *state )
{
    e3c8:	b580      	push	{r7, lr}
    e3ca:	b084      	sub	sp, #16
    e3cc:	af00      	add	r7, sp, #0
    e3ce:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) state;
    e3d0:	687b      	ldr	r3, [r7, #4]
    e3d2:	60fb      	str	r3, [r7, #12]

	if( s->file.len > uip_mss() )
    e3d4:	68fb      	ldr	r3, [r7, #12]
    e3d6:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e3da:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    e3de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3e2:	681b      	ldr	r3, [r3, #0]
    e3e4:	8a5b      	ldrh	r3, [r3, #18]
    e3e6:	429a      	cmp	r2, r3
    e3e8:	dd0a      	ble.n	e400 <generate_part_of_file+0x38>
	{
		s->len = uip_mss();
    e3ea:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    e3ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3f2:	681b      	ldr	r3, [r3, #0]
    e3f4:	8a5b      	ldrh	r3, [r3, #18]
    e3f6:	461a      	mov	r2, r3
    e3f8:	68fb      	ldr	r3, [r7, #12]
    e3fa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    e3fe:	e005      	b.n	e40c <generate_part_of_file+0x44>
	}
	else
	{
		s->len = s->file.len;
    e400:	68fb      	ldr	r3, [r7, #12]
    e402:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e406:	68fb      	ldr	r3, [r7, #12]
    e408:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	}

	memcpy( uip_appdata, s->file.data, s->len );
    e40c:	f64a 33dc 	movw	r3, #43996	; 0xabdc
    e410:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e414:	6819      	ldr	r1, [r3, #0]
    e416:	68fb      	ldr	r3, [r7, #12]
    e418:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e41c:	68fb      	ldr	r3, [r7, #12]
    e41e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e422:	4608      	mov	r0, r1
    e424:	4611      	mov	r1, r2
    e426:	461a      	mov	r2, r3
    e428:	f006 fc2a 	bl	14c80 <memcpy>

	return s->len;
    e42c:	68fb      	ldr	r3, [r7, #12]
    e42e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e432:	b29b      	uxth	r3, r3
}
    e434:	4618      	mov	r0, r3
    e436:	f107 0710 	add.w	r7, r7, #16
    e43a:	46bd      	mov	sp, r7
    e43c:	bd80      	pop	{r7, pc}
    e43e:	bf00      	nop

0000e440 <send_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_file ( struct httpd_state *s ) )
{
    e440:	b580      	push	{r7, lr}
    e442:	b084      	sub	sp, #16
    e444:	af00      	add	r7, sp, #0
    e446:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e448:	f04f 0301 	mov.w	r3, #1
    e44c:	73fb      	strb	r3, [r7, #15]
    e44e:	687b      	ldr	r3, [r7, #4]
    e450:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e452:	2b00      	cmp	r3, #0
    e454:	d002      	beq.n	e45c <send_file+0x1c>
    e456:	2b67      	cmp	r3, #103	; 0x67
    e458:	d004      	beq.n	e464 <send_file+0x24>
    e45a:	e02e      	b.n	e4ba <send_file+0x7a>

	( void ) PT_YIELD_FLAG;
	
	do
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_part_of_file, s );
    e45c:	687b      	ldr	r3, [r7, #4]
    e45e:	f04f 0267 	mov.w	r2, #103	; 0x67
    e462:	851a      	strh	r2, [r3, #40]	; 0x28
    e464:	687b      	ldr	r3, [r7, #4]
    e466:	f103 0328 	add.w	r3, r3, #40	; 0x28
    e46a:	4618      	mov	r0, r3
    e46c:	f24e 31c9 	movw	r1, #58313	; 0xe3c9
    e470:	f2c0 0100 	movt	r1, #0
    e474:	687a      	ldr	r2, [r7, #4]
    e476:	f7fc fa2d 	bl	a8d4 <psock_generator_send>
    e47a:	4603      	mov	r3, r0
    e47c:	2b00      	cmp	r3, #0
    e47e:	d102      	bne.n	e486 <send_file+0x46>
    e480:	f04f 0300 	mov.w	r3, #0
    e484:	e022      	b.n	e4cc <send_file+0x8c>
		s->file.len -= s->len;
    e486:	687b      	ldr	r3, [r7, #4]
    e488:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e48c:	687b      	ldr	r3, [r7, #4]
    e48e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e492:	ebc3 0202 	rsb	r2, r3, r2
    e496:	687b      	ldr	r3, [r7, #4]
    e498:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		s->file.data += s->len;
    e49c:	687b      	ldr	r3, [r7, #4]
    e49e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e4a2:	687b      	ldr	r3, [r7, #4]
    e4a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e4a8:	441a      	add	r2, r3
    e4aa:	687b      	ldr	r3, [r7, #4]
    e4ac:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	} while( s->file.len > 0 );
    e4b0:	687b      	ldr	r3, [r7, #4]
    e4b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e4b6:	2b00      	cmp	r3, #0
    e4b8:	dcd0      	bgt.n	e45c <send_file+0x1c>

	PSOCK_END( &s->sout );
    e4ba:	f04f 0300 	mov.w	r3, #0
    e4be:	73fb      	strb	r3, [r7, #15]
    e4c0:	687b      	ldr	r3, [r7, #4]
    e4c2:	f04f 0200 	mov.w	r2, #0
    e4c6:	851a      	strh	r2, [r3, #40]	; 0x28
    e4c8:	f04f 0302 	mov.w	r3, #2
}
    e4cc:	4618      	mov	r0, r3
    e4ce:	f107 0710 	add.w	r7, r7, #16
    e4d2:	46bd      	mov	sp, r7
    e4d4:	bd80      	pop	{r7, pc}
    e4d6:	bf00      	nop

0000e4d8 <send_part_of_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_part_of_file ( struct httpd_state *s ) )
{
    e4d8:	b580      	push	{r7, lr}
    e4da:	b084      	sub	sp, #16
    e4dc:	af00      	add	r7, sp, #0
    e4de:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e4e0:	f04f 0301 	mov.w	r3, #1
    e4e4:	73fb      	strb	r3, [r7, #15]
    e4e6:	687b      	ldr	r3, [r7, #4]
    e4e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e4ea:	2b00      	cmp	r3, #0
    e4ec:	d002      	beq.n	e4f4 <send_part_of_file+0x1c>
    e4ee:	2b75      	cmp	r3, #117	; 0x75
    e4f0:	d004      	beq.n	e4fc <send_part_of_file+0x24>
    e4f2:	e017      	b.n	e524 <send_part_of_file+0x4c>
	( void ) PT_YIELD_FLAG;
	
	PSOCK_SEND( &s->sout, s->file.data, s->len );
    e4f4:	687b      	ldr	r3, [r7, #4]
    e4f6:	f04f 0275 	mov.w	r2, #117	; 0x75
    e4fa:	851a      	strh	r2, [r3, #40]	; 0x28
    e4fc:	687b      	ldr	r3, [r7, #4]
    e4fe:	f103 0128 	add.w	r1, r3, #40	; 0x28
    e502:	687b      	ldr	r3, [r7, #4]
    e504:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e508:	687b      	ldr	r3, [r7, #4]
    e50a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e50e:	4608      	mov	r0, r1
    e510:	4611      	mov	r1, r2
    e512:	461a      	mov	r2, r3
    e514:	f7fc f994 	bl	a840 <psock_send>
    e518:	4603      	mov	r3, r0
    e51a:	2b00      	cmp	r3, #0
    e51c:	d102      	bne.n	e524 <send_part_of_file+0x4c>
    e51e:	f04f 0300 	mov.w	r3, #0
    e522:	e008      	b.n	e536 <send_part_of_file+0x5e>

	PSOCK_END( &s->sout );
    e524:	f04f 0300 	mov.w	r3, #0
    e528:	73fb      	strb	r3, [r7, #15]
    e52a:	687b      	ldr	r3, [r7, #4]
    e52c:	f04f 0200 	mov.w	r2, #0
    e530:	851a      	strh	r2, [r3, #40]	; 0x28
    e532:	f04f 0302 	mov.w	r3, #2
}
    e536:	4618      	mov	r0, r3
    e538:	f107 0710 	add.w	r7, r7, #16
    e53c:	46bd      	mov	sp, r7
    e53e:	bd80      	pop	{r7, pc}

0000e540 <next_scriptstate>:

/*---------------------------------------------------------------------------*/
static void next_scriptstate( struct httpd_state *s )
{
    e540:	b580      	push	{r7, lr}
    e542:	b084      	sub	sp, #16
    e544:	af00      	add	r7, sp, #0
    e546:	6078      	str	r0, [r7, #4]
	char	*p;
	p = strchr( s->scriptptr, ISO_nl ) + 1;
    e548:	687b      	ldr	r3, [r7, #4]
    e54a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e54e:	4618      	mov	r0, r3
    e550:	f04f 010a 	mov.w	r1, #10
    e554:	f006 fd7e 	bl	15054 <strchr>
    e558:	4603      	mov	r3, r0
    e55a:	f103 0301 	add.w	r3, r3, #1
    e55e:	60fb      	str	r3, [r7, #12]
	s->scriptlen -= ( unsigned short ) ( p - s->scriptptr );
    e560:	687b      	ldr	r3, [r7, #4]
    e562:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    e566:	68fb      	ldr	r3, [r7, #12]
    e568:	b299      	uxth	r1, r3
    e56a:	687b      	ldr	r3, [r7, #4]
    e56c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e570:	b29b      	uxth	r3, r3
    e572:	ebc3 0301 	rsb	r3, r3, r1
    e576:	b29b      	uxth	r3, r3
    e578:	ebc3 0202 	rsb	r2, r3, r2
    e57c:	687b      	ldr	r3, [r7, #4]
    e57e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	s->scriptptr = p;
    e582:	687b      	ldr	r3, [r7, #4]
    e584:	68fa      	ldr	r2, [r7, #12]
    e586:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
    e58a:	f107 0710 	add.w	r7, r7, #16
    e58e:	46bd      	mov	sp, r7
    e590:	bd80      	pop	{r7, pc}
    e592:	bf00      	nop

0000e594 <handle_script>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_script ( struct httpd_state *s ) )
{
    e594:	b580      	push	{r7, lr}
    e596:	b084      	sub	sp, #16
    e598:	af00      	add	r7, sp, #0
    e59a:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
    e59c:	f04f 0301 	mov.w	r3, #1
    e5a0:	73fb      	strb	r3, [r7, #15]
    e5a2:	687b      	ldr	r3, [r7, #4]
    e5a4:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
    e5a8:	2b94      	cmp	r3, #148	; 0x94
    e5aa:	d042      	beq.n	e632 <handle_script+0x9e>
    e5ac:	2b94      	cmp	r3, #148	; 0x94
    e5ae:	dc03      	bgt.n	e5b8 <handle_script+0x24>
    e5b0:	2b00      	cmp	r3, #0
    e5b2:	f000 80f3 	beq.w	e79c <handle_script+0x208>
    e5b6:	e0f8      	b.n	e7aa <handle_script+0x216>
    e5b8:	2b98      	cmp	r3, #152	; 0x98
    e5ba:	d048      	beq.n	e64e <handle_script+0xba>
    e5bc:	2bc1      	cmp	r3, #193	; 0xc1
    e5be:	f000 80ce 	beq.w	e75e <handle_script+0x1ca>
    e5c2:	e0f2      	b.n	e7aa <handle_script+0x216>
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    e5c4:	687b      	ldr	r3, [r7, #4]
    e5c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e5ca:	781b      	ldrb	r3, [r3, #0]
    e5cc:	2b25      	cmp	r3, #37	; 0x25
    e5ce:	d161      	bne.n	e694 <handle_script+0x100>
    e5d0:	687b      	ldr	r3, [r7, #4]
    e5d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e5d6:	f103 0301 	add.w	r3, r3, #1
    e5da:	781b      	ldrb	r3, [r3, #0]
    e5dc:	2b21      	cmp	r3, #33	; 0x21
    e5de:	d159      	bne.n	e694 <handle_script+0x100>
		{
			s->scriptptr = s->file.data + 3;
    e5e0:	687b      	ldr	r3, [r7, #4]
    e5e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e5e6:	f103 0203 	add.w	r2, r3, #3
    e5ea:	687b      	ldr	r3, [r7, #4]
    e5ec:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
			s->scriptlen = s->file.len - 3;
    e5f0:	687b      	ldr	r3, [r7, #4]
    e5f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e5f6:	f1a3 0203 	sub.w	r2, r3, #3
    e5fa:	687b      	ldr	r3, [r7, #4]
    e5fc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			if( *(s->scriptptr - 1) == ISO_colon )
    e600:	687b      	ldr	r3, [r7, #4]
    e602:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e606:	f103 33ff 	add.w	r3, r3, #4294967295
    e60a:	781b      	ldrb	r3, [r3, #0]
    e60c:	2b3a      	cmp	r3, #58	; 0x3a
    e60e:	d119      	bne.n	e644 <handle_script+0xb0>
			{
				httpd_fs_open( s->scriptptr + 1, &s->file );
    e610:	687b      	ldr	r3, [r7, #4]
    e612:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e616:	f103 0201 	add.w	r2, r3, #1
    e61a:	687b      	ldr	r3, [r7, #4]
    e61c:	f103 0398 	add.w	r3, r3, #152	; 0x98
    e620:	4610      	mov	r0, r2
    e622:	4619      	mov	r1, r3
    e624:	f7ff fe40 	bl	e2a8 <httpd_fs_open>
				PT_WAIT_THREAD( &s->scriptpt, send_file(s) );
    e628:	687b      	ldr	r3, [r7, #4]
    e62a:	f04f 0294 	mov.w	r2, #148	; 0x94
    e62e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e632:	6878      	ldr	r0, [r7, #4]
    e634:	f7ff ff04 	bl	e440 <send_file>
    e638:	4603      	mov	r3, r0
    e63a:	2b00      	cmp	r3, #0
    e63c:	d11a      	bne.n	e674 <handle_script+0xe0>
    e63e:	f04f 0300 	mov.w	r3, #0
    e642:	e0bc      	b.n	e7be <handle_script+0x22a>
			}
			else
			{
				PT_WAIT_THREAD( &s->scriptpt, httpd_cgi(s->scriptptr) (s, s->scriptptr) );
    e644:	687b      	ldr	r3, [r7, #4]
    e646:	f04f 0298 	mov.w	r2, #152	; 0x98
    e64a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e64e:	687b      	ldr	r3, [r7, #4]
    e650:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e654:	4618      	mov	r0, r3
    e656:	f7f2 ff61 	bl	151c <httpd_cgi>
    e65a:	4603      	mov	r3, r0
    e65c:	687a      	ldr	r2, [r7, #4]
    e65e:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
    e662:	6878      	ldr	r0, [r7, #4]
    e664:	4611      	mov	r1, r2
    e666:	4798      	blx	r3
    e668:	4603      	mov	r3, r0
    e66a:	2b00      	cmp	r3, #0
    e66c:	d102      	bne.n	e674 <handle_script+0xe0>
    e66e:	f04f 0300 	mov.w	r3, #0
    e672:	e0a4      	b.n	e7be <handle_script+0x22a>
			}

			next_scriptstate( s );
    e674:	6878      	ldr	r0, [r7, #4]
    e676:	f7ff ff63 	bl	e540 <next_scriptstate>

			/* The script is over, so we reset the pointers and continue
	 		sending the rest of the file. */
			s->file.data = s->scriptptr;
    e67a:	687b      	ldr	r3, [r7, #4]
    e67c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
    e680:	687b      	ldr	r3, [r7, #4]
    e682:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len = s->scriptlen;
    e686:	687b      	ldr	r3, [r7, #4]
    e688:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    e68c:	687b      	ldr	r3, [r7, #4]
    e68e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    e692:	e084      	b.n	e79e <handle_script+0x20a>
		}
		else
		{
			/* See if we find the start of script marker in the block of HTML
	 to be sent. */
			if( s->file.len > uip_mss() )
    e694:	687b      	ldr	r3, [r7, #4]
    e696:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e69a:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    e69e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e6a2:	681b      	ldr	r3, [r3, #0]
    e6a4:	8a5b      	ldrh	r3, [r3, #18]
    e6a6:	429a      	cmp	r2, r3
    e6a8:	dd0a      	ble.n	e6c0 <handle_script+0x12c>
			{
				s->len = uip_mss();
    e6aa:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    e6ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e6b2:	681b      	ldr	r3, [r3, #0]
    e6b4:	8a5b      	ldrh	r3, [r3, #18]
    e6b6:	461a      	mov	r2, r3
    e6b8:	687b      	ldr	r3, [r7, #4]
    e6ba:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    e6be:	e005      	b.n	e6cc <handle_script+0x138>
			}
			else
			{
				s->len = s->file.len;
    e6c0:	687b      	ldr	r3, [r7, #4]
    e6c2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e6c6:	687b      	ldr	r3, [r7, #4]
    e6c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			}

			if( *s->file.data == ISO_percent )
    e6cc:	687b      	ldr	r3, [r7, #4]
    e6ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e6d2:	781b      	ldrb	r3, [r3, #0]
    e6d4:	2b25      	cmp	r3, #37	; 0x25
    e6d6:	d10c      	bne.n	e6f2 <handle_script+0x15e>
			{
				ptr = strchr( s->file.data + 1, ISO_percent );
    e6d8:	687b      	ldr	r3, [r7, #4]
    e6da:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e6de:	f103 0301 	add.w	r3, r3, #1
    e6e2:	4618      	mov	r0, r3
    e6e4:	f04f 0125 	mov.w	r1, #37	; 0x25
    e6e8:	f006 fcb4 	bl	15054 <strchr>
    e6ec:	4603      	mov	r3, r0
    e6ee:	60bb      	str	r3, [r7, #8]
    e6f0:	e009      	b.n	e706 <handle_script+0x172>
			}
			else
			{
				ptr = strchr( s->file.data, ISO_percent );
    e6f2:	687b      	ldr	r3, [r7, #4]
    e6f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e6f8:	4618      	mov	r0, r3
    e6fa:	f04f 0125 	mov.w	r1, #37	; 0x25
    e6fe:	f006 fca9 	bl	15054 <strchr>
    e702:	4603      	mov	r3, r0
    e704:	60bb      	str	r3, [r7, #8]
			}

			if( ptr != NULL && ptr != s->file.data )
    e706:	68bb      	ldr	r3, [r7, #8]
    e708:	2b00      	cmp	r3, #0
    e70a:	d023      	beq.n	e754 <handle_script+0x1c0>
    e70c:	687b      	ldr	r3, [r7, #4]
    e70e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e712:	68bb      	ldr	r3, [r7, #8]
    e714:	429a      	cmp	r2, r3
    e716:	d01d      	beq.n	e754 <handle_script+0x1c0>
			{
				s->len = ( int ) ( ptr - s->file.data );
    e718:	68ba      	ldr	r2, [r7, #8]
    e71a:	687b      	ldr	r3, [r7, #4]
    e71c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e720:	ebc3 0202 	rsb	r2, r3, r2
    e724:	687b      	ldr	r3, [r7, #4]
    e726:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				if( s->len >= uip_mss() )
    e72a:	687b      	ldr	r3, [r7, #4]
    e72c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
    e730:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    e734:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e738:	681b      	ldr	r3, [r3, #0]
    e73a:	8a5b      	ldrh	r3, [r3, #18]
    e73c:	429a      	cmp	r2, r3
    e73e:	db09      	blt.n	e754 <handle_script+0x1c0>
				{
					s->len = uip_mss();
    e740:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    e744:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e748:	681b      	ldr	r3, [r3, #0]
    e74a:	8a5b      	ldrh	r3, [r3, #18]
    e74c:	461a      	mov	r2, r3
    e74e:	687b      	ldr	r3, [r7, #4]
    e750:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				}
			}

			PT_WAIT_THREAD( &s->scriptpt, send_part_of_file(s) );
    e754:	687b      	ldr	r3, [r7, #4]
    e756:	f04f 02c1 	mov.w	r2, #193	; 0xc1
    e75a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e75e:	6878      	ldr	r0, [r7, #4]
    e760:	f7ff feba 	bl	e4d8 <send_part_of_file>
    e764:	4603      	mov	r3, r0
    e766:	2b00      	cmp	r3, #0
    e768:	d102      	bne.n	e770 <handle_script+0x1dc>
    e76a:	f04f 0300 	mov.w	r3, #0
    e76e:	e026      	b.n	e7be <handle_script+0x22a>
			s->file.data += s->len;
    e770:	687b      	ldr	r3, [r7, #4]
    e772:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e776:	687b      	ldr	r3, [r7, #4]
    e778:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e77c:	441a      	add	r2, r3
    e77e:	687b      	ldr	r3, [r7, #4]
    e780:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len -= s->len;
    e784:	687b      	ldr	r3, [r7, #4]
    e786:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e78a:	687b      	ldr	r3, [r7, #4]
    e78c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e790:	ebc3 0202 	rsb	r2, r3, r2
    e794:	687b      	ldr	r3, [r7, #4]
    e796:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    e79a:	e000      	b.n	e79e <handle_script+0x20a>
{
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
    e79c:	bf00      	nop
    e79e:	687b      	ldr	r3, [r7, #4]
    e7a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e7a4:	2b00      	cmp	r3, #0
    e7a6:	f73f af0d 	bgt.w	e5c4 <handle_script+0x30>
			s->file.data += s->len;
			s->file.len -= s->len;
		}
	}

	PT_END( &s->scriptpt );
    e7aa:	f04f 0300 	mov.w	r3, #0
    e7ae:	73fb      	strb	r3, [r7, #15]
    e7b0:	687b      	ldr	r3, [r7, #4]
    e7b2:	f04f 0200 	mov.w	r2, #0
    e7b6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e7ba:	f04f 0302 	mov.w	r3, #2
}
    e7be:	4618      	mov	r0, r3
    e7c0:	f107 0710 	add.w	r7, r7, #16
    e7c4:	46bd      	mov	sp, r7
    e7c6:	bd80      	pop	{r7, pc}

0000e7c8 <send_headers>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_headers ( struct httpd_state *s, const char *statushdr ) )
{
    e7c8:	b590      	push	{r4, r7, lr}
    e7ca:	b085      	sub	sp, #20
    e7cc:	af00      	add	r7, sp, #0
    e7ce:	6078      	str	r0, [r7, #4]
    e7d0:	6039      	str	r1, [r7, #0]
	char	*ptr;

	PSOCK_BEGIN( &s->sout );
    e7d2:	f04f 0301 	mov.w	r3, #1
    e7d6:	73fb      	strb	r3, [r7, #15]
    e7d8:	687b      	ldr	r3, [r7, #4]
    e7da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e7dc:	2bde      	cmp	r3, #222	; 0xde
    e7de:	f000 80a3 	beq.w	e928 <send_headers+0x160>
    e7e2:	2bde      	cmp	r3, #222	; 0xde
    e7e4:	dc0b      	bgt.n	e7fe <send_headers+0x36>
    e7e6:	2bd1      	cmp	r3, #209	; 0xd1
    e7e8:	d01d      	beq.n	e826 <send_headers+0x5e>
    e7ea:	2bd1      	cmp	r3, #209	; 0xd1
    e7ec:	dc02      	bgt.n	e7f4 <send_headers+0x2c>
    e7ee:	2b00      	cmp	r3, #0
    e7f0:	d015      	beq.n	e81e <send_headers+0x56>
    e7f2:	e147      	b.n	ea84 <send_headers+0x2bc>
    e7f4:	2bd6      	cmp	r3, #214	; 0xd6
    e7f6:	d039      	beq.n	e86c <send_headers+0xa4>
    e7f8:	2bda      	cmp	r3, #218	; 0xda
    e7fa:	d06c      	beq.n	e8d6 <send_headers+0x10e>
    e7fc:	e142      	b.n	ea84 <send_headers+0x2bc>
    e7fe:	2be6      	cmp	r3, #230	; 0xe6
    e800:	f000 80e3 	beq.w	e9ca <send_headers+0x202>
    e804:	2be6      	cmp	r3, #230	; 0xe6
    e806:	dc03      	bgt.n	e810 <send_headers+0x48>
    e808:	2be2      	cmp	r3, #226	; 0xe2
    e80a:	f000 80b6 	beq.w	e97a <send_headers+0x1b2>
    e80e:	e139      	b.n	ea84 <send_headers+0x2bc>
    e810:	2bea      	cmp	r3, #234	; 0xea
    e812:	f000 8102 	beq.w	ea1a <send_headers+0x252>
    e816:	2bee      	cmp	r3, #238	; 0xee
    e818:	f000 811b 	beq.w	ea52 <send_headers+0x28a>
    e81c:	e132      	b.n	ea84 <send_headers+0x2bc>
	( void ) PT_YIELD_FLAG;
	PSOCK_SEND_STR( &s->sout, statushdr );
    e81e:	687b      	ldr	r3, [r7, #4]
    e820:	f04f 02d1 	mov.w	r2, #209	; 0xd1
    e824:	851a      	strh	r2, [r3, #40]	; 0x28
    e826:	687b      	ldr	r3, [r7, #4]
    e828:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e82c:	6838      	ldr	r0, [r7, #0]
    e82e:	f006 fccf 	bl	151d0 <strlen>
    e832:	4603      	mov	r3, r0
    e834:	4620      	mov	r0, r4
    e836:	6839      	ldr	r1, [r7, #0]
    e838:	461a      	mov	r2, r3
    e83a:	f7fc f801 	bl	a840 <psock_send>
    e83e:	4603      	mov	r3, r0
    e840:	2b00      	cmp	r3, #0
    e842:	d102      	bne.n	e84a <send_headers+0x82>
    e844:	f04f 0300 	mov.w	r3, #0
    e848:	e125      	b.n	ea96 <send_headers+0x2ce>

	ptr = strrchr( s->filename, ISO_period );
    e84a:	687b      	ldr	r3, [r7, #4]
    e84c:	f103 0382 	add.w	r3, r3, #130	; 0x82
    e850:	4618      	mov	r0, r3
    e852:	f04f 012e 	mov.w	r1, #46	; 0x2e
    e856:	f006 fd7b 	bl	15350 <strrchr>
    e85a:	4603      	mov	r3, r0
    e85c:	60bb      	str	r3, [r7, #8]
	if( ptr == NULL )
    e85e:	68bb      	ldr	r3, [r7, #8]
    e860:	2b00      	cmp	r3, #0
    e862:	d11c      	bne.n	e89e <send_headers+0xd6>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
    e864:	687b      	ldr	r3, [r7, #4]
    e866:	f04f 02d6 	mov.w	r2, #214	; 0xd6
    e86a:	851a      	strh	r2, [r3, #40]	; 0x28
    e86c:	687b      	ldr	r3, [r7, #4]
    e86e:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e872:	f64b 4038 	movw	r0, #48184	; 0xbc38
    e876:	f2c0 0001 	movt	r0, #1
    e87a:	f006 fca9 	bl	151d0 <strlen>
    e87e:	4603      	mov	r3, r0
    e880:	4620      	mov	r0, r4
    e882:	f64b 4138 	movw	r1, #48184	; 0xbc38
    e886:	f2c0 0101 	movt	r1, #1
    e88a:	461a      	mov	r2, r3
    e88c:	f7fb ffd8 	bl	a840 <psock_send>
    e890:	4603      	mov	r3, r0
    e892:	2b00      	cmp	r3, #0
    e894:	f040 80f6 	bne.w	ea84 <send_headers+0x2bc>
    e898:	f04f 0300 	mov.w	r3, #0
    e89c:	e0fb      	b.n	ea96 <send_headers+0x2ce>
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    e89e:	f64b 4064 	movw	r0, #48228	; 0xbc64
    e8a2:	f2c0 0001 	movt	r0, #1
    e8a6:	68b9      	ldr	r1, [r7, #8]
    e8a8:	f04f 0205 	mov.w	r2, #5
    e8ac:	f006 fcc0 	bl	15230 <strncmp>
    e8b0:	4603      	mov	r3, r0
    e8b2:	2b00      	cmp	r3, #0
    e8b4:	d00b      	beq.n	e8ce <send_headers+0x106>
    e8b6:	f64b 406c 	movw	r0, #48236	; 0xbc6c
    e8ba:	f2c0 0001 	movt	r0, #1
    e8be:	68b9      	ldr	r1, [r7, #8]
    e8c0:	f04f 0206 	mov.w	r2, #6
    e8c4:	f006 fcb4 	bl	15230 <strncmp>
    e8c8:	4603      	mov	r3, r0
    e8ca:	2b00      	cmp	r3, #0
    e8cc:	d11c      	bne.n	e908 <send_headers+0x140>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_html );
    e8ce:	687b      	ldr	r3, [r7, #4]
    e8d0:	f04f 02da 	mov.w	r2, #218	; 0xda
    e8d4:	851a      	strh	r2, [r3, #40]	; 0x28
    e8d6:	687b      	ldr	r3, [r7, #4]
    e8d8:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e8dc:	f64b 308c 	movw	r0, #48012	; 0xbb8c
    e8e0:	f2c0 0001 	movt	r0, #1
    e8e4:	f006 fc74 	bl	151d0 <strlen>
    e8e8:	4603      	mov	r3, r0
    e8ea:	4620      	mov	r0, r4
    e8ec:	f64b 318c 	movw	r1, #48012	; 0xbb8c
    e8f0:	f2c0 0101 	movt	r1, #1
    e8f4:	461a      	mov	r2, r3
    e8f6:	f7fb ffa3 	bl	a840 <psock_send>
    e8fa:	4603      	mov	r3, r0
    e8fc:	2b00      	cmp	r3, #0
    e8fe:	f040 80c0 	bne.w	ea82 <send_headers+0x2ba>
    e902:	f04f 0300 	mov.w	r3, #0
    e906:	e0c6      	b.n	ea96 <send_headers+0x2ce>
	}
	else if( strncmp(http_css, ptr, 4) == 0 )
    e908:	f64b 407c 	movw	r0, #48252	; 0xbc7c
    e90c:	f2c0 0001 	movt	r0, #1
    e910:	68b9      	ldr	r1, [r7, #8]
    e912:	f04f 0204 	mov.w	r2, #4
    e916:	f006 fc8b 	bl	15230 <strncmp>
    e91a:	4603      	mov	r3, r0
    e91c:	2b00      	cmp	r3, #0
    e91e:	d11c      	bne.n	e95a <send_headers+0x192>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_css );
    e920:	687b      	ldr	r3, [r7, #4]
    e922:	f04f 02de 	mov.w	r2, #222	; 0xde
    e926:	851a      	strh	r2, [r3, #40]	; 0x28
    e928:	687b      	ldr	r3, [r7, #4]
    e92a:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e92e:	f64b 30a8 	movw	r0, #48040	; 0xbba8
    e932:	f2c0 0001 	movt	r0, #1
    e936:	f006 fc4b 	bl	151d0 <strlen>
    e93a:	4603      	mov	r3, r0
    e93c:	4620      	mov	r0, r4
    e93e:	f64b 31a8 	movw	r1, #48040	; 0xbba8
    e942:	f2c0 0101 	movt	r1, #1
    e946:	461a      	mov	r2, r3
    e948:	f7fb ff7a 	bl	a840 <psock_send>
    e94c:	4603      	mov	r3, r0
    e94e:	2b00      	cmp	r3, #0
    e950:	f040 8098 	bne.w	ea84 <send_headers+0x2bc>
    e954:	f04f 0300 	mov.w	r3, #0
    e958:	e09d      	b.n	ea96 <send_headers+0x2ce>
	}
	else if( strncmp(http_png, ptr, 4) == 0 )
    e95a:	f64b 4084 	movw	r0, #48260	; 0xbc84
    e95e:	f2c0 0001 	movt	r0, #1
    e962:	68b9      	ldr	r1, [r7, #8]
    e964:	f04f 0204 	mov.w	r2, #4
    e968:	f006 fc62 	bl	15230 <strncmp>
    e96c:	4603      	mov	r3, r0
    e96e:	2b00      	cmp	r3, #0
    e970:	d11b      	bne.n	e9aa <send_headers+0x1e2>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_png );
    e972:	687b      	ldr	r3, [r7, #4]
    e974:	f04f 02e2 	mov.w	r2, #226	; 0xe2
    e978:	851a      	strh	r2, [r3, #40]	; 0x28
    e97a:	687b      	ldr	r3, [r7, #4]
    e97c:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e980:	f64b 30e0 	movw	r0, #48096	; 0xbbe0
    e984:	f2c0 0001 	movt	r0, #1
    e988:	f006 fc22 	bl	151d0 <strlen>
    e98c:	4603      	mov	r3, r0
    e98e:	4620      	mov	r0, r4
    e990:	f64b 31e0 	movw	r1, #48096	; 0xbbe0
    e994:	f2c0 0101 	movt	r1, #1
    e998:	461a      	mov	r2, r3
    e99a:	f7fb ff51 	bl	a840 <psock_send>
    e99e:	4603      	mov	r3, r0
    e9a0:	2b00      	cmp	r3, #0
    e9a2:	d16f      	bne.n	ea84 <send_headers+0x2bc>
    e9a4:	f04f 0300 	mov.w	r3, #0
    e9a8:	e075      	b.n	ea96 <send_headers+0x2ce>
	}
	else if( strncmp(http_gif, ptr, 4) == 0 )
    e9aa:	f64b 408c 	movw	r0, #48268	; 0xbc8c
    e9ae:	f2c0 0001 	movt	r0, #1
    e9b2:	68b9      	ldr	r1, [r7, #8]
    e9b4:	f04f 0204 	mov.w	r2, #4
    e9b8:	f006 fc3a 	bl	15230 <strncmp>
    e9bc:	4603      	mov	r3, r0
    e9be:	2b00      	cmp	r3, #0
    e9c0:	d11b      	bne.n	e9fa <send_headers+0x232>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_gif );
    e9c2:	687b      	ldr	r3, [r7, #4]
    e9c4:	f04f 02e6 	mov.w	r2, #230	; 0xe6
    e9c8:	851a      	strh	r2, [r3, #40]	; 0x28
    e9ca:	687b      	ldr	r3, [r7, #4]
    e9cc:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e9d0:	f64b 30fc 	movw	r0, #48124	; 0xbbfc
    e9d4:	f2c0 0001 	movt	r0, #1
    e9d8:	f006 fbfa 	bl	151d0 <strlen>
    e9dc:	4603      	mov	r3, r0
    e9de:	4620      	mov	r0, r4
    e9e0:	f64b 31fc 	movw	r1, #48124	; 0xbbfc
    e9e4:	f2c0 0101 	movt	r1, #1
    e9e8:	461a      	mov	r2, r3
    e9ea:	f7fb ff29 	bl	a840 <psock_send>
    e9ee:	4603      	mov	r3, r0
    e9f0:	2b00      	cmp	r3, #0
    e9f2:	d147      	bne.n	ea84 <send_headers+0x2bc>
    e9f4:	f04f 0300 	mov.w	r3, #0
    e9f8:	e04d      	b.n	ea96 <send_headers+0x2ce>
	}
	else if( strncmp(http_jpg, ptr, 4) == 0 )
    e9fa:	f64b 4094 	movw	r0, #48276	; 0xbc94
    e9fe:	f2c0 0001 	movt	r0, #1
    ea02:	68b9      	ldr	r1, [r7, #8]
    ea04:	f04f 0204 	mov.w	r2, #4
    ea08:	f006 fc12 	bl	15230 <strncmp>
    ea0c:	4603      	mov	r3, r0
    ea0e:	2b00      	cmp	r3, #0
    ea10:	d11b      	bne.n	ea4a <send_headers+0x282>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_jpg );
    ea12:	687b      	ldr	r3, [r7, #4]
    ea14:	f04f 02ea 	mov.w	r2, #234	; 0xea
    ea18:	851a      	strh	r2, [r3, #40]	; 0x28
    ea1a:	687b      	ldr	r3, [r7, #4]
    ea1c:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ea20:	f64b 4018 	movw	r0, #48152	; 0xbc18
    ea24:	f2c0 0001 	movt	r0, #1
    ea28:	f006 fbd2 	bl	151d0 <strlen>
    ea2c:	4603      	mov	r3, r0
    ea2e:	4620      	mov	r0, r4
    ea30:	f64b 4118 	movw	r1, #48152	; 0xbc18
    ea34:	f2c0 0101 	movt	r1, #1
    ea38:	461a      	mov	r2, r3
    ea3a:	f7fb ff01 	bl	a840 <psock_send>
    ea3e:	4603      	mov	r3, r0
    ea40:	2b00      	cmp	r3, #0
    ea42:	d11f      	bne.n	ea84 <send_headers+0x2bc>
    ea44:	f04f 0300 	mov.w	r3, #0
    ea48:	e025      	b.n	ea96 <send_headers+0x2ce>
	}
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
    ea4a:	687b      	ldr	r3, [r7, #4]
    ea4c:	f04f 02ee 	mov.w	r2, #238	; 0xee
    ea50:	851a      	strh	r2, [r3, #40]	; 0x28
    ea52:	687b      	ldr	r3, [r7, #4]
    ea54:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ea58:	f64b 306c 	movw	r0, #47980	; 0xbb6c
    ea5c:	f2c0 0001 	movt	r0, #1
    ea60:	f006 fbb6 	bl	151d0 <strlen>
    ea64:	4603      	mov	r3, r0
    ea66:	4620      	mov	r0, r4
    ea68:	f64b 316c 	movw	r1, #47980	; 0xbb6c
    ea6c:	f2c0 0101 	movt	r1, #1
    ea70:	461a      	mov	r2, r3
    ea72:	f7fb fee5 	bl	a840 <psock_send>
    ea76:	4603      	mov	r3, r0
    ea78:	2b00      	cmp	r3, #0
    ea7a:	d103      	bne.n	ea84 <send_headers+0x2bc>
    ea7c:	f04f 0300 	mov.w	r3, #0
    ea80:	e009      	b.n	ea96 <send_headers+0x2ce>
	ptr = strrchr( s->filename, ISO_period );
	if( ptr == NULL )
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    ea82:	bf00      	nop
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
	}

	PSOCK_END( &s->sout );
    ea84:	f04f 0300 	mov.w	r3, #0
    ea88:	73fb      	strb	r3, [r7, #15]
    ea8a:	687b      	ldr	r3, [r7, #4]
    ea8c:	f04f 0200 	mov.w	r2, #0
    ea90:	851a      	strh	r2, [r3, #40]	; 0x28
    ea92:	f04f 0302 	mov.w	r3, #2
}
    ea96:	4618      	mov	r0, r3
    ea98:	f107 0714 	add.w	r7, r7, #20
    ea9c:	46bd      	mov	sp, r7
    ea9e:	bd90      	pop	{r4, r7, pc}

0000eaa0 <handle_output>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_output ( struct httpd_state *s ) )
{
    eaa0:	b580      	push	{r7, lr}
    eaa2:	b084      	sub	sp, #16
    eaa4:	af00      	add	r7, sp, #0
    eaa6:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->outputpt );
    eaa8:	f04f 0301 	mov.w	r3, #1
    eaac:	73fb      	strb	r3, [r7, #15]
    eaae:	687b      	ldr	r3, [r7, #4]
    eab0:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
    eab4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    eab8:	d04c      	beq.n	eb54 <handle_output+0xb4>
    eaba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    eabe:	dc04      	bgt.n	eaca <handle_output+0x2a>
    eac0:	2b00      	cmp	r3, #0
    eac2:	d00f      	beq.n	eae4 <handle_output+0x44>
    eac4:	2bff      	cmp	r3, #255	; 0xff
    eac6:	d033      	beq.n	eb30 <handle_output+0x90>
    eac8:	e0a1      	b.n	ec0e <handle_output+0x16e>
    eaca:	f240 1209 	movw	r2, #265	; 0x109
    eace:	4293      	cmp	r3, r2
    ead0:	d07e      	beq.n	ebd0 <handle_output+0x130>
    ead2:	f240 120d 	movw	r2, #269	; 0x10d
    ead6:	4293      	cmp	r3, r2
    ead8:	f000 8088 	beq.w	ebec <handle_output+0x14c>
    eadc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
    eae0:	d046      	beq.n	eb70 <handle_output+0xd0>
    eae2:	e094      	b.n	ec0e <handle_output+0x16e>
	( void ) PT_YIELD_FLAG;
	if( !httpd_fs_open(s->filename, &s->file) )
    eae4:	687b      	ldr	r3, [r7, #4]
    eae6:	f103 0282 	add.w	r2, r3, #130	; 0x82
    eaea:	687b      	ldr	r3, [r7, #4]
    eaec:	f103 0398 	add.w	r3, r3, #152	; 0x98
    eaf0:	4610      	mov	r0, r2
    eaf2:	4619      	mov	r1, r3
    eaf4:	f7ff fbd8 	bl	e2a8 <httpd_fs_open>
    eaf8:	4603      	mov	r3, r0
    eafa:	2b00      	cmp	r3, #0
    eafc:	d133      	bne.n	eb66 <handle_output+0xc6>
	{
		httpd_fs_open( http_404_html, &s->file );
    eafe:	687b      	ldr	r3, [r7, #4]
    eb00:	f103 0398 	add.w	r3, r3, #152	; 0x98
    eb04:	f64b 20a4 	movw	r0, #47780	; 0xbaa4
    eb08:	f2c0 0001 	movt	r0, #1
    eb0c:	4619      	mov	r1, r3
    eb0e:	f7ff fbcb 	bl	e2a8 <httpd_fs_open>
		strcpy( s->filename, http_404_html );
    eb12:	687b      	ldr	r3, [r7, #4]
    eb14:	f103 0382 	add.w	r3, r3, #130	; 0x82
    eb18:	4618      	mov	r0, r3
    eb1a:	f64b 21a4 	movw	r1, #47780	; 0xbaa4
    eb1e:	f2c0 0101 	movt	r1, #1
    eb22:	f006 faf7 	bl	15114 <strcpy>
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_404) );
    eb26:	687b      	ldr	r3, [r7, #4]
    eb28:	f04f 02ff 	mov.w	r2, #255	; 0xff
    eb2c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    eb30:	6878      	ldr	r0, [r7, #4]
    eb32:	f64b 3110 	movw	r1, #47888	; 0xbb10
    eb36:	f2c0 0101 	movt	r1, #1
    eb3a:	f7ff fe45 	bl	e7c8 <send_headers>
    eb3e:	4603      	mov	r3, r0
    eb40:	2b00      	cmp	r3, #0
    eb42:	d102      	bne.n	eb4a <handle_output+0xaa>
    eb44:	f04f 0300 	mov.w	r3, #0
    eb48:	e06b      	b.n	ec22 <handle_output+0x182>
		PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    eb4a:	687b      	ldr	r3, [r7, #4]
    eb4c:	f44f 7280 	mov.w	r2, #256	; 0x100
    eb50:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    eb54:	6878      	ldr	r0, [r7, #4]
    eb56:	f7ff fc73 	bl	e440 <send_file>
    eb5a:	4603      	mov	r3, r0
    eb5c:	2b00      	cmp	r3, #0
    eb5e:	d14f      	bne.n	ec00 <handle_output+0x160>
    eb60:	f04f 0300 	mov.w	r3, #0
    eb64:	e05d      	b.n	ec22 <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
    eb66:	687b      	ldr	r3, [r7, #4]
    eb68:	f44f 7282 	mov.w	r2, #260	; 0x104
    eb6c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    eb70:	6878      	ldr	r0, [r7, #4]
    eb72:	f64b 21bc 	movw	r1, #47804	; 0xbabc
    eb76:	f2c0 0101 	movt	r1, #1
    eb7a:	f7ff fe25 	bl	e7c8 <send_headers>
    eb7e:	4603      	mov	r3, r0
    eb80:	2b00      	cmp	r3, #0
    eb82:	d102      	bne.n	eb8a <handle_output+0xea>
    eb84:	f04f 0300 	mov.w	r3, #0
    eb88:	e04b      	b.n	ec22 <handle_output+0x182>
		ptr = strchr( s->filename, ISO_period );
    eb8a:	687b      	ldr	r3, [r7, #4]
    eb8c:	f103 0382 	add.w	r3, r3, #130	; 0x82
    eb90:	4618      	mov	r0, r3
    eb92:	f04f 012e 	mov.w	r1, #46	; 0x2e
    eb96:	f006 fa5d 	bl	15054 <strchr>
    eb9a:	4603      	mov	r3, r0
    eb9c:	60bb      	str	r3, [r7, #8]
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    eb9e:	68bb      	ldr	r3, [r7, #8]
    eba0:	2b00      	cmp	r3, #0
    eba2:	d01e      	beq.n	ebe2 <handle_output+0x142>
    eba4:	68b8      	ldr	r0, [r7, #8]
    eba6:	f64b 416c 	movw	r1, #48236	; 0xbc6c
    ebaa:	f2c0 0101 	movt	r1, #1
    ebae:	f04f 0206 	mov.w	r2, #6
    ebb2:	f006 fb3d 	bl	15230 <strncmp>
    ebb6:	4603      	mov	r3, r0
    ebb8:	2b00      	cmp	r3, #0
    ebba:	d112      	bne.n	ebe2 <handle_output+0x142>
		{
			PT_INIT( &s->scriptpt );
    ebbc:	687b      	ldr	r3, [r7, #4]
    ebbe:	f04f 0200 	mov.w	r2, #0
    ebc2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
			PT_WAIT_THREAD( &s->outputpt, handle_script(s) );
    ebc6:	687b      	ldr	r3, [r7, #4]
    ebc8:	f240 1209 	movw	r2, #265	; 0x109
    ebcc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ebd0:	6878      	ldr	r0, [r7, #4]
    ebd2:	f7ff fcdf 	bl	e594 <handle_script>
    ebd6:	4603      	mov	r3, r0
    ebd8:	2b00      	cmp	r3, #0
    ebda:	d110      	bne.n	ebfe <handle_output+0x15e>
    ebdc:	f04f 0300 	mov.w	r3, #0
    ebe0:	e01f      	b.n	ec22 <handle_output+0x182>
		}
		else
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    ebe2:	687b      	ldr	r3, [r7, #4]
    ebe4:	f240 120d 	movw	r2, #269	; 0x10d
    ebe8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ebec:	6878      	ldr	r0, [r7, #4]
    ebee:	f7ff fc27 	bl	e440 <send_file>
    ebf2:	4603      	mov	r3, r0
    ebf4:	2b00      	cmp	r3, #0
    ebf6:	d103      	bne.n	ec00 <handle_output+0x160>
    ebf8:	f04f 0300 	mov.w	r3, #0
    ebfc:	e011      	b.n	ec22 <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
		ptr = strchr( s->filename, ISO_period );
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    ebfe:	bf00      	nop
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
		}
	}

	PSOCK_CLOSE( &s->sout );
    ec00:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    ec04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ec08:	f04f 0210 	mov.w	r2, #16
    ec0c:	701a      	strb	r2, [r3, #0]
	PT_END( &s->outputpt );
    ec0e:	f04f 0300 	mov.w	r3, #0
    ec12:	73fb      	strb	r3, [r7, #15]
    ec14:	687b      	ldr	r3, [r7, #4]
    ec16:	f04f 0200 	mov.w	r2, #0
    ec1a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ec1e:	f04f 0302 	mov.w	r3, #2
}
    ec22:	4618      	mov	r0, r3
    ec24:	f107 0710 	add.w	r7, r7, #16
    ec28:	46bd      	mov	sp, r7
    ec2a:	bd80      	pop	{r7, pc}

0000ec2c <handle_input>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_input ( struct httpd_state *s ) )
{
    ec2c:	b580      	push	{r7, lr}
    ec2e:	b084      	sub	sp, #16
    ec30:	af00      	add	r7, sp, #0
    ec32:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sin );
    ec34:	f04f 0301 	mov.w	r3, #1
    ec38:	73fb      	strb	r3, [r7, #15]
    ec3a:	687b      	ldr	r3, [r7, #4]
    ec3c:	889b      	ldrh	r3, [r3, #4]
    ec3e:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    ec42:	d012      	beq.n	ec6a <handle_input+0x3e>
    ec44:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    ec48:	dc02      	bgt.n	ec50 <handle_input+0x24>
    ec4a:	2b00      	cmp	r3, #0
    ec4c:	d009      	beq.n	ec62 <handle_input+0x36>
    ec4e:	e0c7      	b.n	ede0 <handle_input+0x1b4>
    ec50:	f240 1221 	movw	r2, #289	; 0x121
    ec54:	4293      	cmp	r3, r2
    ec56:	d037      	beq.n	ecc8 <handle_input+0x9c>
    ec58:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
    ec5c:	f000 8093 	beq.w	ed86 <handle_input+0x15a>
    ec60:	e0be      	b.n	ede0 <handle_input+0x1b4>
	( void ) PT_YIELD_FLAG;
	PSOCK_READTO( &s->sin, ISO_space );
    ec62:	687b      	ldr	r3, [r7, #4]
    ec64:	f44f 728d 	mov.w	r2, #282	; 0x11a
    ec68:	809a      	strh	r2, [r3, #4]
    ec6a:	687b      	ldr	r3, [r7, #4]
    ec6c:	f103 0304 	add.w	r3, r3, #4
    ec70:	4618      	mov	r0, r3
    ec72:	f04f 0120 	mov.w	r1, #32
    ec76:	f7fb fec7 	bl	aa08 <psock_readto>
    ec7a:	4603      	mov	r3, r0
    ec7c:	2b00      	cmp	r3, #0
    ec7e:	d102      	bne.n	ec86 <handle_input+0x5a>
    ec80:	f04f 0300 	mov.w	r3, #0
    ec84:	e0b5      	b.n	edf2 <handle_input+0x1c6>

	if( strncmp(s->inputbuf, http_get, 4) != 0 )
    ec86:	687b      	ldr	r3, [r7, #4]
    ec88:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ec8c:	4618      	mov	r0, r3
    ec8e:	f64b 2144 	movw	r1, #47684	; 0xba44
    ec92:	f2c0 0101 	movt	r1, #1
    ec96:	f04f 0204 	mov.w	r2, #4
    ec9a:	f006 fac9 	bl	15230 <strncmp>
    ec9e:	4603      	mov	r3, r0
    eca0:	2b00      	cmp	r3, #0
    eca2:	d00d      	beq.n	ecc0 <handle_input+0x94>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    eca4:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    eca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ecac:	f04f 0210 	mov.w	r2, #16
    ecb0:	701a      	strb	r2, [r3, #0]
    ecb2:	687b      	ldr	r3, [r7, #4]
    ecb4:	f04f 0200 	mov.w	r2, #0
    ecb8:	809a      	strh	r2, [r3, #4]
    ecba:	f04f 0301 	mov.w	r3, #1
    ecbe:	e098      	b.n	edf2 <handle_input+0x1c6>
	}

	PSOCK_READTO( &s->sin, ISO_space );
    ecc0:	687b      	ldr	r3, [r7, #4]
    ecc2:	f240 1221 	movw	r2, #289	; 0x121
    ecc6:	809a      	strh	r2, [r3, #4]
    ecc8:	687b      	ldr	r3, [r7, #4]
    ecca:	f103 0304 	add.w	r3, r3, #4
    ecce:	4618      	mov	r0, r3
    ecd0:	f04f 0120 	mov.w	r1, #32
    ecd4:	f7fb fe98 	bl	aa08 <psock_readto>
    ecd8:	4603      	mov	r3, r0
    ecda:	2b00      	cmp	r3, #0
    ecdc:	d102      	bne.n	ece4 <handle_input+0xb8>
    ecde:	f04f 0300 	mov.w	r3, #0
    ece2:	e086      	b.n	edf2 <handle_input+0x1c6>

	if( s->inputbuf[0] != ISO_slash )
    ece4:	687b      	ldr	r3, [r7, #4]
    ece6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    ecea:	2b2f      	cmp	r3, #47	; 0x2f
    ecec:	d00d      	beq.n	ed0a <handle_input+0xde>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    ecee:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    ecf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ecf6:	f04f 0210 	mov.w	r2, #16
    ecfa:	701a      	strb	r2, [r3, #0]
    ecfc:	687b      	ldr	r3, [r7, #4]
    ecfe:	f04f 0200 	mov.w	r2, #0
    ed02:	809a      	strh	r2, [r3, #4]
    ed04:	f04f 0301 	mov.w	r3, #1
    ed08:	e073      	b.n	edf2 <handle_input+0x1c6>
	}

	if( s->inputbuf[1] == ISO_space )
    ed0a:	687b      	ldr	r3, [r7, #4]
    ed0c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
    ed10:	2b20      	cmp	r3, #32
    ed12:	d10c      	bne.n	ed2e <handle_input+0x102>
	{
		strncpy( s->filename, http_index_html, sizeof(s->filename) );
    ed14:	687b      	ldr	r3, [r7, #4]
    ed16:	f103 0382 	add.w	r3, r3, #130	; 0x82
    ed1a:	4618      	mov	r0, r3
    ed1c:	f64b 2198 	movw	r1, #47768	; 0xba98
    ed20:	f2c0 0101 	movt	r1, #1
    ed24:	f04f 0214 	mov.w	r2, #20
    ed28:	f006 fad6 	bl	152d8 <strncpy>
    ed2c:	e020      	b.n	ed70 <handle_input+0x144>
	}
	else
	{
		s->inputbuf[PSOCK_DATALEN( &s->sin ) - 1] = 0;
    ed2e:	687b      	ldr	r3, [r7, #4]
    ed30:	f103 0304 	add.w	r3, r3, #4
    ed34:	4618      	mov	r0, r3
    ed36:	f7fb fe29 	bl	a98c <psock_datalen>
    ed3a:	4603      	mov	r3, r0
    ed3c:	f103 32ff 	add.w	r2, r3, #4294967295
    ed40:	687b      	ldr	r3, [r7, #4]
    ed42:	4413      	add	r3, r2
    ed44:	f04f 0200 	mov.w	r2, #0
    ed48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		
		/* Process any form input being sent to the server. */
		#if UIP_CONF_PROCESS_HTTPD_FORMS == 1
		{
			extern void vApplicationProcessFormInput( char *pcInputString );
			vApplicationProcessFormInput( s->inputbuf );
    ed4c:	687b      	ldr	r3, [r7, #4]
    ed4e:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ed52:	4618      	mov	r0, r3
    ed54:	f7f2 fb7c 	bl	1450 <vApplicationProcessFormInput>
		}
		#endif
		
		strncpy( s->filename, &s->inputbuf[0], sizeof(s->filename) );
    ed58:	687b      	ldr	r3, [r7, #4]
    ed5a:	f103 0282 	add.w	r2, r3, #130	; 0x82
    ed5e:	687b      	ldr	r3, [r7, #4]
    ed60:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ed64:	4610      	mov	r0, r2
    ed66:	4619      	mov	r1, r3
    ed68:	f04f 0214 	mov.w	r2, #20
    ed6c:	f006 fab4 	bl	152d8 <strncpy>
	}

	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;
    ed70:	687b      	ldr	r3, [r7, #4]
    ed72:	f04f 0201 	mov.w	r2, #1
    ed76:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
    ed7a:	e000      	b.n	ed7e <handle_input+0x152>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    ed7c:	bf00      	nop
	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;

	while( 1 )
	{
		PSOCK_READTO( &s->sin, ISO_nl );
    ed7e:	687b      	ldr	r3, [r7, #4]
    ed80:	f44f 72a0 	mov.w	r2, #320	; 0x140
    ed84:	809a      	strh	r2, [r3, #4]
    ed86:	687b      	ldr	r3, [r7, #4]
    ed88:	f103 0304 	add.w	r3, r3, #4
    ed8c:	4618      	mov	r0, r3
    ed8e:	f04f 010a 	mov.w	r1, #10
    ed92:	f7fb fe39 	bl	aa08 <psock_readto>
    ed96:	4603      	mov	r3, r0
    ed98:	2b00      	cmp	r3, #0
    ed9a:	d102      	bne.n	eda2 <handle_input+0x176>
    ed9c:	f04f 0300 	mov.w	r3, #0
    eda0:	e027      	b.n	edf2 <handle_input+0x1c6>

		if( strncmp(s->inputbuf, http_referer, 8) == 0 )
    eda2:	687b      	ldr	r3, [r7, #4]
    eda4:	f103 0350 	add.w	r3, r3, #80	; 0x50
    eda8:	4618      	mov	r0, r3
    edaa:	f64b 21b0 	movw	r1, #47792	; 0xbab0
    edae:	f2c0 0101 	movt	r1, #1
    edb2:	f04f 0208 	mov.w	r2, #8
    edb6:	f006 fa3b 	bl	15230 <strncmp>
    edba:	4603      	mov	r3, r0
    edbc:	2b00      	cmp	r3, #0
    edbe:	d1dd      	bne.n	ed7c <handle_input+0x150>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;
    edc0:	687b      	ldr	r3, [r7, #4]
    edc2:	f103 0304 	add.w	r3, r3, #4
    edc6:	4618      	mov	r0, r3
    edc8:	f7fb fde0 	bl	a98c <psock_datalen>
    edcc:	4603      	mov	r3, r0
    edce:	f1a3 0202 	sub.w	r2, r3, #2
    edd2:	687b      	ldr	r3, [r7, #4]
    edd4:	4413      	add	r3, r2
    edd6:	f04f 0200 	mov.w	r2, #0
    edda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    edde:	e7ce      	b.n	ed7e <handle_input+0x152>

	PSOCK_END( &s->sin );
    ede0:	f04f 0300 	mov.w	r3, #0
    ede4:	73fb      	strb	r3, [r7, #15]
    ede6:	687b      	ldr	r3, [r7, #4]
    ede8:	f04f 0200 	mov.w	r2, #0
    edec:	809a      	strh	r2, [r3, #4]
    edee:	f04f 0302 	mov.w	r3, #2
}
    edf2:	4618      	mov	r0, r3
    edf4:	f107 0710 	add.w	r7, r7, #16
    edf8:	46bd      	mov	sp, r7
    edfa:	bd80      	pop	{r7, pc}

0000edfc <handle_connection>:

/*---------------------------------------------------------------------------*/
static void handle_connection( struct httpd_state *s )
{
    edfc:	b580      	push	{r7, lr}
    edfe:	b082      	sub	sp, #8
    ee00:	af00      	add	r7, sp, #0
    ee02:	6078      	str	r0, [r7, #4]
	handle_input( s );
    ee04:	6878      	ldr	r0, [r7, #4]
    ee06:	f7ff ff11 	bl	ec2c <handle_input>
	if( s->state == STATE_OUTPUT )
    ee0a:	687b      	ldr	r3, [r7, #4]
    ee0c:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
    ee10:	2b01      	cmp	r3, #1
    ee12:	d102      	bne.n	ee1a <handle_connection+0x1e>
	{
		handle_output( s );
    ee14:	6878      	ldr	r0, [r7, #4]
    ee16:	f7ff fe43 	bl	eaa0 <handle_output>
	}
}
    ee1a:	f107 0708 	add.w	r7, r7, #8
    ee1e:	46bd      	mov	sp, r7
    ee20:	bd80      	pop	{r7, pc}
    ee22:	bf00      	nop

0000ee24 <httpd_appcall>:

/*---------------------------------------------------------------------------*/
void httpd_appcall( void )
{
    ee24:	b580      	push	{r7, lr}
    ee26:	b082      	sub	sp, #8
    ee28:	af00      	add	r7, sp, #0
	struct httpd_state	*s = ( struct httpd_state * ) &( uip_conn->appstate );
    ee2a:	f64a 33e0 	movw	r3, #44000	; 0xabe0
    ee2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ee32:	681b      	ldr	r3, [r3, #0]
    ee34:	f103 031c 	add.w	r3, r3, #28
    ee38:	607b      	str	r3, [r7, #4]

	if( uip_closed() || uip_aborted() || uip_timedout() )
    ee3a:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    ee3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ee42:	781b      	ldrb	r3, [r3, #0]
    ee44:	f003 0310 	and.w	r3, r3, #16
    ee48:	2b00      	cmp	r3, #0
    ee4a:	d173      	bne.n	ef34 <httpd_appcall+0x110>
    ee4c:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    ee50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ee54:	781b      	ldrb	r3, [r3, #0]
    ee56:	f003 0320 	and.w	r3, r3, #32
    ee5a:	2b00      	cmp	r3, #0
    ee5c:	d16a      	bne.n	ef34 <httpd_appcall+0x110>
    ee5e:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    ee62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ee66:	781b      	ldrb	r3, [r3, #0]
    ee68:	b25b      	sxtb	r3, r3
    ee6a:	2b00      	cmp	r3, #0
    ee6c:	db62      	blt.n	ef34 <httpd_appcall+0x110>
	{
	}
	else if( uip_connected() )
    ee6e:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    ee72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ee76:	781b      	ldrb	r3, [r3, #0]
    ee78:	f003 0340 	and.w	r3, r3, #64	; 0x40
    ee7c:	2b00      	cmp	r3, #0
    ee7e:	d029      	beq.n	eed4 <httpd_appcall+0xb0>
	{
		PSOCK_INIT( &s->sin, s->inputbuf, sizeof(s->inputbuf) - 1 );
    ee80:	687b      	ldr	r3, [r7, #4]
    ee82:	f103 0204 	add.w	r2, r3, #4
    ee86:	687b      	ldr	r3, [r7, #4]
    ee88:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ee8c:	4610      	mov	r0, r2
    ee8e:	4619      	mov	r1, r3
    ee90:	f04f 0231 	mov.w	r2, #49	; 0x31
    ee94:	f7fb fe7e 	bl	ab94 <psock_init>
		PSOCK_INIT( &s->sout, s->inputbuf, sizeof(s->inputbuf) - 1 );
    ee98:	687b      	ldr	r3, [r7, #4]
    ee9a:	f103 0228 	add.w	r2, r3, #40	; 0x28
    ee9e:	687b      	ldr	r3, [r7, #4]
    eea0:	f103 0350 	add.w	r3, r3, #80	; 0x50
    eea4:	4610      	mov	r0, r2
    eea6:	4619      	mov	r1, r3
    eea8:	f04f 0231 	mov.w	r2, #49	; 0x31
    eeac:	f7fb fe72 	bl	ab94 <psock_init>
		PT_INIT( &s->outputpt );
    eeb0:	687b      	ldr	r3, [r7, #4]
    eeb2:	f04f 0200 	mov.w	r2, #0
    eeb6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
		s->state = STATE_WAITING;
    eeba:	687b      	ldr	r3, [r7, #4]
    eebc:	f04f 0200 	mov.w	r2, #0
    eec0:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

		/*    timer_set(&s->timer, CLOCK_SECOND * 100);*/
		s->timer = 0;
    eec4:	687b      	ldr	r3, [r7, #4]
    eec6:	f04f 0200 	mov.w	r2, #0
    eeca:	701a      	strb	r2, [r3, #0]
		handle_connection( s );
    eecc:	6878      	ldr	r0, [r7, #4]
    eece:	f7ff ff95 	bl	edfc <handle_connection>
    eed2:	e02f      	b.n	ef34 <httpd_appcall+0x110>
	}
	else if( s != NULL )
    eed4:	687b      	ldr	r3, [r7, #4]
    eed6:	2b00      	cmp	r3, #0
    eed8:	d025      	beq.n	ef26 <httpd_appcall+0x102>
	{
		if( uip_poll() )
    eeda:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    eede:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eee2:	781b      	ldrb	r3, [r3, #0]
    eee4:	f003 0308 	and.w	r3, r3, #8
    eee8:	2b00      	cmp	r3, #0
    eeea:	d012      	beq.n	ef12 <httpd_appcall+0xee>
		{
			++s->timer;
    eeec:	687b      	ldr	r3, [r7, #4]
    eeee:	781b      	ldrb	r3, [r3, #0]
    eef0:	f103 0301 	add.w	r3, r3, #1
    eef4:	b2da      	uxtb	r2, r3
    eef6:	687b      	ldr	r3, [r7, #4]
    eef8:	701a      	strb	r2, [r3, #0]
			if( s->timer >= 20 )
    eefa:	687b      	ldr	r3, [r7, #4]
    eefc:	781b      	ldrb	r3, [r3, #0]
    eefe:	2b13      	cmp	r3, #19
    ef00:	d90c      	bls.n	ef1c <httpd_appcall+0xf8>
			{
				uip_abort();
    ef02:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    ef06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef0a:	f04f 0220 	mov.w	r2, #32
    ef0e:	701a      	strb	r2, [r3, #0]
    ef10:	e005      	b.n	ef1e <httpd_appcall+0xfa>
			}
		}
		else
		{
			s->timer = 0;
    ef12:	687b      	ldr	r3, [r7, #4]
    ef14:	f04f 0200 	mov.w	r2, #0
    ef18:	701a      	strb	r2, [r3, #0]
    ef1a:	e000      	b.n	ef1e <httpd_appcall+0xfa>
		if( uip_poll() )
		{
			++s->timer;
			if( s->timer >= 20 )
			{
				uip_abort();
    ef1c:	bf00      	nop
		else
		{
			s->timer = 0;
		}

		handle_connection( s );
    ef1e:	6878      	ldr	r0, [r7, #4]
    ef20:	f7ff ff6c 	bl	edfc <handle_connection>
    ef24:	e006      	b.n	ef34 <httpd_appcall+0x110>
	}
	else
	{
		uip_abort();
    ef26:	f64a 33d8 	movw	r3, #43992	; 0xabd8
    ef2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef2e:	f04f 0220 	mov.w	r2, #32
    ef32:	701a      	strb	r2, [r3, #0]
	}
}
    ef34:	f107 0708 	add.w	r7, r7, #8
    ef38:	46bd      	mov	sp, r7
    ef3a:	bd80      	pop	{r7, pc}

0000ef3c <httpd_init>:
 *
 *             This function initializes the web server and should be
 *             called at system boot-up.
 */
void httpd_init( void )
{
    ef3c:	b580      	push	{r7, lr}
    ef3e:	af00      	add	r7, sp, #0
	uip_listen( HTONS(80) );
    ef40:	f44f 40a0 	mov.w	r0, #20480	; 0x5000
    ef44:	f7fc f9e4 	bl	b310 <uip_listen>
}
    ef48:	bd80      	pop	{r7, pc}
    ef4a:	bf00      	nop

0000ef4c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    ef4c:	b480      	push	{r7}
    ef4e:	b083      	sub	sp, #12
    ef50:	af00      	add	r7, sp, #0
    ef52:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    ef54:	687b      	ldr	r3, [r7, #4]
    ef56:	f103 0308 	add.w	r3, r3, #8
    ef5a:	461a      	mov	r2, r3
    ef5c:	687b      	ldr	r3, [r7, #4]
    ef5e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    ef60:	687b      	ldr	r3, [r7, #4]
    ef62:	f04f 32ff 	mov.w	r2, #4294967295
    ef66:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    ef68:	687b      	ldr	r3, [r7, #4]
    ef6a:	f103 0308 	add.w	r3, r3, #8
    ef6e:	461a      	mov	r2, r3
    ef70:	687b      	ldr	r3, [r7, #4]
    ef72:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    ef74:	687b      	ldr	r3, [r7, #4]
    ef76:	f103 0308 	add.w	r3, r3, #8
    ef7a:	461a      	mov	r2, r3
    ef7c:	687b      	ldr	r3, [r7, #4]
    ef7e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    ef80:	687b      	ldr	r3, [r7, #4]
    ef82:	f04f 0200 	mov.w	r2, #0
    ef86:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    ef88:	f107 070c 	add.w	r7, r7, #12
    ef8c:	46bd      	mov	sp, r7
    ef8e:	bc80      	pop	{r7}
    ef90:	4770      	bx	lr
    ef92:	bf00      	nop

0000ef94 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    ef94:	b480      	push	{r7}
    ef96:	b083      	sub	sp, #12
    ef98:	af00      	add	r7, sp, #0
    ef9a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
    ef9c:	687b      	ldr	r3, [r7, #4]
    ef9e:	f04f 0200 	mov.w	r2, #0
    efa2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    efa4:	f107 070c 	add.w	r7, r7, #12
    efa8:	46bd      	mov	sp, r7
    efaa:	bc80      	pop	{r7}
    efac:	4770      	bx	lr
    efae:	bf00      	nop

0000efb0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    efb0:	b480      	push	{r7}
    efb2:	b085      	sub	sp, #20
    efb4:	af00      	add	r7, sp, #0
    efb6:	6078      	str	r0, [r7, #4]
    efb8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    efba:	687b      	ldr	r3, [r7, #4]
    efbc:	685b      	ldr	r3, [r3, #4]
    efbe:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    efc0:	683b      	ldr	r3, [r7, #0]
    efc2:	68fa      	ldr	r2, [r7, #12]
    efc4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    efc6:	68fb      	ldr	r3, [r7, #12]
    efc8:	689a      	ldr	r2, [r3, #8]
    efca:	683b      	ldr	r3, [r7, #0]
    efcc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    efce:	68fb      	ldr	r3, [r7, #12]
    efd0:	689b      	ldr	r3, [r3, #8]
    efd2:	683a      	ldr	r2, [r7, #0]
    efd4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    efd6:	68fb      	ldr	r3, [r7, #12]
    efd8:	683a      	ldr	r2, [r7, #0]
    efda:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
    efdc:	683b      	ldr	r3, [r7, #0]
    efde:	687a      	ldr	r2, [r7, #4]
    efe0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    efe2:	687b      	ldr	r3, [r7, #4]
    efe4:	681b      	ldr	r3, [r3, #0]
    efe6:	f103 0201 	add.w	r2, r3, #1
    efea:	687b      	ldr	r3, [r7, #4]
    efec:	601a      	str	r2, [r3, #0]
}
    efee:	f107 0714 	add.w	r7, r7, #20
    eff2:	46bd      	mov	sp, r7
    eff4:	bc80      	pop	{r7}
    eff6:	4770      	bx	lr

0000eff8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    eff8:	b480      	push	{r7}
    effa:	b085      	sub	sp, #20
    effc:	af00      	add	r7, sp, #0
    effe:	6078      	str	r0, [r7, #4]
    f000:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    f002:	683b      	ldr	r3, [r7, #0]
    f004:	681b      	ldr	r3, [r3, #0]
    f006:	60fb      	str	r3, [r7, #12]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    f008:	68fb      	ldr	r3, [r7, #12]
    f00a:	f1b3 3fff 	cmp.w	r3, #4294967295
    f00e:	d103      	bne.n	f018 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    f010:	687b      	ldr	r3, [r7, #4]
    f012:	691b      	ldr	r3, [r3, #16]
    f014:	60bb      	str	r3, [r7, #8]
    f016:	e00d      	b.n	f034 <vListInsert+0x3c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
    f018:	687b      	ldr	r3, [r7, #4]
    f01a:	f103 0308 	add.w	r3, r3, #8
    f01e:	60bb      	str	r3, [r7, #8]
    f020:	e002      	b.n	f028 <vListInsert+0x30>
    f022:	68bb      	ldr	r3, [r7, #8]
    f024:	685b      	ldr	r3, [r3, #4]
    f026:	60bb      	str	r3, [r7, #8]
    f028:	68bb      	ldr	r3, [r7, #8]
    f02a:	685b      	ldr	r3, [r3, #4]
    f02c:	681a      	ldr	r2, [r3, #0]
    f02e:	68fb      	ldr	r3, [r7, #12]
    f030:	429a      	cmp	r2, r3
    f032:	d9f6      	bls.n	f022 <vListInsert+0x2a>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    f034:	68bb      	ldr	r3, [r7, #8]
    f036:	685a      	ldr	r2, [r3, #4]
    f038:	683b      	ldr	r3, [r7, #0]
    f03a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    f03c:	683b      	ldr	r3, [r7, #0]
    f03e:	685b      	ldr	r3, [r3, #4]
    f040:	683a      	ldr	r2, [r7, #0]
    f042:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    f044:	683b      	ldr	r3, [r7, #0]
    f046:	68ba      	ldr	r2, [r7, #8]
    f048:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    f04a:	68bb      	ldr	r3, [r7, #8]
    f04c:	683a      	ldr	r2, [r7, #0]
    f04e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
    f050:	683b      	ldr	r3, [r7, #0]
    f052:	687a      	ldr	r2, [r7, #4]
    f054:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    f056:	687b      	ldr	r3, [r7, #4]
    f058:	681b      	ldr	r3, [r3, #0]
    f05a:	f103 0201 	add.w	r2, r3, #1
    f05e:	687b      	ldr	r3, [r7, #4]
    f060:	601a      	str	r2, [r3, #0]
}
    f062:	f107 0714 	add.w	r7, r7, #20
    f066:	46bd      	mov	sp, r7
    f068:	bc80      	pop	{r7}
    f06a:	4770      	bx	lr

0000f06c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    f06c:	b480      	push	{r7}
    f06e:	b085      	sub	sp, #20
    f070:	af00      	add	r7, sp, #0
    f072:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
    f074:	687b      	ldr	r3, [r7, #4]
    f076:	691b      	ldr	r3, [r3, #16]
    f078:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    f07a:	687b      	ldr	r3, [r7, #4]
    f07c:	685b      	ldr	r3, [r3, #4]
    f07e:	687a      	ldr	r2, [r7, #4]
    f080:	6892      	ldr	r2, [r2, #8]
    f082:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    f084:	687b      	ldr	r3, [r7, #4]
    f086:	689b      	ldr	r3, [r3, #8]
    f088:	687a      	ldr	r2, [r7, #4]
    f08a:	6852      	ldr	r2, [r2, #4]
    f08c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    f08e:	68fb      	ldr	r3, [r7, #12]
    f090:	685a      	ldr	r2, [r3, #4]
    f092:	687b      	ldr	r3, [r7, #4]
    f094:	429a      	cmp	r2, r3
    f096:	d103      	bne.n	f0a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    f098:	687b      	ldr	r3, [r7, #4]
    f09a:	689a      	ldr	r2, [r3, #8]
    f09c:	68fb      	ldr	r3, [r7, #12]
    f09e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
    f0a0:	687b      	ldr	r3, [r7, #4]
    f0a2:	f04f 0200 	mov.w	r2, #0
    f0a6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    f0a8:	68fb      	ldr	r3, [r7, #12]
    f0aa:	681b      	ldr	r3, [r3, #0]
    f0ac:	f103 32ff 	add.w	r2, r3, #4294967295
    f0b0:	68fb      	ldr	r3, [r7, #12]
    f0b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    f0b4:	68fb      	ldr	r3, [r7, #12]
    f0b6:	681b      	ldr	r3, [r3, #0]
}
    f0b8:	4618      	mov	r0, r3
    f0ba:	f107 0714 	add.w	r7, r7, #20
    f0be:	46bd      	mov	sp, r7
    f0c0:	bc80      	pop	{r7}
    f0c2:	4770      	bx	lr

0000f0c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    f0c4:	b580      	push	{r7, lr}
    f0c6:	b084      	sub	sp, #16
    f0c8:	af00      	add	r7, sp, #0
    f0ca:	6078      	str	r0, [r7, #4]
    f0cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
    f0ce:	687b      	ldr	r3, [r7, #4]
    f0d0:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
    f0d2:	68bb      	ldr	r3, [r7, #8]
    f0d4:	2b00      	cmp	r3, #0
    f0d6:	d109      	bne.n	f0ec <xQueueGenericReset+0x28>
    f0d8:	f04f 0328 	mov.w	r3, #40	; 0x28
    f0dc:	f383 8811 	msr	BASEPRI, r3
    f0e0:	f3bf 8f6f 	isb	sy
    f0e4:	f3bf 8f4f 	dsb	sy
    f0e8:	60fb      	str	r3, [r7, #12]
    f0ea:	e7fe      	b.n	f0ea <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
    f0ec:	f004 fffc 	bl	140e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f0f0:	68bb      	ldr	r3, [r7, #8]
    f0f2:	681a      	ldr	r2, [r3, #0]
    f0f4:	68bb      	ldr	r3, [r7, #8]
    f0f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f0f8:	68b9      	ldr	r1, [r7, #8]
    f0fa:	6c09      	ldr	r1, [r1, #64]	; 0x40
    f0fc:	fb01 f303 	mul.w	r3, r1, r3
    f100:	441a      	add	r2, r3
    f102:	68bb      	ldr	r3, [r7, #8]
    f104:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    f106:	68bb      	ldr	r3, [r7, #8]
    f108:	f04f 0200 	mov.w	r2, #0
    f10c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    f10e:	68bb      	ldr	r3, [r7, #8]
    f110:	681a      	ldr	r2, [r3, #0]
    f112:	68bb      	ldr	r3, [r7, #8]
    f114:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f116:	68bb      	ldr	r3, [r7, #8]
    f118:	681a      	ldr	r2, [r3, #0]
    f11a:	68bb      	ldr	r3, [r7, #8]
    f11c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f11e:	f103 33ff 	add.w	r3, r3, #4294967295
    f122:	68b9      	ldr	r1, [r7, #8]
    f124:	6c09      	ldr	r1, [r1, #64]	; 0x40
    f126:	fb01 f303 	mul.w	r3, r1, r3
    f12a:	441a      	add	r2, r3
    f12c:	68bb      	ldr	r3, [r7, #8]
    f12e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    f130:	68bb      	ldr	r3, [r7, #8]
    f132:	f04f 32ff 	mov.w	r2, #4294967295
    f136:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
    f13a:	68bb      	ldr	r3, [r7, #8]
    f13c:	f04f 32ff 	mov.w	r2, #4294967295
    f140:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
    f144:	683b      	ldr	r3, [r7, #0]
    f146:	2b00      	cmp	r3, #0
    f148:	d118      	bne.n	f17c <xQueueGenericReset+0xb8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    f14a:	68bb      	ldr	r3, [r7, #8]
    f14c:	691b      	ldr	r3, [r3, #16]
    f14e:	2b00      	cmp	r3, #0
    f150:	d021      	beq.n	f196 <xQueueGenericReset+0xd2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    f152:	68bb      	ldr	r3, [r7, #8]
    f154:	f103 0310 	add.w	r3, r3, #16
    f158:	4618      	mov	r0, r3
    f15a:	f002 fd37 	bl	11bcc <xTaskRemoveFromEventList>
    f15e:	4603      	mov	r3, r0
    f160:	2b00      	cmp	r3, #0
    f162:	d01a      	beq.n	f19a <xQueueGenericReset+0xd6>
				{
					queueYIELD_IF_USING_PREEMPTION();
    f164:	f64e 5304 	movw	r3, #60676	; 0xed04
    f168:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f16c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f170:	601a      	str	r2, [r3, #0]
    f172:	f3bf 8f4f 	dsb	sy
    f176:	f3bf 8f6f 	isb	sy
    f17a:	e00f      	b.n	f19c <xQueueGenericReset+0xd8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    f17c:	68bb      	ldr	r3, [r7, #8]
    f17e:	f103 0310 	add.w	r3, r3, #16
    f182:	4618      	mov	r0, r3
    f184:	f7ff fee2 	bl	ef4c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    f188:	68bb      	ldr	r3, [r7, #8]
    f18a:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f18e:	4618      	mov	r0, r3
    f190:	f7ff fedc 	bl	ef4c <vListInitialise>
    f194:	e002      	b.n	f19c <xQueueGenericReset+0xd8>
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
				{
					queueYIELD_IF_USING_PREEMPTION();
    f196:	bf00      	nop
    f198:	e000      	b.n	f19c <xQueueGenericReset+0xd8>
    f19a:	bf00      	nop
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
		}
	}
	taskEXIT_CRITICAL();
    f19c:	f004 ffdc 	bl	14158 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    f1a0:	f04f 0301 	mov.w	r3, #1
}
    f1a4:	4618      	mov	r0, r3
    f1a6:	f107 0710 	add.w	r7, r7, #16
    f1aa:	46bd      	mov	sp, r7
    f1ac:	bd80      	pop	{r7, pc}
    f1ae:	bf00      	nop

0000f1b0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    f1b0:	b580      	push	{r7, lr}
    f1b2:	b08a      	sub	sp, #40	; 0x28
    f1b4:	af02      	add	r7, sp, #8
    f1b6:	60f8      	str	r0, [r7, #12]
    f1b8:	60b9      	str	r1, [r7, #8]
    f1ba:	4613      	mov	r3, r2
    f1bc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    f1be:	68fb      	ldr	r3, [r7, #12]
    f1c0:	2b00      	cmp	r3, #0
    f1c2:	d109      	bne.n	f1d8 <xQueueGenericCreate+0x28>
    f1c4:	f04f 0328 	mov.w	r3, #40	; 0x28
    f1c8:	f383 8811 	msr	BASEPRI, r3
    f1cc:	f3bf 8f6f 	isb	sy
    f1d0:	f3bf 8f4f 	dsb	sy
    f1d4:	61fb      	str	r3, [r7, #28]
    f1d6:	e7fe      	b.n	f1d6 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
    f1d8:	68bb      	ldr	r3, [r7, #8]
    f1da:	2b00      	cmp	r3, #0
    f1dc:	d103      	bne.n	f1e6 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    f1de:	f04f 0300 	mov.w	r3, #0
    f1e2:	617b      	str	r3, [r7, #20]
    f1e4:	e004      	b.n	f1f0 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    f1e6:	68fb      	ldr	r3, [r7, #12]
    f1e8:	68ba      	ldr	r2, [r7, #8]
    f1ea:	fb02 f303 	mul.w	r3, r2, r3
    f1ee:	617b      	str	r3, [r7, #20]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
    f1f0:	697b      	ldr	r3, [r7, #20]
    f1f2:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f1f6:	4618      	mov	r0, r3
    f1f8:	f004 fcfa 	bl	13bf0 <pvPortMalloc>
    f1fc:	4603      	mov	r3, r0
    f1fe:	613b      	str	r3, [r7, #16]

		if( pxNewQueue != NULL )
    f200:	693b      	ldr	r3, [r7, #16]
    f202:	2b00      	cmp	r3, #0
    f204:	d00d      	beq.n	f222 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
    f206:	693b      	ldr	r3, [r7, #16]
    f208:	61bb      	str	r3, [r7, #24]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f20a:	69bb      	ldr	r3, [r7, #24]
    f20c:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f210:	61bb      	str	r3, [r7, #24]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    f212:	79fb      	ldrb	r3, [r7, #7]
    f214:	693a      	ldr	r2, [r7, #16]
    f216:	9200      	str	r2, [sp, #0]
    f218:	68f8      	ldr	r0, [r7, #12]
    f21a:	68b9      	ldr	r1, [r7, #8]
    f21c:	69ba      	ldr	r2, [r7, #24]
    f21e:	f000 f807 	bl	f230 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
    f222:	693b      	ldr	r3, [r7, #16]
	}
    f224:	4618      	mov	r0, r3
    f226:	f107 0720 	add.w	r7, r7, #32
    f22a:	46bd      	mov	sp, r7
    f22c:	bd80      	pop	{r7, pc}
    f22e:	bf00      	nop

0000f230 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    f230:	b580      	push	{r7, lr}
    f232:	b084      	sub	sp, #16
    f234:	af00      	add	r7, sp, #0
    f236:	60f8      	str	r0, [r7, #12]
    f238:	60b9      	str	r1, [r7, #8]
    f23a:	607a      	str	r2, [r7, #4]
    f23c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    f23e:	68bb      	ldr	r3, [r7, #8]
    f240:	2b00      	cmp	r3, #0
    f242:	d103      	bne.n	f24c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    f244:	69ba      	ldr	r2, [r7, #24]
    f246:	69bb      	ldr	r3, [r7, #24]
    f248:	601a      	str	r2, [r3, #0]
    f24a:	e002      	b.n	f252 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    f24c:	687a      	ldr	r2, [r7, #4]
    f24e:	69bb      	ldr	r3, [r7, #24]
    f250:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    f252:	69bb      	ldr	r3, [r7, #24]
    f254:	68fa      	ldr	r2, [r7, #12]
    f256:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    f258:	69bb      	ldr	r3, [r7, #24]
    f25a:	68ba      	ldr	r2, [r7, #8]
    f25c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    f25e:	69b8      	ldr	r0, [r7, #24]
    f260:	f04f 0101 	mov.w	r1, #1
    f264:	f7ff ff2e 	bl	f0c4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
    f268:	69bb      	ldr	r3, [r7, #24]
    f26a:	78fa      	ldrb	r2, [r7, #3]
    f26c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
    f270:	f107 0710 	add.w	r7, r7, #16
    f274:	46bd      	mov	sp, r7
    f276:	bd80      	pop	{r7, pc}

0000f278 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
    f278:	b580      	push	{r7, lr}
    f27a:	b082      	sub	sp, #8
    f27c:	af00      	add	r7, sp, #0
    f27e:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
    f280:	687b      	ldr	r3, [r7, #4]
    f282:	2b00      	cmp	r3, #0
    f284:	d014      	beq.n	f2b0 <prvInitialiseMutex+0x38>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
    f286:	687b      	ldr	r3, [r7, #4]
    f288:	f04f 0200 	mov.w	r2, #0
    f28c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    f28e:	687b      	ldr	r3, [r7, #4]
    f290:	f04f 0200 	mov.w	r2, #0
    f294:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
    f296:	687b      	ldr	r3, [r7, #4]
    f298:	f04f 0200 	mov.w	r2, #0
    f29c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    f29e:	6878      	ldr	r0, [r7, #4]
    f2a0:	f04f 0100 	mov.w	r1, #0
    f2a4:	f04f 0200 	mov.w	r2, #0
    f2a8:	f04f 0300 	mov.w	r3, #0
    f2ac:	f000 f894 	bl	f3d8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
    f2b0:	f107 0708 	add.w	r7, r7, #8
    f2b4:	46bd      	mov	sp, r7
    f2b6:	bd80      	pop	{r7, pc}

0000f2b8 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    f2b8:	b580      	push	{r7, lr}
    f2ba:	b086      	sub	sp, #24
    f2bc:	af00      	add	r7, sp, #0
    f2be:	4603      	mov	r3, r0
    f2c0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
    f2c2:	f04f 0301 	mov.w	r3, #1
    f2c6:	613b      	str	r3, [r7, #16]
    f2c8:	f04f 0300 	mov.w	r3, #0
    f2cc:	617b      	str	r3, [r7, #20]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
    f2ce:	79fb      	ldrb	r3, [r7, #7]
    f2d0:	6938      	ldr	r0, [r7, #16]
    f2d2:	6979      	ldr	r1, [r7, #20]
    f2d4:	461a      	mov	r2, r3
    f2d6:	f7ff ff6b 	bl	f1b0 <xQueueGenericCreate>
    f2da:	4603      	mov	r3, r0
    f2dc:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
    f2de:	68f8      	ldr	r0, [r7, #12]
    f2e0:	f7ff ffca 	bl	f278 <prvInitialiseMutex>

		return xNewQueue;
    f2e4:	68fb      	ldr	r3, [r7, #12]
	}
    f2e6:	4618      	mov	r0, r3
    f2e8:	f107 0718 	add.w	r7, r7, #24
    f2ec:	46bd      	mov	sp, r7
    f2ee:	bd80      	pop	{r7, pc}

0000f2f0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    f2f0:	b590      	push	{r4, r7, lr}
    f2f2:	b087      	sub	sp, #28
    f2f4:	af00      	add	r7, sp, #0
    f2f6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f2f8:	687b      	ldr	r3, [r7, #4]
    f2fa:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f2fc:	693b      	ldr	r3, [r7, #16]
    f2fe:	2b00      	cmp	r3, #0
    f300:	d109      	bne.n	f316 <xQueueGiveMutexRecursive+0x26>
    f302:	f04f 0328 	mov.w	r3, #40	; 0x28
    f306:	f383 8811 	msr	BASEPRI, r3
    f30a:	f3bf 8f6f 	isb	sy
    f30e:	f3bf 8f4f 	dsb	sy
    f312:	617b      	str	r3, [r7, #20]
    f314:	e7fe      	b.n	f314 <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f316:	693b      	ldr	r3, [r7, #16]
    f318:	689c      	ldr	r4, [r3, #8]
    f31a:	f002 ffed 	bl	122f8 <xTaskGetCurrentTaskHandle>
    f31e:	4603      	mov	r3, r0
    f320:	429c      	cmp	r4, r3
    f322:	d116      	bne.n	f352 <xQueueGiveMutexRecursive+0x62>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
    f324:	693b      	ldr	r3, [r7, #16]
    f326:	68db      	ldr	r3, [r3, #12]
    f328:	f103 32ff 	add.w	r2, r3, #4294967295
    f32c:	693b      	ldr	r3, [r7, #16]
    f32e:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    f330:	693b      	ldr	r3, [r7, #16]
    f332:	68db      	ldr	r3, [r3, #12]
    f334:	2b00      	cmp	r3, #0
    f336:	d108      	bne.n	f34a <xQueueGiveMutexRecursive+0x5a>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    f338:	6938      	ldr	r0, [r7, #16]
    f33a:	f04f 0100 	mov.w	r1, #0
    f33e:	f04f 0200 	mov.w	r2, #0
    f342:	f04f 0300 	mov.w	r3, #0
    f346:	f000 f847 	bl	f3d8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    f34a:	f04f 0301 	mov.w	r3, #1
    f34e:	60fb      	str	r3, [r7, #12]
    f350:	e002      	b.n	f358 <xQueueGiveMutexRecursive+0x68>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    f352:	f04f 0300 	mov.w	r3, #0
    f356:	60fb      	str	r3, [r7, #12]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    f358:	68fb      	ldr	r3, [r7, #12]
	}
    f35a:	4618      	mov	r0, r3
    f35c:	f107 071c 	add.w	r7, r7, #28
    f360:	46bd      	mov	sp, r7
    f362:	bd90      	pop	{r4, r7, pc}

0000f364 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    f364:	b590      	push	{r4, r7, lr}
    f366:	b087      	sub	sp, #28
    f368:	af00      	add	r7, sp, #0
    f36a:	6078      	str	r0, [r7, #4]
    f36c:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f36e:	687b      	ldr	r3, [r7, #4]
    f370:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f372:	693b      	ldr	r3, [r7, #16]
    f374:	2b00      	cmp	r3, #0
    f376:	d109      	bne.n	f38c <xQueueTakeMutexRecursive+0x28>
    f378:	f04f 0328 	mov.w	r3, #40	; 0x28
    f37c:	f383 8811 	msr	BASEPRI, r3
    f380:	f3bf 8f6f 	isb	sy
    f384:	f3bf 8f4f 	dsb	sy
    f388:	617b      	str	r3, [r7, #20]
    f38a:	e7fe      	b.n	f38a <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f38c:	693b      	ldr	r3, [r7, #16]
    f38e:	689c      	ldr	r4, [r3, #8]
    f390:	f002 ffb2 	bl	122f8 <xTaskGetCurrentTaskHandle>
    f394:	4603      	mov	r3, r0
    f396:	429c      	cmp	r4, r3
    f398:	d109      	bne.n	f3ae <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f39a:	693b      	ldr	r3, [r7, #16]
    f39c:	68db      	ldr	r3, [r3, #12]
    f39e:	f103 0201 	add.w	r2, r3, #1
    f3a2:	693b      	ldr	r3, [r7, #16]
    f3a4:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
    f3a6:	f04f 0301 	mov.w	r3, #1
    f3aa:	60fb      	str	r3, [r7, #12]
    f3ac:	e00e      	b.n	f3cc <xQueueTakeMutexRecursive+0x68>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
    f3ae:	6938      	ldr	r0, [r7, #16]
    f3b0:	6839      	ldr	r1, [r7, #0]
    f3b2:	f000 fb57 	bl	fa64 <xQueueSemaphoreTake>
    f3b6:	4603      	mov	r3, r0
    f3b8:	60fb      	str	r3, [r7, #12]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
    f3ba:	68fb      	ldr	r3, [r7, #12]
    f3bc:	2b00      	cmp	r3, #0
    f3be:	d005      	beq.n	f3cc <xQueueTakeMutexRecursive+0x68>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f3c0:	693b      	ldr	r3, [r7, #16]
    f3c2:	68db      	ldr	r3, [r3, #12]
    f3c4:	f103 0201 	add.w	r2, r3, #1
    f3c8:	693b      	ldr	r3, [r7, #16]
    f3ca:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    f3cc:	68fb      	ldr	r3, [r7, #12]
	}
    f3ce:	4618      	mov	r0, r3
    f3d0:	f107 071c 	add.w	r7, r7, #28
    f3d4:	46bd      	mov	sp, r7
    f3d6:	bd90      	pop	{r4, r7, pc}

0000f3d8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    f3d8:	b580      	push	{r7, lr}
    f3da:	b08e      	sub	sp, #56	; 0x38
    f3dc:	af00      	add	r7, sp, #0
    f3de:	60f8      	str	r0, [r7, #12]
    f3e0:	60b9      	str	r1, [r7, #8]
    f3e2:	607a      	str	r2, [r7, #4]
    f3e4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    f3e6:	f04f 0300 	mov.w	r3, #0
    f3ea:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f3ec:	68fb      	ldr	r3, [r7, #12]
    f3ee:	627b      	str	r3, [r7, #36]	; 0x24

	configASSERT( pxQueue );
    f3f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f3f2:	2b00      	cmp	r3, #0
    f3f4:	d109      	bne.n	f40a <xQueueGenericSend+0x32>
    f3f6:	f04f 0328 	mov.w	r3, #40	; 0x28
    f3fa:	f383 8811 	msr	BASEPRI, r3
    f3fe:	f3bf 8f6f 	isb	sy
    f402:	f3bf 8f4f 	dsb	sy
    f406:	62bb      	str	r3, [r7, #40]	; 0x28
    f408:	e7fe      	b.n	f408 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f40a:	68bb      	ldr	r3, [r7, #8]
    f40c:	2b00      	cmp	r3, #0
    f40e:	d103      	bne.n	f418 <xQueueGenericSend+0x40>
    f410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f414:	2b00      	cmp	r3, #0
    f416:	d102      	bne.n	f41e <xQueueGenericSend+0x46>
    f418:	f04f 0301 	mov.w	r3, #1
    f41c:	e001      	b.n	f422 <xQueueGenericSend+0x4a>
    f41e:	f04f 0300 	mov.w	r3, #0
    f422:	2b00      	cmp	r3, #0
    f424:	d109      	bne.n	f43a <xQueueGenericSend+0x62>
    f426:	f04f 0328 	mov.w	r3, #40	; 0x28
    f42a:	f383 8811 	msr	BASEPRI, r3
    f42e:	f3bf 8f6f 	isb	sy
    f432:	f3bf 8f4f 	dsb	sy
    f436:	62fb      	str	r3, [r7, #44]	; 0x2c
    f438:	e7fe      	b.n	f438 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    f43a:	683b      	ldr	r3, [r7, #0]
    f43c:	2b02      	cmp	r3, #2
    f43e:	d103      	bne.n	f448 <xQueueGenericSend+0x70>
    f440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f444:	2b01      	cmp	r3, #1
    f446:	d102      	bne.n	f44e <xQueueGenericSend+0x76>
    f448:	f04f 0301 	mov.w	r3, #1
    f44c:	e001      	b.n	f452 <xQueueGenericSend+0x7a>
    f44e:	f04f 0300 	mov.w	r3, #0
    f452:	2b00      	cmp	r3, #0
    f454:	d109      	bne.n	f46a <xQueueGenericSend+0x92>
    f456:	f04f 0328 	mov.w	r3, #40	; 0x28
    f45a:	f383 8811 	msr	BASEPRI, r3
    f45e:	f3bf 8f6f 	isb	sy
    f462:	f3bf 8f4f 	dsb	sy
    f466:	633b      	str	r3, [r7, #48]	; 0x30
    f468:	e7fe      	b.n	f468 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f46a:	f002 ff55 	bl	12318 <xTaskGetSchedulerState>
    f46e:	4603      	mov	r3, r0
    f470:	2b00      	cmp	r3, #0
    f472:	d102      	bne.n	f47a <xQueueGenericSend+0xa2>
    f474:	687b      	ldr	r3, [r7, #4]
    f476:	2b00      	cmp	r3, #0
    f478:	d102      	bne.n	f480 <xQueueGenericSend+0xa8>
    f47a:	f04f 0301 	mov.w	r3, #1
    f47e:	e001      	b.n	f484 <xQueueGenericSend+0xac>
    f480:	f04f 0300 	mov.w	r3, #0
    f484:	2b00      	cmp	r3, #0
    f486:	d10a      	bne.n	f49e <xQueueGenericSend+0xc6>
    f488:	f04f 0328 	mov.w	r3, #40	; 0x28
    f48c:	f383 8811 	msr	BASEPRI, r3
    f490:	f3bf 8f6f 	isb	sy
    f494:	f3bf 8f4f 	dsb	sy
    f498:	637b      	str	r3, [r7, #52]	; 0x34
    f49a:	e7fe      	b.n	f49a <xQueueGenericSend+0xc2>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f49c:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    f49e:	f004 fe23 	bl	140e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f4a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f4a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    f4a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f4a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f4aa:	429a      	cmp	r2, r3
    f4ac:	d302      	bcc.n	f4b4 <xQueueGenericSend+0xdc>
    f4ae:	683b      	ldr	r3, [r7, #0]
    f4b0:	2b02      	cmp	r3, #2
    f4b2:	d134      	bne.n	f51e <xQueueGenericSend+0x146>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    f4b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f4b6:	68b9      	ldr	r1, [r7, #8]
    f4b8:	683a      	ldr	r2, [r7, #0]
    f4ba:	f000 fe9d 	bl	101f8 <prvCopyDataToQueue>
    f4be:	4603      	mov	r3, r0
    f4c0:	623b      	str	r3, [r7, #32]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f4c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f4c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f4c6:	2b00      	cmp	r3, #0
    f4c8:	d014      	beq.n	f4f4 <xQueueGenericSend+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f4ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f4cc:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f4d0:	4618      	mov	r0, r3
    f4d2:	f002 fb7b 	bl	11bcc <xTaskRemoveFromEventList>
    f4d6:	4603      	mov	r3, r0
    f4d8:	2b00      	cmp	r3, #0
    f4da:	d01a      	beq.n	f512 <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f4dc:	f64e 5304 	movw	r3, #60676	; 0xed04
    f4e0:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f4e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f4e8:	601a      	str	r2, [r3, #0]
    f4ea:	f3bf 8f4f 	dsb	sy
    f4ee:	f3bf 8f6f 	isb	sy
    f4f2:	e00f      	b.n	f514 <xQueueGenericSend+0x13c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    f4f4:	6a3b      	ldr	r3, [r7, #32]
    f4f6:	2b00      	cmp	r3, #0
    f4f8:	d00c      	beq.n	f514 <xQueueGenericSend+0x13c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    f4fa:	f64e 5304 	movw	r3, #60676	; 0xed04
    f4fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f502:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f506:	601a      	str	r2, [r3, #0]
    f508:	f3bf 8f4f 	dsb	sy
    f50c:	f3bf 8f6f 	isb	sy
    f510:	e000      	b.n	f514 <xQueueGenericSend+0x13c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f512:	bf00      	nop
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    f514:	f004 fe20 	bl	14158 <vPortExitCritical>
				return pdPASS;
    f518:	f04f 0301 	mov.w	r3, #1
    f51c:	e06f      	b.n	f5fe <xQueueGenericSend+0x226>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    f51e:	687b      	ldr	r3, [r7, #4]
    f520:	2b00      	cmp	r3, #0
    f522:	d104      	bne.n	f52e <xQueueGenericSend+0x156>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    f524:	f004 fe18 	bl	14158 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    f528:	f04f 0300 	mov.w	r3, #0
    f52c:	e067      	b.n	f5fe <xQueueGenericSend+0x226>
				}
				else if( xEntryTimeSet == pdFALSE )
    f52e:	69fb      	ldr	r3, [r7, #28]
    f530:	2b00      	cmp	r3, #0
    f532:	d107      	bne.n	f544 <xQueueGenericSend+0x16c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    f534:	f107 0314 	add.w	r3, r7, #20
    f538:	4618      	mov	r0, r3
    f53a:	f002 fc57 	bl	11dec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    f53e:	f04f 0301 	mov.w	r3, #1
    f542:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    f544:	f004 fe08 	bl	14158 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    f548:	f001 feee 	bl	11328 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    f54c:	f004 fdcc 	bl	140e8 <vPortEnterCritical>
    f550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f552:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    f556:	b2db      	uxtb	r3, r3
    f558:	b25b      	sxtb	r3, r3
    f55a:	f1b3 3fff 	cmp.w	r3, #4294967295
    f55e:	d104      	bne.n	f56a <xQueueGenericSend+0x192>
    f560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f562:	f04f 0200 	mov.w	r2, #0
    f566:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    f56a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f56c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f570:	b2db      	uxtb	r3, r3
    f572:	b25b      	sxtb	r3, r3
    f574:	f1b3 3fff 	cmp.w	r3, #4294967295
    f578:	d104      	bne.n	f584 <xQueueGenericSend+0x1ac>
    f57a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f57c:	f04f 0200 	mov.w	r2, #0
    f580:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f584:	f004 fde8 	bl	14158 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    f588:	f107 0214 	add.w	r2, r7, #20
    f58c:	f107 0304 	add.w	r3, r7, #4
    f590:	4610      	mov	r0, r2
    f592:	4619      	mov	r1, r3
    f594:	f002 fc42 	bl	11e1c <xTaskCheckForTimeOut>
    f598:	4603      	mov	r3, r0
    f59a:	2b00      	cmp	r3, #0
    f59c:	d128      	bne.n	f5f0 <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    f59e:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f5a0:	f000 ff60 	bl	10464 <prvIsQueueFull>
    f5a4:	4603      	mov	r3, r0
    f5a6:	2b00      	cmp	r3, #0
    f5a8:	d01c      	beq.n	f5e4 <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    f5aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f5ac:	f103 0210 	add.w	r2, r3, #16
    f5b0:	687b      	ldr	r3, [r7, #4]
    f5b2:	4610      	mov	r0, r2
    f5b4:	4619      	mov	r1, r3
    f5b6:	f002 fa75 	bl	11aa4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    f5ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f5bc:	f000 febc 	bl	10338 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    f5c0:	f001 fec4 	bl	1134c <xTaskResumeAll>
    f5c4:	4603      	mov	r3, r0
    f5c6:	2b00      	cmp	r3, #0
    f5c8:	f47f af68 	bne.w	f49c <xQueueGenericSend+0xc4>
				{
					portYIELD_WITHIN_API();
    f5cc:	f64e 5304 	movw	r3, #60676	; 0xed04
    f5d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f5d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f5d8:	601a      	str	r2, [r3, #0]
    f5da:	f3bf 8f4f 	dsb	sy
    f5de:	f3bf 8f6f 	isb	sy
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f5e2:	e75c      	b.n	f49e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    f5e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f5e6:	f000 fea7 	bl	10338 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    f5ea:	f001 feaf 	bl	1134c <xTaskResumeAll>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f5ee:	e756      	b.n	f49e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    f5f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f5f2:	f000 fea1 	bl	10338 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    f5f6:	f001 fea9 	bl	1134c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    f5fa:	f04f 0300 	mov.w	r3, #0
		}
	} /*lint -restore */
}
    f5fe:	4618      	mov	r0, r3
    f600:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f604:	46bd      	mov	sp, r7
    f606:	bd80      	pop	{r7, pc}

0000f608 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    f608:	b580      	push	{r7, lr}
    f60a:	b08e      	sub	sp, #56	; 0x38
    f60c:	af00      	add	r7, sp, #0
    f60e:	60f8      	str	r0, [r7, #12]
    f610:	60b9      	str	r1, [r7, #8]
    f612:	607a      	str	r2, [r7, #4]
    f614:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    f616:	68fb      	ldr	r3, [r7, #12]
    f618:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    f61a:	69bb      	ldr	r3, [r7, #24]
    f61c:	2b00      	cmp	r3, #0
    f61e:	d109      	bne.n	f634 <xQueueGenericSendFromISR+0x2c>
    f620:	f04f 0328 	mov.w	r3, #40	; 0x28
    f624:	f383 8811 	msr	BASEPRI, r3
    f628:	f3bf 8f6f 	isb	sy
    f62c:	f3bf 8f4f 	dsb	sy
    f630:	623b      	str	r3, [r7, #32]
    f632:	e7fe      	b.n	f632 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f634:	68bb      	ldr	r3, [r7, #8]
    f636:	2b00      	cmp	r3, #0
    f638:	d103      	bne.n	f642 <xQueueGenericSendFromISR+0x3a>
    f63a:	69bb      	ldr	r3, [r7, #24]
    f63c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f63e:	2b00      	cmp	r3, #0
    f640:	d102      	bne.n	f648 <xQueueGenericSendFromISR+0x40>
    f642:	f04f 0301 	mov.w	r3, #1
    f646:	e001      	b.n	f64c <xQueueGenericSendFromISR+0x44>
    f648:	f04f 0300 	mov.w	r3, #0
    f64c:	2b00      	cmp	r3, #0
    f64e:	d109      	bne.n	f664 <xQueueGenericSendFromISR+0x5c>
    f650:	f04f 0328 	mov.w	r3, #40	; 0x28
    f654:	f383 8811 	msr	BASEPRI, r3
    f658:	f3bf 8f6f 	isb	sy
    f65c:	f3bf 8f4f 	dsb	sy
    f660:	627b      	str	r3, [r7, #36]	; 0x24
    f662:	e7fe      	b.n	f662 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    f664:	683b      	ldr	r3, [r7, #0]
    f666:	2b02      	cmp	r3, #2
    f668:	d103      	bne.n	f672 <xQueueGenericSendFromISR+0x6a>
    f66a:	69bb      	ldr	r3, [r7, #24]
    f66c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f66e:	2b01      	cmp	r3, #1
    f670:	d102      	bne.n	f678 <xQueueGenericSendFromISR+0x70>
    f672:	f04f 0301 	mov.w	r3, #1
    f676:	e001      	b.n	f67c <xQueueGenericSendFromISR+0x74>
    f678:	f04f 0300 	mov.w	r3, #0
    f67c:	2b00      	cmp	r3, #0
    f67e:	d109      	bne.n	f694 <xQueueGenericSendFromISR+0x8c>
    f680:	f04f 0328 	mov.w	r3, #40	; 0x28
    f684:	f383 8811 	msr	BASEPRI, r3
    f688:	f3bf 8f6f 	isb	sy
    f68c:	f3bf 8f4f 	dsb	sy
    f690:	62bb      	str	r3, [r7, #40]	; 0x28
    f692:	e7fe      	b.n	f692 <xQueueGenericSendFromISR+0x8a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    f694:	f004 fe0c 	bl	142b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    f698:	f3ef 8211 	mrs	r2, BASEPRI
    f69c:	f04f 0328 	mov.w	r3, #40	; 0x28
    f6a0:	f383 8811 	msr	BASEPRI, r3
    f6a4:	f3bf 8f6f 	isb	sy
    f6a8:	f3bf 8f4f 	dsb	sy
    f6ac:	633a      	str	r2, [r7, #48]	; 0x30
    f6ae:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    f6b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    f6b2:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f6b4:	69bb      	ldr	r3, [r7, #24]
    f6b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    f6b8:	69bb      	ldr	r3, [r7, #24]
    f6ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f6bc:	429a      	cmp	r2, r3
    f6be:	d302      	bcc.n	f6c6 <xQueueGenericSendFromISR+0xbe>
    f6c0:	683b      	ldr	r3, [r7, #0]
    f6c2:	2b02      	cmp	r3, #2
    f6c4:	d134      	bne.n	f730 <xQueueGenericSendFromISR+0x128>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    f6c6:	69bb      	ldr	r3, [r7, #24]
    f6c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f6cc:	77fb      	strb	r3, [r7, #31]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    f6ce:	69b8      	ldr	r0, [r7, #24]
    f6d0:	68b9      	ldr	r1, [r7, #8]
    f6d2:	683a      	ldr	r2, [r7, #0]
    f6d4:	f000 fd90 	bl	101f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    f6d8:	f997 301f 	ldrsb.w	r3, [r7, #31]
    f6dc:	f1b3 3fff 	cmp.w	r3, #4294967295
    f6e0:	d114      	bne.n	f70c <xQueueGenericSendFromISR+0x104>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f6e2:	69bb      	ldr	r3, [r7, #24]
    f6e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f6e6:	2b00      	cmp	r3, #0
    f6e8:	d019      	beq.n	f71e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f6ea:	69bb      	ldr	r3, [r7, #24]
    f6ec:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f6f0:	4618      	mov	r0, r3
    f6f2:	f002 fa6b 	bl	11bcc <xTaskRemoveFromEventList>
    f6f6:	4603      	mov	r3, r0
    f6f8:	2b00      	cmp	r3, #0
    f6fa:	d012      	beq.n	f722 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    f6fc:	687b      	ldr	r3, [r7, #4]
    f6fe:	2b00      	cmp	r3, #0
    f700:	d011      	beq.n	f726 <xQueueGenericSendFromISR+0x11e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f702:	687b      	ldr	r3, [r7, #4]
    f704:	f04f 0201 	mov.w	r2, #1
    f708:	601a      	str	r2, [r3, #0]
    f70a:	e00d      	b.n	f728 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    f70c:	7ffb      	ldrb	r3, [r7, #31]
    f70e:	f103 0301 	add.w	r3, r3, #1
    f712:	b2db      	uxtb	r3, r3
    f714:	461a      	mov	r2, r3
    f716:	69bb      	ldr	r3, [r7, #24]
    f718:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f71c:	e004      	b.n	f728 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f71e:	bf00      	nop
    f720:	e002      	b.n	f728 <xQueueGenericSendFromISR+0x120>
    f722:	bf00      	nop
    f724:	e000      	b.n	f728 <xQueueGenericSendFromISR+0x120>
    f726:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    f728:	f04f 0301 	mov.w	r3, #1
    f72c:	613b      	str	r3, [r7, #16]
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f72e:	e002      	b.n	f736 <xQueueGenericSendFromISR+0x12e>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    f730:	f04f 0300 	mov.w	r3, #0
    f734:	613b      	str	r3, [r7, #16]
    f736:	697b      	ldr	r3, [r7, #20]
    f738:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    f73a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    f73c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    f740:	693b      	ldr	r3, [r7, #16]
}
    f742:	4618      	mov	r0, r3
    f744:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f748:	46bd      	mov	sp, r7
    f74a:	bd80      	pop	{r7, pc}

0000f74c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    f74c:	b580      	push	{r7, lr}
    f74e:	b08e      	sub	sp, #56	; 0x38
    f750:	af00      	add	r7, sp, #0
    f752:	6078      	str	r0, [r7, #4]
    f754:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    f756:	687b      	ldr	r3, [r7, #4]
    f758:	617b      	str	r3, [r7, #20]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
    f75a:	697b      	ldr	r3, [r7, #20]
    f75c:	2b00      	cmp	r3, #0
    f75e:	d109      	bne.n	f774 <xQueueGiveFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    f760:	f04f 0328 	mov.w	r3, #40	; 0x28
    f764:	f383 8811 	msr	BASEPRI, r3
    f768:	f3bf 8f6f 	isb	sy
    f76c:	f3bf 8f4f 	dsb	sy
    f770:	623b      	str	r3, [r7, #32]
    f772:	e7fe      	b.n	f772 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    f774:	697b      	ldr	r3, [r7, #20]
    f776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f778:	2b00      	cmp	r3, #0
    f77a:	d009      	beq.n	f790 <xQueueGiveFromISR+0x44>
    f77c:	f04f 0328 	mov.w	r3, #40	; 0x28
    f780:	f383 8811 	msr	BASEPRI, r3
    f784:	f3bf 8f6f 	isb	sy
    f788:	f3bf 8f4f 	dsb	sy
    f78c:	627b      	str	r3, [r7, #36]	; 0x24
    f78e:	e7fe      	b.n	f78e <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
    f790:	697b      	ldr	r3, [r7, #20]
    f792:	681b      	ldr	r3, [r3, #0]
    f794:	2b00      	cmp	r3, #0
    f796:	d103      	bne.n	f7a0 <xQueueGiveFromISR+0x54>
    f798:	697b      	ldr	r3, [r7, #20]
    f79a:	689b      	ldr	r3, [r3, #8]
    f79c:	2b00      	cmp	r3, #0
    f79e:	d102      	bne.n	f7a6 <xQueueGiveFromISR+0x5a>
    f7a0:	f04f 0301 	mov.w	r3, #1
    f7a4:	e001      	b.n	f7aa <xQueueGiveFromISR+0x5e>
    f7a6:	f04f 0300 	mov.w	r3, #0
    f7aa:	2b00      	cmp	r3, #0
    f7ac:	d109      	bne.n	f7c2 <xQueueGiveFromISR+0x76>
    f7ae:	f04f 0328 	mov.w	r3, #40	; 0x28
    f7b2:	f383 8811 	msr	BASEPRI, r3
    f7b6:	f3bf 8f6f 	isb	sy
    f7ba:	f3bf 8f4f 	dsb	sy
    f7be:	62bb      	str	r3, [r7, #40]	; 0x28
    f7c0:	e7fe      	b.n	f7c0 <xQueueGiveFromISR+0x74>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    f7c2:	f004 fd75 	bl	142b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    f7c6:	f3ef 8211 	mrs	r2, BASEPRI
    f7ca:	f04f 0328 	mov.w	r3, #40	; 0x28
    f7ce:	f383 8811 	msr	BASEPRI, r3
    f7d2:	f3bf 8f6f 	isb	sy
    f7d6:	f3bf 8f4f 	dsb	sy
    f7da:	633a      	str	r2, [r7, #48]	; 0x30
    f7dc:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    f7de:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    f7e0:	613b      	str	r3, [r7, #16]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    f7e2:	697b      	ldr	r3, [r7, #20]
    f7e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    f7e6:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
    f7e8:	697b      	ldr	r3, [r7, #20]
    f7ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    f7ec:	69bb      	ldr	r3, [r7, #24]
    f7ee:	429a      	cmp	r2, r3
    f7f0:	d934      	bls.n	f85c <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    f7f2:	697b      	ldr	r3, [r7, #20]
    f7f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f7f8:	77fb      	strb	r3, [r7, #31]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    f7fa:	69bb      	ldr	r3, [r7, #24]
    f7fc:	f103 0201 	add.w	r2, r3, #1
    f800:	697b      	ldr	r3, [r7, #20]
    f802:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    f804:	f997 301f 	ldrsb.w	r3, [r7, #31]
    f808:	f1b3 3fff 	cmp.w	r3, #4294967295
    f80c:	d114      	bne.n	f838 <xQueueGiveFromISR+0xec>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f80e:	697b      	ldr	r3, [r7, #20]
    f810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f812:	2b00      	cmp	r3, #0
    f814:	d019      	beq.n	f84a <xQueueGiveFromISR+0xfe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f816:	697b      	ldr	r3, [r7, #20]
    f818:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f81c:	4618      	mov	r0, r3
    f81e:	f002 f9d5 	bl	11bcc <xTaskRemoveFromEventList>
    f822:	4603      	mov	r3, r0
    f824:	2b00      	cmp	r3, #0
    f826:	d012      	beq.n	f84e <xQueueGiveFromISR+0x102>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    f828:	683b      	ldr	r3, [r7, #0]
    f82a:	2b00      	cmp	r3, #0
    f82c:	d011      	beq.n	f852 <xQueueGiveFromISR+0x106>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f82e:	683b      	ldr	r3, [r7, #0]
    f830:	f04f 0201 	mov.w	r2, #1
    f834:	601a      	str	r2, [r3, #0]
    f836:	e00d      	b.n	f854 <xQueueGiveFromISR+0x108>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    f838:	7ffb      	ldrb	r3, [r7, #31]
    f83a:	f103 0301 	add.w	r3, r3, #1
    f83e:	b2db      	uxtb	r3, r3
    f840:	461a      	mov	r2, r3
    f842:	697b      	ldr	r3, [r7, #20]
    f844:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f848:	e004      	b.n	f854 <xQueueGiveFromISR+0x108>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f84a:	bf00      	nop
    f84c:	e002      	b.n	f854 <xQueueGiveFromISR+0x108>
    f84e:	bf00      	nop
    f850:	e000      	b.n	f854 <xQueueGiveFromISR+0x108>
    f852:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    f854:	f04f 0301 	mov.w	r3, #1
    f858:	60fb      	str	r3, [r7, #12]
    f85a:	e002      	b.n	f862 <xQueueGiveFromISR+0x116>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    f85c:	f04f 0300 	mov.w	r3, #0
    f860:	60fb      	str	r3, [r7, #12]
    f862:	693b      	ldr	r3, [r7, #16]
    f864:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    f866:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    f868:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    f86c:	68fb      	ldr	r3, [r7, #12]
}
    f86e:	4618      	mov	r0, r3
    f870:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f874:	46bd      	mov	sp, r7
    f876:	bd80      	pop	{r7, pc}

0000f878 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    f878:	b580      	push	{r7, lr}
    f87a:	b08c      	sub	sp, #48	; 0x30
    f87c:	af00      	add	r7, sp, #0
    f87e:	60f8      	str	r0, [r7, #12]
    f880:	60b9      	str	r1, [r7, #8]
    f882:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    f884:	f04f 0300 	mov.w	r3, #0
    f888:	61bb      	str	r3, [r7, #24]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f88a:	68fb      	ldr	r3, [r7, #12]
    f88c:	61fb      	str	r3, [r7, #28]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    f88e:	69fb      	ldr	r3, [r7, #28]
    f890:	2b00      	cmp	r3, #0
    f892:	d109      	bne.n	f8a8 <xQueueReceive+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    f894:	f04f 0328 	mov.w	r3, #40	; 0x28
    f898:	f383 8811 	msr	BASEPRI, r3
    f89c:	f3bf 8f6f 	isb	sy
    f8a0:	f3bf 8f4f 	dsb	sy
    f8a4:	627b      	str	r3, [r7, #36]	; 0x24
    f8a6:	e7fe      	b.n	f8a6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f8a8:	68bb      	ldr	r3, [r7, #8]
    f8aa:	2b00      	cmp	r3, #0
    f8ac:	d103      	bne.n	f8b6 <xQueueReceive+0x3e>
    f8ae:	69fb      	ldr	r3, [r7, #28]
    f8b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f8b2:	2b00      	cmp	r3, #0
    f8b4:	d102      	bne.n	f8bc <xQueueReceive+0x44>
    f8b6:	f04f 0301 	mov.w	r3, #1
    f8ba:	e001      	b.n	f8c0 <xQueueReceive+0x48>
    f8bc:	f04f 0300 	mov.w	r3, #0
    f8c0:	2b00      	cmp	r3, #0
    f8c2:	d109      	bne.n	f8d8 <xQueueReceive+0x60>
    f8c4:	f04f 0328 	mov.w	r3, #40	; 0x28
    f8c8:	f383 8811 	msr	BASEPRI, r3
    f8cc:	f3bf 8f6f 	isb	sy
    f8d0:	f3bf 8f4f 	dsb	sy
    f8d4:	62bb      	str	r3, [r7, #40]	; 0x28
    f8d6:	e7fe      	b.n	f8d6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f8d8:	f002 fd1e 	bl	12318 <xTaskGetSchedulerState>
    f8dc:	4603      	mov	r3, r0
    f8de:	2b00      	cmp	r3, #0
    f8e0:	d102      	bne.n	f8e8 <xQueueReceive+0x70>
    f8e2:	687b      	ldr	r3, [r7, #4]
    f8e4:	2b00      	cmp	r3, #0
    f8e6:	d102      	bne.n	f8ee <xQueueReceive+0x76>
    f8e8:	f04f 0301 	mov.w	r3, #1
    f8ec:	e001      	b.n	f8f2 <xQueueReceive+0x7a>
    f8ee:	f04f 0300 	mov.w	r3, #0
    f8f2:	2b00      	cmp	r3, #0
    f8f4:	d10c      	bne.n	f910 <xQueueReceive+0x98>
    f8f6:	f04f 0328 	mov.w	r3, #40	; 0x28
    f8fa:	f383 8811 	msr	BASEPRI, r3
    f8fe:	f3bf 8f6f 	isb	sy
    f902:	f3bf 8f4f 	dsb	sy
    f906:	62fb      	str	r3, [r7, #44]	; 0x2c
    f908:	e7fe      	b.n	f908 <xQueueReceive+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    f90a:	bf00      	nop
    f90c:	e000      	b.n	f910 <xQueueReceive+0x98>
    f90e:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    f910:	f004 fbea 	bl	140e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    f914:	69fb      	ldr	r3, [r7, #28]
    f916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    f918:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    f91a:	6a3b      	ldr	r3, [r7, #32]
    f91c:	2b00      	cmp	r3, #0
    f91e:	d025      	beq.n	f96c <xQueueReceive+0xf4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    f920:	69f8      	ldr	r0, [r7, #28]
    f922:	68b9      	ldr	r1, [r7, #8]
    f924:	f000 fce0 	bl	102e8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    f928:	6a3b      	ldr	r3, [r7, #32]
    f92a:	f103 32ff 	add.w	r2, r3, #4294967295
    f92e:	69fb      	ldr	r3, [r7, #28]
    f930:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    f932:	69fb      	ldr	r3, [r7, #28]
    f934:	691b      	ldr	r3, [r3, #16]
    f936:	2b00      	cmp	r3, #0
    f938:	d013      	beq.n	f962 <xQueueReceive+0xea>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    f93a:	69fb      	ldr	r3, [r7, #28]
    f93c:	f103 0310 	add.w	r3, r3, #16
    f940:	4618      	mov	r0, r3
    f942:	f002 f943 	bl	11bcc <xTaskRemoveFromEventList>
    f946:	4603      	mov	r3, r0
    f948:	2b00      	cmp	r3, #0
    f94a:	d00a      	beq.n	f962 <xQueueReceive+0xea>
					{
						queueYIELD_IF_USING_PREEMPTION();
    f94c:	f64e 5304 	movw	r3, #60676	; 0xed04
    f950:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f954:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f958:	601a      	str	r2, [r3, #0]
    f95a:	f3bf 8f4f 	dsb	sy
    f95e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    f962:	f004 fbf9 	bl	14158 <vPortExitCritical>
				return pdPASS;
    f966:	f04f 0301 	mov.w	r3, #1
    f96a:	e076      	b.n	fa5a <xQueueReceive+0x1e2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    f96c:	687b      	ldr	r3, [r7, #4]
    f96e:	2b00      	cmp	r3, #0
    f970:	d104      	bne.n	f97c <xQueueReceive+0x104>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    f972:	f004 fbf1 	bl	14158 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    f976:	f04f 0300 	mov.w	r3, #0
    f97a:	e06e      	b.n	fa5a <xQueueReceive+0x1e2>
				}
				else if( xEntryTimeSet == pdFALSE )
    f97c:	69bb      	ldr	r3, [r7, #24]
    f97e:	2b00      	cmp	r3, #0
    f980:	d107      	bne.n	f992 <xQueueReceive+0x11a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    f982:	f107 0310 	add.w	r3, r7, #16
    f986:	4618      	mov	r0, r3
    f988:	f002 fa30 	bl	11dec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    f98c:	f04f 0301 	mov.w	r3, #1
    f990:	61bb      	str	r3, [r7, #24]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    f992:	f004 fbe1 	bl	14158 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    f996:	f001 fcc7 	bl	11328 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    f99a:	f004 fba5 	bl	140e8 <vPortEnterCritical>
    f99e:	69fb      	ldr	r3, [r7, #28]
    f9a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    f9a4:	b2db      	uxtb	r3, r3
    f9a6:	b25b      	sxtb	r3, r3
    f9a8:	f1b3 3fff 	cmp.w	r3, #4294967295
    f9ac:	d104      	bne.n	f9b8 <xQueueReceive+0x140>
    f9ae:	69fb      	ldr	r3, [r7, #28]
    f9b0:	f04f 0200 	mov.w	r2, #0
    f9b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    f9b8:	69fb      	ldr	r3, [r7, #28]
    f9ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f9be:	b2db      	uxtb	r3, r3
    f9c0:	b25b      	sxtb	r3, r3
    f9c2:	f1b3 3fff 	cmp.w	r3, #4294967295
    f9c6:	d104      	bne.n	f9d2 <xQueueReceive+0x15a>
    f9c8:	69fb      	ldr	r3, [r7, #28]
    f9ca:	f04f 0200 	mov.w	r2, #0
    f9ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f9d2:	f004 fbc1 	bl	14158 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    f9d6:	f107 0210 	add.w	r2, r7, #16
    f9da:	f107 0304 	add.w	r3, r7, #4
    f9de:	4610      	mov	r0, r2
    f9e0:	4619      	mov	r1, r3
    f9e2:	f002 fa1b 	bl	11e1c <xTaskCheckForTimeOut>
    f9e6:	4603      	mov	r3, r0
    f9e8:	2b00      	cmp	r3, #0
    f9ea:	d128      	bne.n	fa3e <xQueueReceive+0x1c6>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    f9ec:	69f8      	ldr	r0, [r7, #28]
    f9ee:	f000 fcf9 	bl	103e4 <prvIsQueueEmpty>
    f9f2:	4603      	mov	r3, r0
    f9f4:	2b00      	cmp	r3, #0
    f9f6:	d01c      	beq.n	fa32 <xQueueReceive+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    f9f8:	69fb      	ldr	r3, [r7, #28]
    f9fa:	f103 0224 	add.w	r2, r3, #36	; 0x24
    f9fe:	687b      	ldr	r3, [r7, #4]
    fa00:	4610      	mov	r0, r2
    fa02:	4619      	mov	r1, r3
    fa04:	f002 f84e 	bl	11aa4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fa08:	69f8      	ldr	r0, [r7, #28]
    fa0a:	f000 fc95 	bl	10338 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    fa0e:	f001 fc9d 	bl	1134c <xTaskResumeAll>
    fa12:	4603      	mov	r3, r0
    fa14:	2b00      	cmp	r3, #0
    fa16:	f47f af78 	bne.w	f90a <xQueueReceive+0x92>
				{
					portYIELD_WITHIN_API();
    fa1a:	f64e 5304 	movw	r3, #60676	; 0xed04
    fa1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fa22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fa26:	601a      	str	r2, [r3, #0]
    fa28:	f3bf 8f4f 	dsb	sy
    fa2c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fa30:	e76e      	b.n	f910 <xQueueReceive+0x98>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
    fa32:	69f8      	ldr	r0, [r7, #28]
    fa34:	f000 fc80 	bl	10338 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fa38:	f001 fc88 	bl	1134c <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fa3c:	e768      	b.n	f910 <xQueueReceive+0x98>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
    fa3e:	69f8      	ldr	r0, [r7, #28]
    fa40:	f000 fc7a 	bl	10338 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fa44:	f001 fc82 	bl	1134c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fa48:	69f8      	ldr	r0, [r7, #28]
    fa4a:	f000 fccb 	bl	103e4 <prvIsQueueEmpty>
    fa4e:	4603      	mov	r3, r0
    fa50:	2b00      	cmp	r3, #0
    fa52:	f43f af5c 	beq.w	f90e <xQueueReceive+0x96>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    fa56:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    fa5a:	4618      	mov	r0, r3
    fa5c:	f107 0730 	add.w	r7, r7, #48	; 0x30
    fa60:	46bd      	mov	sp, r7
    fa62:	bd80      	pop	{r7, pc}

0000fa64 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
    fa64:	b580      	push	{r7, lr}
    fa66:	b08e      	sub	sp, #56	; 0x38
    fa68:	af00      	add	r7, sp, #0
    fa6a:	6078      	str	r0, [r7, #4]
    fa6c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
    fa6e:	f04f 0300 	mov.w	r3, #0
    fa72:	617b      	str	r3, [r7, #20]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    fa74:	687b      	ldr	r3, [r7, #4]
    fa76:	61bb      	str	r3, [r7, #24]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
    fa78:	f04f 0300 	mov.w	r3, #0
    fa7c:	61fb      	str	r3, [r7, #28]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    fa7e:	69bb      	ldr	r3, [r7, #24]
    fa80:	2b00      	cmp	r3, #0
    fa82:	d109      	bne.n	fa98 <xQueueSemaphoreTake+0x34>
    fa84:	f04f 0328 	mov.w	r3, #40	; 0x28
    fa88:	f383 8811 	msr	BASEPRI, r3
    fa8c:	f3bf 8f6f 	isb	sy
    fa90:	f3bf 8f4f 	dsb	sy
    fa94:	62bb      	str	r3, [r7, #40]	; 0x28
    fa96:	e7fe      	b.n	fa96 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    fa98:	69bb      	ldr	r3, [r7, #24]
    fa9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fa9c:	2b00      	cmp	r3, #0
    fa9e:	d009      	beq.n	fab4 <xQueueSemaphoreTake+0x50>
    faa0:	f04f 0328 	mov.w	r3, #40	; 0x28
    faa4:	f383 8811 	msr	BASEPRI, r3
    faa8:	f3bf 8f6f 	isb	sy
    faac:	f3bf 8f4f 	dsb	sy
    fab0:	62fb      	str	r3, [r7, #44]	; 0x2c
    fab2:	e7fe      	b.n	fab2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    fab4:	f002 fc30 	bl	12318 <xTaskGetSchedulerState>
    fab8:	4603      	mov	r3, r0
    faba:	2b00      	cmp	r3, #0
    fabc:	d102      	bne.n	fac4 <xQueueSemaphoreTake+0x60>
    fabe:	683b      	ldr	r3, [r7, #0]
    fac0:	2b00      	cmp	r3, #0
    fac2:	d102      	bne.n	faca <xQueueSemaphoreTake+0x66>
    fac4:	f04f 0301 	mov.w	r3, #1
    fac8:	e001      	b.n	face <xQueueSemaphoreTake+0x6a>
    faca:	f04f 0300 	mov.w	r3, #0
    face:	2b00      	cmp	r3, #0
    fad0:	d10c      	bne.n	faec <xQueueSemaphoreTake+0x88>
    fad2:	f04f 0328 	mov.w	r3, #40	; 0x28
    fad6:	f383 8811 	msr	BASEPRI, r3
    fada:	f3bf 8f6f 	isb	sy
    fade:	f3bf 8f4f 	dsb	sy
    fae2:	633b      	str	r3, [r7, #48]	; 0x30
    fae4:	e7fe      	b.n	fae4 <xQueueSemaphoreTake+0x80>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fae6:	bf00      	nop
    fae8:	e000      	b.n	faec <xQueueSemaphoreTake+0x88>
    faea:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    faec:	f004 fafc 	bl	140e8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    faf0:	69bb      	ldr	r3, [r7, #24]
    faf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    faf4:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
    faf6:	6a3b      	ldr	r3, [r7, #32]
    faf8:	2b00      	cmp	r3, #0
    fafa:	d02a      	beq.n	fb52 <xQueueSemaphoreTake+0xee>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
    fafc:	6a3b      	ldr	r3, [r7, #32]
    fafe:	f103 32ff 	add.w	r2, r3, #4294967295
    fb02:	69bb      	ldr	r3, [r7, #24]
    fb04:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    fb06:	69bb      	ldr	r3, [r7, #24]
    fb08:	681b      	ldr	r3, [r3, #0]
    fb0a:	2b00      	cmp	r3, #0
    fb0c:	d104      	bne.n	fb18 <xQueueSemaphoreTake+0xb4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
    fb0e:	f002 ffdf 	bl	12ad0 <pvTaskIncrementMutexHeldCount>
    fb12:	4602      	mov	r2, r0
    fb14:	69bb      	ldr	r3, [r7, #24]
    fb16:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    fb18:	69bb      	ldr	r3, [r7, #24]
    fb1a:	691b      	ldr	r3, [r3, #16]
    fb1c:	2b00      	cmp	r3, #0
    fb1e:	d013      	beq.n	fb48 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    fb20:	69bb      	ldr	r3, [r7, #24]
    fb22:	f103 0310 	add.w	r3, r3, #16
    fb26:	4618      	mov	r0, r3
    fb28:	f002 f850 	bl	11bcc <xTaskRemoveFromEventList>
    fb2c:	4603      	mov	r3, r0
    fb2e:	2b00      	cmp	r3, #0
    fb30:	d00a      	beq.n	fb48 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
    fb32:	f64e 5304 	movw	r3, #60676	; 0xed04
    fb36:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fb3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fb3e:	601a      	str	r2, [r3, #0]
    fb40:	f3bf 8f4f 	dsb	sy
    fb44:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    fb48:	f004 fb06 	bl	14158 <vPortExitCritical>
				return pdPASS;
    fb4c:	f04f 0301 	mov.w	r3, #1
    fb50:	e0a3      	b.n	fc9a <xQueueSemaphoreTake+0x236>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fb52:	683b      	ldr	r3, [r7, #0]
    fb54:	2b00      	cmp	r3, #0
    fb56:	d111      	bne.n	fb7c <xQueueSemaphoreTake+0x118>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
    fb58:	69fb      	ldr	r3, [r7, #28]
    fb5a:	2b00      	cmp	r3, #0
    fb5c:	d009      	beq.n	fb72 <xQueueSemaphoreTake+0x10e>
    fb5e:	f04f 0328 	mov.w	r3, #40	; 0x28
    fb62:	f383 8811 	msr	BASEPRI, r3
    fb66:	f3bf 8f6f 	isb	sy
    fb6a:	f3bf 8f4f 	dsb	sy
    fb6e:	637b      	str	r3, [r7, #52]	; 0x34
    fb70:	e7fe      	b.n	fb70 <xQueueSemaphoreTake+0x10c>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
    fb72:	f004 faf1 	bl	14158 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fb76:	f04f 0300 	mov.w	r3, #0
    fb7a:	e08e      	b.n	fc9a <xQueueSemaphoreTake+0x236>
				}
				else if( xEntryTimeSet == pdFALSE )
    fb7c:	697b      	ldr	r3, [r7, #20]
    fb7e:	2b00      	cmp	r3, #0
    fb80:	d107      	bne.n	fb92 <xQueueSemaphoreTake+0x12e>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    fb82:	f107 030c 	add.w	r3, r7, #12
    fb86:	4618      	mov	r0, r3
    fb88:	f002 f930 	bl	11dec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fb8c:	f04f 0301 	mov.w	r3, #1
    fb90:	617b      	str	r3, [r7, #20]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    fb92:	f004 fae1 	bl	14158 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
    fb96:	f001 fbc7 	bl	11328 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fb9a:	f004 faa5 	bl	140e8 <vPortEnterCritical>
    fb9e:	69bb      	ldr	r3, [r7, #24]
    fba0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fba4:	b2db      	uxtb	r3, r3
    fba6:	b25b      	sxtb	r3, r3
    fba8:	f1b3 3fff 	cmp.w	r3, #4294967295
    fbac:	d104      	bne.n	fbb8 <xQueueSemaphoreTake+0x154>
    fbae:	69bb      	ldr	r3, [r7, #24]
    fbb0:	f04f 0200 	mov.w	r2, #0
    fbb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fbb8:	69bb      	ldr	r3, [r7, #24]
    fbba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fbbe:	b2db      	uxtb	r3, r3
    fbc0:	b25b      	sxtb	r3, r3
    fbc2:	f1b3 3fff 	cmp.w	r3, #4294967295
    fbc6:	d104      	bne.n	fbd2 <xQueueSemaphoreTake+0x16e>
    fbc8:	69bb      	ldr	r3, [r7, #24]
    fbca:	f04f 0200 	mov.w	r2, #0
    fbce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fbd2:	f004 fac1 	bl	14158 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    fbd6:	f107 020c 	add.w	r2, r7, #12
    fbda:	463b      	mov	r3, r7
    fbdc:	4610      	mov	r0, r2
    fbde:	4619      	mov	r1, r3
    fbe0:	f002 f91c 	bl	11e1c <xTaskCheckForTimeOut>
    fbe4:	4603      	mov	r3, r0
    fbe6:	2b00      	cmp	r3, #0
    fbe8:	d137      	bne.n	fc5a <xQueueSemaphoreTake+0x1f6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fbea:	69b8      	ldr	r0, [r7, #24]
    fbec:	f000 fbfa 	bl	103e4 <prvIsQueueEmpty>
    fbf0:	4603      	mov	r3, r0
    fbf2:	2b00      	cmp	r3, #0
    fbf4:	d02b      	beq.n	fc4e <xQueueSemaphoreTake+0x1ea>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    fbf6:	69bb      	ldr	r3, [r7, #24]
    fbf8:	681b      	ldr	r3, [r3, #0]
    fbfa:	2b00      	cmp	r3, #0
    fbfc:	d10a      	bne.n	fc14 <xQueueSemaphoreTake+0x1b0>
					{
						taskENTER_CRITICAL();
    fbfe:	f004 fa73 	bl	140e8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
    fc02:	69bb      	ldr	r3, [r7, #24]
    fc04:	689b      	ldr	r3, [r3, #8]
    fc06:	4618      	mov	r0, r3
    fc08:	f002 fbaa 	bl	12360 <xTaskPriorityInherit>
    fc0c:	4603      	mov	r3, r0
    fc0e:	61fb      	str	r3, [r7, #28]
						}
						taskEXIT_CRITICAL();
    fc10:	f004 faa2 	bl	14158 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    fc14:	69bb      	ldr	r3, [r7, #24]
    fc16:	f103 0224 	add.w	r2, r3, #36	; 0x24
    fc1a:	683b      	ldr	r3, [r7, #0]
    fc1c:	4610      	mov	r0, r2
    fc1e:	4619      	mov	r1, r3
    fc20:	f001 ff40 	bl	11aa4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fc24:	69b8      	ldr	r0, [r7, #24]
    fc26:	f000 fb87 	bl	10338 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    fc2a:	f001 fb8f 	bl	1134c <xTaskResumeAll>
    fc2e:	4603      	mov	r3, r0
    fc30:	2b00      	cmp	r3, #0
    fc32:	f47f af58 	bne.w	fae6 <xQueueSemaphoreTake+0x82>
				{
					portYIELD_WITHIN_API();
    fc36:	f64e 5304 	movw	r3, #60676	; 0xed04
    fc3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fc3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fc42:	601a      	str	r2, [r3, #0]
    fc44:	f3bf 8f4f 	dsb	sy
    fc48:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fc4c:	e74e      	b.n	faec <xQueueSemaphoreTake+0x88>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
    fc4e:	69b8      	ldr	r0, [r7, #24]
    fc50:	f000 fb72 	bl	10338 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fc54:	f001 fb7a 	bl	1134c <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fc58:	e748      	b.n	faec <xQueueSemaphoreTake+0x88>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
    fc5a:	69b8      	ldr	r0, [r7, #24]
    fc5c:	f000 fb6c 	bl	10338 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fc60:	f001 fb74 	bl	1134c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fc64:	69b8      	ldr	r0, [r7, #24]
    fc66:	f000 fbbd 	bl	103e4 <prvIsQueueEmpty>
    fc6a:	4603      	mov	r3, r0
    fc6c:	2b00      	cmp	r3, #0
    fc6e:	f43f af3c 	beq.w	faea <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
    fc72:	69fb      	ldr	r3, [r7, #28]
    fc74:	2b00      	cmp	r3, #0
    fc76:	d00e      	beq.n	fc96 <xQueueSemaphoreTake+0x232>
					{
						taskENTER_CRITICAL();
    fc78:	f004 fa36 	bl	140e8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
    fc7c:	69b8      	ldr	r0, [r7, #24]
    fc7e:	f000 faa1 	bl	101c4 <prvGetDisinheritPriorityAfterTimeout>
    fc82:	4603      	mov	r3, r0
    fc84:	627b      	str	r3, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
    fc86:	69bb      	ldr	r3, [r7, #24]
    fc88:	689b      	ldr	r3, [r3, #8]
    fc8a:	4618      	mov	r0, r3
    fc8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
    fc8e:	f002 fcc3 	bl	12618 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
    fc92:	f004 fa61 	bl	14158 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    fc96:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    fc9a:	4618      	mov	r0, r3
    fc9c:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fca0:	46bd      	mov	sp, r7
    fca2:	bd80      	pop	{r7, pc}

0000fca4 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    fca4:	b580      	push	{r7, lr}
    fca6:	b08e      	sub	sp, #56	; 0x38
    fca8:	af00      	add	r7, sp, #0
    fcaa:	60f8      	str	r0, [r7, #12]
    fcac:	60b9      	str	r1, [r7, #8]
    fcae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    fcb0:	f04f 0300 	mov.w	r3, #0
    fcb4:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
    fcb6:	68fb      	ldr	r3, [r7, #12]
    fcb8:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    fcba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fcbc:	2b00      	cmp	r3, #0
    fcbe:	d109      	bne.n	fcd4 <xQueuePeek+0x30>
    fcc0:	f04f 0328 	mov.w	r3, #40	; 0x28
    fcc4:	f383 8811 	msr	BASEPRI, r3
    fcc8:	f3bf 8f6f 	isb	sy
    fccc:	f3bf 8f4f 	dsb	sy
    fcd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    fcd2:	e7fe      	b.n	fcd2 <xQueuePeek+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    fcd4:	68bb      	ldr	r3, [r7, #8]
    fcd6:	2b00      	cmp	r3, #0
    fcd8:	d103      	bne.n	fce2 <xQueuePeek+0x3e>
    fcda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fcdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fcde:	2b00      	cmp	r3, #0
    fce0:	d102      	bne.n	fce8 <xQueuePeek+0x44>
    fce2:	f04f 0301 	mov.w	r3, #1
    fce6:	e001      	b.n	fcec <xQueuePeek+0x48>
    fce8:	f04f 0300 	mov.w	r3, #0
    fcec:	2b00      	cmp	r3, #0
    fcee:	d109      	bne.n	fd04 <xQueuePeek+0x60>
    fcf0:	f04f 0328 	mov.w	r3, #40	; 0x28
    fcf4:	f383 8811 	msr	BASEPRI, r3
    fcf8:	f3bf 8f6f 	isb	sy
    fcfc:	f3bf 8f4f 	dsb	sy
    fd00:	633b      	str	r3, [r7, #48]	; 0x30
    fd02:	e7fe      	b.n	fd02 <xQueuePeek+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    fd04:	f002 fb08 	bl	12318 <xTaskGetSchedulerState>
    fd08:	4603      	mov	r3, r0
    fd0a:	2b00      	cmp	r3, #0
    fd0c:	d102      	bne.n	fd14 <xQueuePeek+0x70>
    fd0e:	687b      	ldr	r3, [r7, #4]
    fd10:	2b00      	cmp	r3, #0
    fd12:	d102      	bne.n	fd1a <xQueuePeek+0x76>
    fd14:	f04f 0301 	mov.w	r3, #1
    fd18:	e001      	b.n	fd1e <xQueuePeek+0x7a>
    fd1a:	f04f 0300 	mov.w	r3, #0
    fd1e:	2b00      	cmp	r3, #0
    fd20:	d10c      	bne.n	fd3c <xQueuePeek+0x98>
    fd22:	f04f 0328 	mov.w	r3, #40	; 0x28
    fd26:	f383 8811 	msr	BASEPRI, r3
    fd2a:	f3bf 8f6f 	isb	sy
    fd2e:	f3bf 8f4f 	dsb	sy
    fd32:	637b      	str	r3, [r7, #52]	; 0x34
    fd34:	e7fe      	b.n	fd34 <xQueuePeek+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fd36:	bf00      	nop
    fd38:	e000      	b.n	fd3c <xQueuePeek+0x98>
    fd3a:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    fd3c:	f004 f9d4 	bl	140e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    fd40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fd42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fd44:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    fd46:	6abb      	ldr	r3, [r7, #40]	; 0x28
    fd48:	2b00      	cmp	r3, #0
    fd4a:	d026      	beq.n	fd9a <xQueuePeek+0xf6>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
    fd4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fd4e:	68db      	ldr	r3, [r3, #12]
    fd50:	623b      	str	r3, [r7, #32]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    fd52:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fd54:	68b9      	ldr	r1, [r7, #8]
    fd56:	f000 fac7 	bl	102e8 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
    fd5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fd5c:	6a3a      	ldr	r2, [r7, #32]
    fd5e:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    fd60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fd62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    fd64:	2b00      	cmp	r3, #0
    fd66:	d013      	beq.n	fd90 <xQueuePeek+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    fd68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fd6a:	f103 0324 	add.w	r3, r3, #36	; 0x24
    fd6e:	4618      	mov	r0, r3
    fd70:	f001 ff2c 	bl	11bcc <xTaskRemoveFromEventList>
    fd74:	4603      	mov	r3, r0
    fd76:	2b00      	cmp	r3, #0
    fd78:	d00a      	beq.n	fd90 <xQueuePeek+0xec>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
    fd7a:	f64e 5304 	movw	r3, #60676	; 0xed04
    fd7e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fd82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fd86:	601a      	str	r2, [r3, #0]
    fd88:	f3bf 8f4f 	dsb	sy
    fd8c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    fd90:	f004 f9e2 	bl	14158 <vPortExitCritical>
				return pdPASS;
    fd94:	f04f 0301 	mov.w	r3, #1
    fd98:	e076      	b.n	fe88 <xQueuePeek+0x1e4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fd9a:	687b      	ldr	r3, [r7, #4]
    fd9c:	2b00      	cmp	r3, #0
    fd9e:	d104      	bne.n	fdaa <xQueuePeek+0x106>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    fda0:	f004 f9da 	bl	14158 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fda4:	f04f 0300 	mov.w	r3, #0
    fda8:	e06e      	b.n	fe88 <xQueuePeek+0x1e4>
				}
				else if( xEntryTimeSet == pdFALSE )
    fdaa:	69fb      	ldr	r3, [r7, #28]
    fdac:	2b00      	cmp	r3, #0
    fdae:	d107      	bne.n	fdc0 <xQueuePeek+0x11c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    fdb0:	f107 0314 	add.w	r3, r7, #20
    fdb4:	4618      	mov	r0, r3
    fdb6:	f002 f819 	bl	11dec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fdba:	f04f 0301 	mov.w	r3, #1
    fdbe:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    fdc0:	f004 f9ca 	bl	14158 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    fdc4:	f001 fab0 	bl	11328 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fdc8:	f004 f98e 	bl	140e8 <vPortEnterCritical>
    fdcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fdce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fdd2:	b2db      	uxtb	r3, r3
    fdd4:	b25b      	sxtb	r3, r3
    fdd6:	f1b3 3fff 	cmp.w	r3, #4294967295
    fdda:	d104      	bne.n	fde6 <xQueuePeek+0x142>
    fddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fdde:	f04f 0200 	mov.w	r2, #0
    fde2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fde6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fde8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fdec:	b2db      	uxtb	r3, r3
    fdee:	b25b      	sxtb	r3, r3
    fdf0:	f1b3 3fff 	cmp.w	r3, #4294967295
    fdf4:	d104      	bne.n	fe00 <xQueuePeek+0x15c>
    fdf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fdf8:	f04f 0200 	mov.w	r2, #0
    fdfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fe00:	f004 f9aa 	bl	14158 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    fe04:	f107 0214 	add.w	r2, r7, #20
    fe08:	f107 0304 	add.w	r3, r7, #4
    fe0c:	4610      	mov	r0, r2
    fe0e:	4619      	mov	r1, r3
    fe10:	f002 f804 	bl	11e1c <xTaskCheckForTimeOut>
    fe14:	4603      	mov	r3, r0
    fe16:	2b00      	cmp	r3, #0
    fe18:	d128      	bne.n	fe6c <xQueuePeek+0x1c8>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fe1a:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fe1c:	f000 fae2 	bl	103e4 <prvIsQueueEmpty>
    fe20:	4603      	mov	r3, r0
    fe22:	2b00      	cmp	r3, #0
    fe24:	d01c      	beq.n	fe60 <xQueuePeek+0x1bc>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    fe26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fe28:	f103 0224 	add.w	r2, r3, #36	; 0x24
    fe2c:	687b      	ldr	r3, [r7, #4]
    fe2e:	4610      	mov	r0, r2
    fe30:	4619      	mov	r1, r3
    fe32:	f001 fe37 	bl	11aa4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fe36:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fe38:	f000 fa7e 	bl	10338 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    fe3c:	f001 fa86 	bl	1134c <xTaskResumeAll>
    fe40:	4603      	mov	r3, r0
    fe42:	2b00      	cmp	r3, #0
    fe44:	f47f af77 	bne.w	fd36 <xQueuePeek+0x92>
				{
					portYIELD_WITHIN_API();
    fe48:	f64e 5304 	movw	r3, #60676	; 0xed04
    fe4c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fe50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fe54:	601a      	str	r2, [r3, #0]
    fe56:	f3bf 8f4f 	dsb	sy
    fe5a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fe5e:	e76d      	b.n	fd3c <xQueuePeek+0x98>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
    fe60:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fe62:	f000 fa69 	bl	10338 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fe66:	f001 fa71 	bl	1134c <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fe6a:	e767      	b.n	fd3c <xQueuePeek+0x98>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
    fe6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fe6e:	f000 fa63 	bl	10338 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fe72:	f001 fa6b 	bl	1134c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fe76:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fe78:	f000 fab4 	bl	103e4 <prvIsQueueEmpty>
    fe7c:	4603      	mov	r3, r0
    fe7e:	2b00      	cmp	r3, #0
    fe80:	f43f af5b 	beq.w	fd3a <xQueuePeek+0x96>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    fe84:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    fe88:	4618      	mov	r0, r3
    fe8a:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fe8e:	46bd      	mov	sp, r7
    fe90:	bd80      	pop	{r7, pc}
    fe92:	bf00      	nop

0000fe94 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    fe94:	b580      	push	{r7, lr}
    fe96:	b08e      	sub	sp, #56	; 0x38
    fe98:	af00      	add	r7, sp, #0
    fe9a:	60f8      	str	r0, [r7, #12]
    fe9c:	60b9      	str	r1, [r7, #8]
    fe9e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    fea0:	68fb      	ldr	r3, [r7, #12]
    fea2:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    fea4:	69bb      	ldr	r3, [r7, #24]
    fea6:	2b00      	cmp	r3, #0
    fea8:	d109      	bne.n	febe <xQueueReceiveFromISR+0x2a>
    feaa:	f04f 0328 	mov.w	r3, #40	; 0x28
    feae:	f383 8811 	msr	BASEPRI, r3
    feb2:	f3bf 8f6f 	isb	sy
    feb6:	f3bf 8f4f 	dsb	sy
    feba:	627b      	str	r3, [r7, #36]	; 0x24
    febc:	e7fe      	b.n	febc <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    febe:	68bb      	ldr	r3, [r7, #8]
    fec0:	2b00      	cmp	r3, #0
    fec2:	d103      	bne.n	fecc <xQueueReceiveFromISR+0x38>
    fec4:	69bb      	ldr	r3, [r7, #24]
    fec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fec8:	2b00      	cmp	r3, #0
    feca:	d102      	bne.n	fed2 <xQueueReceiveFromISR+0x3e>
    fecc:	f04f 0301 	mov.w	r3, #1
    fed0:	e001      	b.n	fed6 <xQueueReceiveFromISR+0x42>
    fed2:	f04f 0300 	mov.w	r3, #0
    fed6:	2b00      	cmp	r3, #0
    fed8:	d109      	bne.n	feee <xQueueReceiveFromISR+0x5a>
    feda:	f04f 0328 	mov.w	r3, #40	; 0x28
    fede:	f383 8811 	msr	BASEPRI, r3
    fee2:	f3bf 8f6f 	isb	sy
    fee6:	f3bf 8f4f 	dsb	sy
    feea:	62bb      	str	r3, [r7, #40]	; 0x28
    feec:	e7fe      	b.n	feec <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    feee:	f004 f9df 	bl	142b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    fef2:	f3ef 8211 	mrs	r2, BASEPRI
    fef6:	f04f 0328 	mov.w	r3, #40	; 0x28
    fefa:	f383 8811 	msr	BASEPRI, r3
    fefe:	f3bf 8f6f 	isb	sy
    ff02:	f3bf 8f4f 	dsb	sy
    ff06:	633a      	str	r2, [r7, #48]	; 0x30
    ff08:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    ff0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    ff0c:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    ff0e:	69bb      	ldr	r3, [r7, #24]
    ff10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    ff12:	61fb      	str	r3, [r7, #28]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    ff14:	69fb      	ldr	r3, [r7, #28]
    ff16:	2b00      	cmp	r3, #0
    ff18:	d03a      	beq.n	ff90 <xQueueReceiveFromISR+0xfc>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
    ff1a:	69bb      	ldr	r3, [r7, #24]
    ff1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    ff20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    ff24:	69b8      	ldr	r0, [r7, #24]
    ff26:	68b9      	ldr	r1, [r7, #8]
    ff28:	f000 f9de 	bl	102e8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    ff2c:	69fb      	ldr	r3, [r7, #28]
    ff2e:	f103 32ff 	add.w	r2, r3, #4294967295
    ff32:	69bb      	ldr	r3, [r7, #24]
    ff34:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
    ff36:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
    ff3a:	f1b3 3fff 	cmp.w	r3, #4294967295
    ff3e:	d114      	bne.n	ff6a <xQueueReceiveFromISR+0xd6>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    ff40:	69bb      	ldr	r3, [r7, #24]
    ff42:	691b      	ldr	r3, [r3, #16]
    ff44:	2b00      	cmp	r3, #0
    ff46:	d01a      	beq.n	ff7e <xQueueReceiveFromISR+0xea>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    ff48:	69bb      	ldr	r3, [r7, #24]
    ff4a:	f103 0310 	add.w	r3, r3, #16
    ff4e:	4618      	mov	r0, r3
    ff50:	f001 fe3c 	bl	11bcc <xTaskRemoveFromEventList>
    ff54:	4603      	mov	r3, r0
    ff56:	2b00      	cmp	r3, #0
    ff58:	d013      	beq.n	ff82 <xQueueReceiveFromISR+0xee>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    ff5a:	687b      	ldr	r3, [r7, #4]
    ff5c:	2b00      	cmp	r3, #0
    ff5e:	d012      	beq.n	ff86 <xQueueReceiveFromISR+0xf2>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    ff60:	687b      	ldr	r3, [r7, #4]
    ff62:	f04f 0201 	mov.w	r2, #1
    ff66:	601a      	str	r2, [r3, #0]
    ff68:	e00e      	b.n	ff88 <xQueueReceiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
    ff6a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    ff6e:	f103 0301 	add.w	r3, r3, #1
    ff72:	b2db      	uxtb	r3, r3
    ff74:	461a      	mov	r2, r3
    ff76:	69bb      	ldr	r3, [r7, #24]
    ff78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    ff7c:	e004      	b.n	ff88 <xQueueReceiveFromISR+0xf4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    ff7e:	bf00      	nop
    ff80:	e002      	b.n	ff88 <xQueueReceiveFromISR+0xf4>
    ff82:	bf00      	nop
    ff84:	e000      	b.n	ff88 <xQueueReceiveFromISR+0xf4>
    ff86:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
			}

			xReturn = pdPASS;
    ff88:	f04f 0301 	mov.w	r3, #1
    ff8c:	613b      	str	r3, [r7, #16]
    ff8e:	e002      	b.n	ff96 <xQueueReceiveFromISR+0x102>
		}
		else
		{
			xReturn = pdFAIL;
    ff90:	f04f 0300 	mov.w	r3, #0
    ff94:	613b      	str	r3, [r7, #16]
    ff96:	697b      	ldr	r3, [r7, #20]
    ff98:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    ff9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    ff9c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    ffa0:	693b      	ldr	r3, [r7, #16]
}
    ffa2:	4618      	mov	r0, r3
    ffa4:	f107 0738 	add.w	r7, r7, #56	; 0x38
    ffa8:	46bd      	mov	sp, r7
    ffaa:	bd80      	pop	{r7, pc}

0000ffac <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    ffac:	b580      	push	{r7, lr}
    ffae:	b08c      	sub	sp, #48	; 0x30
    ffb0:	af00      	add	r7, sp, #0
    ffb2:	6078      	str	r0, [r7, #4]
    ffb4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
    ffb6:	687b      	ldr	r3, [r7, #4]
    ffb8:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
    ffba:	697b      	ldr	r3, [r7, #20]
    ffbc:	2b00      	cmp	r3, #0
    ffbe:	d109      	bne.n	ffd4 <xQueuePeekFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    ffc0:	f04f 0328 	mov.w	r3, #40	; 0x28
    ffc4:	f383 8811 	msr	BASEPRI, r3
    ffc8:	f3bf 8f6f 	isb	sy
    ffcc:	f3bf 8f4f 	dsb	sy
    ffd0:	61bb      	str	r3, [r7, #24]
    ffd2:	e7fe      	b.n	ffd2 <xQueuePeekFromISR+0x26>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    ffd4:	683b      	ldr	r3, [r7, #0]
    ffd6:	2b00      	cmp	r3, #0
    ffd8:	d103      	bne.n	ffe2 <xQueuePeekFromISR+0x36>
    ffda:	697b      	ldr	r3, [r7, #20]
    ffdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    ffde:	2b00      	cmp	r3, #0
    ffe0:	d102      	bne.n	ffe8 <xQueuePeekFromISR+0x3c>
    ffe2:	f04f 0301 	mov.w	r3, #1
    ffe6:	e001      	b.n	ffec <xQueuePeekFromISR+0x40>
    ffe8:	f04f 0300 	mov.w	r3, #0
    ffec:	2b00      	cmp	r3, #0
    ffee:	d109      	bne.n	10004 <RAM_SIZE+0x4>
    fff0:	f04f 0328 	mov.w	r3, #40	; 0x28
    fff4:	f383 8811 	msr	BASEPRI, r3
    fff8:	f3bf 8f6f 	isb	sy
    fffc:	f3bf 8f4f 	dsb	sy
   10000:	61fb      	str	r3, [r7, #28]
   10002:	e7fe      	b.n	10002 <RAM_SIZE+0x2>
	configASSERT( pxQueue->uxItemSize != 0 ); /* Can't peek a semaphore. */
   10004:	697b      	ldr	r3, [r7, #20]
   10006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10008:	2b00      	cmp	r3, #0
   1000a:	d109      	bne.n	10020 <RAM_SIZE+0x20>
   1000c:	f04f 0328 	mov.w	r3, #40	; 0x28
   10010:	f383 8811 	msr	BASEPRI, r3
   10014:	f3bf 8f6f 	isb	sy
   10018:	f3bf 8f4f 	dsb	sy
   1001c:	623b      	str	r3, [r7, #32]
   1001e:	e7fe      	b.n	1001e <RAM_SIZE+0x1e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   10020:	f004 f946 	bl	142b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   10024:	f3ef 8211 	mrs	r2, BASEPRI
   10028:	f04f 0328 	mov.w	r3, #40	; 0x28
   1002c:	f383 8811 	msr	BASEPRI, r3
   10030:	f3bf 8f6f 	isb	sy
   10034:	f3bf 8f4f 	dsb	sy
   10038:	62ba      	str	r2, [r7, #40]	; 0x28
   1003a:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   1003c:	6abb      	ldr	r3, [r7, #40]	; 0x28

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   1003e:	60fb      	str	r3, [r7, #12]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   10040:	697b      	ldr	r3, [r7, #20]
   10042:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10044:	2b00      	cmp	r3, #0
   10046:	d00d      	beq.n	10064 <RAM_SIZE+0x64>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
   10048:	697b      	ldr	r3, [r7, #20]
   1004a:	68db      	ldr	r3, [r3, #12]
   1004c:	613b      	str	r3, [r7, #16]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
   1004e:	6978      	ldr	r0, [r7, #20]
   10050:	6839      	ldr	r1, [r7, #0]
   10052:	f000 f949 	bl	102e8 <prvCopyDataFromQueue>
			pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
   10056:	697b      	ldr	r3, [r7, #20]
   10058:	693a      	ldr	r2, [r7, #16]
   1005a:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
   1005c:	f04f 0301 	mov.w	r3, #1
   10060:	60bb      	str	r3, [r7, #8]
   10062:	e002      	b.n	1006a <RAM_SIZE+0x6a>
		}
		else
		{
			xReturn = pdFAIL;
   10064:	f04f 0300 	mov.w	r3, #0
   10068:	60bb      	str	r3, [r7, #8]
   1006a:	68fb      	ldr	r3, [r7, #12]
   1006c:	62fb      	str	r3, [r7, #44]	; 0x2c
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   1006e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10070:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   10074:	68bb      	ldr	r3, [r7, #8]
}
   10076:	4618      	mov	r0, r3
   10078:	f107 0730 	add.w	r7, r7, #48	; 0x30
   1007c:	46bd      	mov	sp, r7
   1007e:	bd80      	pop	{r7, pc}

00010080 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
   10080:	b580      	push	{r7, lr}
   10082:	b084      	sub	sp, #16
   10084:	af00      	add	r7, sp, #0
   10086:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
   10088:	687b      	ldr	r3, [r7, #4]
   1008a:	2b00      	cmp	r3, #0
   1008c:	d109      	bne.n	100a2 <uxQueueMessagesWaiting+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   1008e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10092:	f383 8811 	msr	BASEPRI, r3
   10096:	f3bf 8f6f 	isb	sy
   1009a:	f3bf 8f4f 	dsb	sy
   1009e:	60fb      	str	r3, [r7, #12]
   100a0:	e7fe      	b.n	100a0 <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
   100a2:	f004 f821 	bl	140e8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
   100a6:	687b      	ldr	r3, [r7, #4]
   100a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   100aa:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
   100ac:	f004 f854 	bl	14158 <vPortExitCritical>

	return uxReturn;
   100b0:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   100b2:	4618      	mov	r0, r3
   100b4:	f107 0710 	add.w	r7, r7, #16
   100b8:	46bd      	mov	sp, r7
   100ba:	bd80      	pop	{r7, pc}

000100bc <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
   100bc:	b580      	push	{r7, lr}
   100be:	b086      	sub	sp, #24
   100c0:	af00      	add	r7, sp, #0
   100c2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
   100c4:	687b      	ldr	r3, [r7, #4]
   100c6:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   100c8:	693b      	ldr	r3, [r7, #16]
   100ca:	2b00      	cmp	r3, #0
   100cc:	d109      	bne.n	100e2 <uxQueueSpacesAvailable+0x26>
   100ce:	f04f 0328 	mov.w	r3, #40	; 0x28
   100d2:	f383 8811 	msr	BASEPRI, r3
   100d6:	f3bf 8f6f 	isb	sy
   100da:	f3bf 8f4f 	dsb	sy
   100de:	617b      	str	r3, [r7, #20]
   100e0:	e7fe      	b.n	100e0 <uxQueueSpacesAvailable+0x24>

	taskENTER_CRITICAL();
   100e2:	f004 f801 	bl	140e8 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
   100e6:	693b      	ldr	r3, [r7, #16]
   100e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   100ea:	693b      	ldr	r3, [r7, #16]
   100ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   100ee:	ebc3 0302 	rsb	r3, r3, r2
   100f2:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
   100f4:	f004 f830 	bl	14158 <vPortExitCritical>

	return uxReturn;
   100f8:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   100fa:	4618      	mov	r0, r3
   100fc:	f107 0718 	add.w	r7, r7, #24
   10100:	46bd      	mov	sp, r7
   10102:	bd80      	pop	{r7, pc}

00010104 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
   10104:	b480      	push	{r7}
   10106:	b087      	sub	sp, #28
   10108:	af00      	add	r7, sp, #0
   1010a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
   1010c:	687b      	ldr	r3, [r7, #4]
   1010e:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10110:	693b      	ldr	r3, [r7, #16]
   10112:	2b00      	cmp	r3, #0
   10114:	d109      	bne.n	1012a <uxQueueMessagesWaitingFromISR+0x26>
   10116:	f04f 0328 	mov.w	r3, #40	; 0x28
   1011a:	f383 8811 	msr	BASEPRI, r3
   1011e:	f3bf 8f6f 	isb	sy
   10122:	f3bf 8f4f 	dsb	sy
   10126:	617b      	str	r3, [r7, #20]
   10128:	e7fe      	b.n	10128 <uxQueueMessagesWaitingFromISR+0x24>
	uxReturn = pxQueue->uxMessagesWaiting;
   1012a:	693b      	ldr	r3, [r7, #16]
   1012c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1012e:	60fb      	str	r3, [r7, #12]

	return uxReturn;
   10130:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   10132:	4618      	mov	r0, r3
   10134:	f107 071c 	add.w	r7, r7, #28
   10138:	46bd      	mov	sp, r7
   1013a:	bc80      	pop	{r7}
   1013c:	4770      	bx	lr
   1013e:	bf00      	nop

00010140 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
   10140:	b580      	push	{r7, lr}
   10142:	b084      	sub	sp, #16
   10144:	af00      	add	r7, sp, #0
   10146:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
   10148:	687b      	ldr	r3, [r7, #4]
   1014a:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
   1014c:	68bb      	ldr	r3, [r7, #8]
   1014e:	2b00      	cmp	r3, #0
   10150:	d109      	bne.n	10166 <vQueueDelete+0x26>
   10152:	f04f 0328 	mov.w	r3, #40	; 0x28
   10156:	f383 8811 	msr	BASEPRI, r3
   1015a:	f3bf 8f6f 	isb	sy
   1015e:	f3bf 8f4f 	dsb	sy
   10162:	60fb      	str	r3, [r7, #12]
   10164:	e7fe      	b.n	10164 <vQueueDelete+0x24>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
   10166:	68b8      	ldr	r0, [r7, #8]
   10168:	f003 fdf8 	bl	13d5c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
   1016c:	f107 0710 	add.w	r7, r7, #16
   10170:	46bd      	mov	sp, r7
   10172:	bd80      	pop	{r7, pc}

00010174 <uxQueueGetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue )
	{
   10174:	b480      	push	{r7}
   10176:	b083      	sub	sp, #12
   10178:	af00      	add	r7, sp, #0
   1017a:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->uxQueueNumber;
   1017c:	687b      	ldr	r3, [r7, #4]
   1017e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	}
   10180:	4618      	mov	r0, r3
   10182:	f107 070c 	add.w	r7, r7, #12
   10186:	46bd      	mov	sp, r7
   10188:	bc80      	pop	{r7}
   1018a:	4770      	bx	lr

0001018c <vQueueSetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vQueueSetQueueNumber( QueueHandle_t xQueue, UBaseType_t uxQueueNumber )
	{
   1018c:	b480      	push	{r7}
   1018e:	b083      	sub	sp, #12
   10190:	af00      	add	r7, sp, #0
   10192:	6078      	str	r0, [r7, #4]
   10194:	6039      	str	r1, [r7, #0]
		( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
   10196:	687b      	ldr	r3, [r7, #4]
   10198:	683a      	ldr	r2, [r7, #0]
   1019a:	649a      	str	r2, [r3, #72]	; 0x48
	}
   1019c:	f107 070c 	add.w	r7, r7, #12
   101a0:	46bd      	mov	sp, r7
   101a2:	bc80      	pop	{r7}
   101a4:	4770      	bx	lr
   101a6:	bf00      	nop

000101a8 <ucQueueGetQueueType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	uint8_t ucQueueGetQueueType( QueueHandle_t xQueue )
	{
   101a8:	b480      	push	{r7}
   101aa:	b083      	sub	sp, #12
   101ac:	af00      	add	r7, sp, #0
   101ae:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->ucQueueType;
   101b0:	687b      	ldr	r3, [r7, #4]
   101b2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
	}
   101b6:	4618      	mov	r0, r3
   101b8:	f107 070c 	add.w	r7, r7, #12
   101bc:	46bd      	mov	sp, r7
   101be:	bc80      	pop	{r7}
   101c0:	4770      	bx	lr
   101c2:	bf00      	nop

000101c4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
   101c4:	b480      	push	{r7}
   101c6:	b085      	sub	sp, #20
   101c8:	af00      	add	r7, sp, #0
   101ca:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
   101cc:	687b      	ldr	r3, [r7, #4]
   101ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   101d0:	2b00      	cmp	r3, #0
   101d2:	d006      	beq.n	101e2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
   101d4:	687b      	ldr	r3, [r7, #4]
   101d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   101d8:	681b      	ldr	r3, [r3, #0]
   101da:	f1c3 0305 	rsb	r3, r3, #5
   101de:	60fb      	str	r3, [r7, #12]
   101e0:	e002      	b.n	101e8 <prvGetDisinheritPriorityAfterTimeout+0x24>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
   101e2:	f04f 0300 	mov.w	r3, #0
   101e6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
   101e8:	68fb      	ldr	r3, [r7, #12]
	}
   101ea:	4618      	mov	r0, r3
   101ec:	f107 0714 	add.w	r7, r7, #20
   101f0:	46bd      	mov	sp, r7
   101f2:	bc80      	pop	{r7}
   101f4:	4770      	bx	lr
   101f6:	bf00      	nop

000101f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   101f8:	b580      	push	{r7, lr}
   101fa:	b086      	sub	sp, #24
   101fc:	af00      	add	r7, sp, #0
   101fe:	60f8      	str	r0, [r7, #12]
   10200:	60b9      	str	r1, [r7, #8]
   10202:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   10204:	f04f 0300 	mov.w	r3, #0
   10208:	613b      	str	r3, [r7, #16]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   1020a:	68fb      	ldr	r3, [r7, #12]
   1020c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1020e:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   10210:	68fb      	ldr	r3, [r7, #12]
   10212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10214:	2b00      	cmp	r3, #0
   10216:	d10f      	bne.n	10238 <prvCopyDataToQueue+0x40>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   10218:	68fb      	ldr	r3, [r7, #12]
   1021a:	681b      	ldr	r3, [r3, #0]
   1021c:	2b00      	cmp	r3, #0
   1021e:	d155      	bne.n	102cc <prvCopyDataToQueue+0xd4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
   10220:	68fb      	ldr	r3, [r7, #12]
   10222:	689b      	ldr	r3, [r3, #8]
   10224:	4618      	mov	r0, r3
   10226:	f002 f951 	bl	124cc <xTaskPriorityDisinherit>
   1022a:	4603      	mov	r3, r0
   1022c:	613b      	str	r3, [r7, #16]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   1022e:	68fb      	ldr	r3, [r7, #12]
   10230:	f04f 0200 	mov.w	r2, #0
   10234:	609a      	str	r2, [r3, #8]
   10236:	e04c      	b.n	102d2 <prvCopyDataToQueue+0xda>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   10238:	687b      	ldr	r3, [r7, #4]
   1023a:	2b00      	cmp	r3, #0
   1023c:	d11a      	bne.n	10274 <prvCopyDataToQueue+0x7c>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   1023e:	68fb      	ldr	r3, [r7, #12]
   10240:	685a      	ldr	r2, [r3, #4]
   10242:	68fb      	ldr	r3, [r7, #12]
   10244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10246:	4610      	mov	r0, r2
   10248:	68b9      	ldr	r1, [r7, #8]
   1024a:	461a      	mov	r2, r3
   1024c:	f004 fd18 	bl	14c80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   10250:	68fb      	ldr	r3, [r7, #12]
   10252:	685a      	ldr	r2, [r3, #4]
   10254:	68fb      	ldr	r3, [r7, #12]
   10256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10258:	441a      	add	r2, r3
   1025a:	68fb      	ldr	r3, [r7, #12]
   1025c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   1025e:	68fb      	ldr	r3, [r7, #12]
   10260:	685a      	ldr	r2, [r3, #4]
   10262:	68fb      	ldr	r3, [r7, #12]
   10264:	689b      	ldr	r3, [r3, #8]
   10266:	429a      	cmp	r2, r3
   10268:	d332      	bcc.n	102d0 <prvCopyDataToQueue+0xd8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   1026a:	68fb      	ldr	r3, [r7, #12]
   1026c:	681a      	ldr	r2, [r3, #0]
   1026e:	68fb      	ldr	r3, [r7, #12]
   10270:	605a      	str	r2, [r3, #4]
   10272:	e02e      	b.n	102d2 <prvCopyDataToQueue+0xda>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
   10274:	68fb      	ldr	r3, [r7, #12]
   10276:	68da      	ldr	r2, [r3, #12]
   10278:	68fb      	ldr	r3, [r7, #12]
   1027a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1027c:	4610      	mov	r0, r2
   1027e:	68b9      	ldr	r1, [r7, #8]
   10280:	461a      	mov	r2, r3
   10282:	f004 fcfd 	bl	14c80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
   10286:	68fb      	ldr	r3, [r7, #12]
   10288:	68da      	ldr	r2, [r3, #12]
   1028a:	68fb      	ldr	r3, [r7, #12]
   1028c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1028e:	f1c3 0300 	rsb	r3, r3, #0
   10292:	441a      	add	r2, r3
   10294:	68fb      	ldr	r3, [r7, #12]
   10296:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   10298:	68fb      	ldr	r3, [r7, #12]
   1029a:	68da      	ldr	r2, [r3, #12]
   1029c:	68fb      	ldr	r3, [r7, #12]
   1029e:	681b      	ldr	r3, [r3, #0]
   102a0:	429a      	cmp	r2, r3
   102a2:	d208      	bcs.n	102b6 <prvCopyDataToQueue+0xbe>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
   102a4:	68fb      	ldr	r3, [r7, #12]
   102a6:	689a      	ldr	r2, [r3, #8]
   102a8:	68fb      	ldr	r3, [r7, #12]
   102aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   102ac:	f1c3 0300 	rsb	r3, r3, #0
   102b0:	441a      	add	r2, r3
   102b2:	68fb      	ldr	r3, [r7, #12]
   102b4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   102b6:	687b      	ldr	r3, [r7, #4]
   102b8:	2b02      	cmp	r3, #2
   102ba:	d10a      	bne.n	102d2 <prvCopyDataToQueue+0xda>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   102bc:	697b      	ldr	r3, [r7, #20]
   102be:	2b00      	cmp	r3, #0
   102c0:	d007      	beq.n	102d2 <prvCopyDataToQueue+0xda>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
   102c2:	697b      	ldr	r3, [r7, #20]
   102c4:	f103 33ff 	add.w	r3, r3, #4294967295
   102c8:	617b      	str	r3, [r7, #20]
   102ca:	e002      	b.n	102d2 <prvCopyDataToQueue+0xda>
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   102cc:	bf00      	nop
   102ce:	e000      	b.n	102d2 <prvCopyDataToQueue+0xda>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   102d0:	bf00      	nop
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
   102d2:	697b      	ldr	r3, [r7, #20]
   102d4:	f103 0201 	add.w	r2, r3, #1
   102d8:	68fb      	ldr	r3, [r7, #12]
   102da:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   102dc:	693b      	ldr	r3, [r7, #16]
}
   102de:	4618      	mov	r0, r3
   102e0:	f107 0718 	add.w	r7, r7, #24
   102e4:	46bd      	mov	sp, r7
   102e6:	bd80      	pop	{r7, pc}

000102e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   102e8:	b580      	push	{r7, lr}
   102ea:	b082      	sub	sp, #8
   102ec:	af00      	add	r7, sp, #0
   102ee:	6078      	str	r0, [r7, #4]
   102f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   102f2:	687b      	ldr	r3, [r7, #4]
   102f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   102f6:	2b00      	cmp	r3, #0
   102f8:	d019      	beq.n	1032e <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   102fa:	687b      	ldr	r3, [r7, #4]
   102fc:	68da      	ldr	r2, [r3, #12]
   102fe:	687b      	ldr	r3, [r7, #4]
   10300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10302:	441a      	add	r2, r3
   10304:	687b      	ldr	r3, [r7, #4]
   10306:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   10308:	687b      	ldr	r3, [r7, #4]
   1030a:	68da      	ldr	r2, [r3, #12]
   1030c:	687b      	ldr	r3, [r7, #4]
   1030e:	689b      	ldr	r3, [r3, #8]
   10310:	429a      	cmp	r2, r3
   10312:	d303      	bcc.n	1031c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
   10314:	687b      	ldr	r3, [r7, #4]
   10316:	681a      	ldr	r2, [r3, #0]
   10318:	687b      	ldr	r3, [r7, #4]
   1031a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   1031c:	687b      	ldr	r3, [r7, #4]
   1031e:	68da      	ldr	r2, [r3, #12]
   10320:	687b      	ldr	r3, [r7, #4]
   10322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10324:	6838      	ldr	r0, [r7, #0]
   10326:	4611      	mov	r1, r2
   10328:	461a      	mov	r2, r3
   1032a:	f004 fca9 	bl	14c80 <memcpy>
	}
}
   1032e:	f107 0708 	add.w	r7, r7, #8
   10332:	46bd      	mov	sp, r7
   10334:	bd80      	pop	{r7, pc}
   10336:	bf00      	nop

00010338 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
   10338:	b580      	push	{r7, lr}
   1033a:	b084      	sub	sp, #16
   1033c:	af00      	add	r7, sp, #0
   1033e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   10340:	f003 fed2 	bl	140e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
   10344:	687b      	ldr	r3, [r7, #4]
   10346:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   1034a:	73bb      	strb	r3, [r7, #14]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   1034c:	e012      	b.n	10374 <prvUnlockQueue+0x3c>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   1034e:	687b      	ldr	r3, [r7, #4]
   10350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   10352:	2b00      	cmp	r3, #0
   10354:	d013      	beq.n	1037e <prvUnlockQueue+0x46>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   10356:	687b      	ldr	r3, [r7, #4]
   10358:	f103 0324 	add.w	r3, r3, #36	; 0x24
   1035c:	4618      	mov	r0, r3
   1035e:	f001 fc35 	bl	11bcc <xTaskRemoveFromEventList>
   10362:	4603      	mov	r3, r0
   10364:	2b00      	cmp	r3, #0
   10366:	d001      	beq.n	1036c <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
   10368:	f001 fdc2 	bl	11ef0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
   1036c:	7bbb      	ldrb	r3, [r7, #14]
   1036e:	f103 33ff 	add.w	r3, r3, #4294967295
   10372:	73bb      	strb	r3, [r7, #14]
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   10374:	f997 300e 	ldrsb.w	r3, [r7, #14]
   10378:	2b00      	cmp	r3, #0
   1037a:	dce8      	bgt.n	1034e <prvUnlockQueue+0x16>
   1037c:	e000      	b.n	10380 <prvUnlockQueue+0x48>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
   1037e:	bf00      	nop
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
   10380:	687b      	ldr	r3, [r7, #4]
   10382:	f04f 32ff 	mov.w	r2, #4294967295
   10386:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
   1038a:	f003 fee5 	bl	14158 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   1038e:	f003 feab 	bl	140e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
   10392:	687b      	ldr	r3, [r7, #4]
   10394:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   10398:	73fb      	strb	r3, [r7, #15]

		while( cRxLock > queueLOCKED_UNMODIFIED )
   1039a:	e012      	b.n	103c2 <prvUnlockQueue+0x8a>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   1039c:	687b      	ldr	r3, [r7, #4]
   1039e:	691b      	ldr	r3, [r3, #16]
   103a0:	2b00      	cmp	r3, #0
   103a2:	d013      	beq.n	103cc <prvUnlockQueue+0x94>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   103a4:	687b      	ldr	r3, [r7, #4]
   103a6:	f103 0310 	add.w	r3, r3, #16
   103aa:	4618      	mov	r0, r3
   103ac:	f001 fc0e 	bl	11bcc <xTaskRemoveFromEventList>
   103b0:	4603      	mov	r3, r0
   103b2:	2b00      	cmp	r3, #0
   103b4:	d001      	beq.n	103ba <prvUnlockQueue+0x82>
				{
					vTaskMissedYield();
   103b6:	f001 fd9b 	bl	11ef0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
   103ba:	7bfb      	ldrb	r3, [r7, #15]
   103bc:	f103 33ff 	add.w	r3, r3, #4294967295
   103c0:	73fb      	strb	r3, [r7, #15]
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
   103c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
   103c6:	2b00      	cmp	r3, #0
   103c8:	dce8      	bgt.n	1039c <prvUnlockQueue+0x64>
   103ca:	e000      	b.n	103ce <prvUnlockQueue+0x96>

				--cRxLock;
			}
			else
			{
				break;
   103cc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
   103ce:	687b      	ldr	r3, [r7, #4]
   103d0:	f04f 32ff 	mov.w	r2, #4294967295
   103d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   103d8:	f003 febe 	bl	14158 <vPortExitCritical>
}
   103dc:	f107 0710 	add.w	r7, r7, #16
   103e0:	46bd      	mov	sp, r7
   103e2:	bd80      	pop	{r7, pc}

000103e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   103e4:	b580      	push	{r7, lr}
   103e6:	b084      	sub	sp, #16
   103e8:	af00      	add	r7, sp, #0
   103ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   103ec:	f003 fe7c 	bl	140e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   103f0:	687b      	ldr	r3, [r7, #4]
   103f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   103f4:	2b00      	cmp	r3, #0
   103f6:	d103      	bne.n	10400 <prvIsQueueEmpty+0x1c>
		{
			xReturn = pdTRUE;
   103f8:	f04f 0301 	mov.w	r3, #1
   103fc:	60fb      	str	r3, [r7, #12]
   103fe:	e002      	b.n	10406 <prvIsQueueEmpty+0x22>
		}
		else
		{
			xReturn = pdFALSE;
   10400:	f04f 0300 	mov.w	r3, #0
   10404:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   10406:	f003 fea7 	bl	14158 <vPortExitCritical>

	return xReturn;
   1040a:	68fb      	ldr	r3, [r7, #12]
}
   1040c:	4618      	mov	r0, r3
   1040e:	f107 0710 	add.w	r7, r7, #16
   10412:	46bd      	mov	sp, r7
   10414:	bd80      	pop	{r7, pc}
   10416:	bf00      	nop

00010418 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
   10418:	b480      	push	{r7}
   1041a:	b087      	sub	sp, #28
   1041c:	af00      	add	r7, sp, #0
   1041e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   10420:	687b      	ldr	r3, [r7, #4]
   10422:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10424:	693b      	ldr	r3, [r7, #16]
   10426:	2b00      	cmp	r3, #0
   10428:	d109      	bne.n	1043e <xQueueIsQueueEmptyFromISR+0x26>
   1042a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1042e:	f383 8811 	msr	BASEPRI, r3
   10432:	f3bf 8f6f 	isb	sy
   10436:	f3bf 8f4f 	dsb	sy
   1043a:	617b      	str	r3, [r7, #20]
   1043c:	e7fe      	b.n	1043c <xQueueIsQueueEmptyFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
   1043e:	693b      	ldr	r3, [r7, #16]
   10440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10442:	2b00      	cmp	r3, #0
   10444:	d103      	bne.n	1044e <xQueueIsQueueEmptyFromISR+0x36>
	{
		xReturn = pdTRUE;
   10446:	f04f 0301 	mov.w	r3, #1
   1044a:	60fb      	str	r3, [r7, #12]
   1044c:	e002      	b.n	10454 <xQueueIsQueueEmptyFromISR+0x3c>
	}
	else
	{
		xReturn = pdFALSE;
   1044e:	f04f 0300 	mov.w	r3, #0
   10452:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   10454:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   10456:	4618      	mov	r0, r3
   10458:	f107 071c 	add.w	r7, r7, #28
   1045c:	46bd      	mov	sp, r7
   1045e:	bc80      	pop	{r7}
   10460:	4770      	bx	lr
   10462:	bf00      	nop

00010464 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
   10464:	b580      	push	{r7, lr}
   10466:	b084      	sub	sp, #16
   10468:	af00      	add	r7, sp, #0
   1046a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   1046c:	f003 fe3c 	bl	140e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   10470:	687b      	ldr	r3, [r7, #4]
   10472:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   10474:	687b      	ldr	r3, [r7, #4]
   10476:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   10478:	429a      	cmp	r2, r3
   1047a:	d103      	bne.n	10484 <prvIsQueueFull+0x20>
		{
			xReturn = pdTRUE;
   1047c:	f04f 0301 	mov.w	r3, #1
   10480:	60fb      	str	r3, [r7, #12]
   10482:	e002      	b.n	1048a <prvIsQueueFull+0x26>
		}
		else
		{
			xReturn = pdFALSE;
   10484:	f04f 0300 	mov.w	r3, #0
   10488:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   1048a:	f003 fe65 	bl	14158 <vPortExitCritical>

	return xReturn;
   1048e:	68fb      	ldr	r3, [r7, #12]
}
   10490:	4618      	mov	r0, r3
   10492:	f107 0710 	add.w	r7, r7, #16
   10496:	46bd      	mov	sp, r7
   10498:	bd80      	pop	{r7, pc}
   1049a:	bf00      	nop

0001049c <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
   1049c:	b480      	push	{r7}
   1049e:	b087      	sub	sp, #28
   104a0:	af00      	add	r7, sp, #0
   104a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   104a4:	687b      	ldr	r3, [r7, #4]
   104a6:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   104a8:	693b      	ldr	r3, [r7, #16]
   104aa:	2b00      	cmp	r3, #0
   104ac:	d109      	bne.n	104c2 <xQueueIsQueueFullFromISR+0x26>
   104ae:	f04f 0328 	mov.w	r3, #40	; 0x28
   104b2:	f383 8811 	msr	BASEPRI, r3
   104b6:	f3bf 8f6f 	isb	sy
   104ba:	f3bf 8f4f 	dsb	sy
   104be:	617b      	str	r3, [r7, #20]
   104c0:	e7fe      	b.n	104c0 <xQueueIsQueueFullFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   104c2:	693b      	ldr	r3, [r7, #16]
   104c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   104c6:	693b      	ldr	r3, [r7, #16]
   104c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   104ca:	429a      	cmp	r2, r3
   104cc:	d103      	bne.n	104d6 <xQueueIsQueueFullFromISR+0x3a>
	{
		xReturn = pdTRUE;
   104ce:	f04f 0301 	mov.w	r3, #1
   104d2:	60fb      	str	r3, [r7, #12]
   104d4:	e002      	b.n	104dc <xQueueIsQueueFullFromISR+0x40>
	}
	else
	{
		xReturn = pdFALSE;
   104d6:	f04f 0300 	mov.w	r3, #0
   104da:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   104dc:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   104de:	4618      	mov	r0, r3
   104e0:	f107 071c 	add.w	r7, r7, #28
   104e4:	46bd      	mov	sp, r7
   104e6:	bc80      	pop	{r7}
   104e8:	4770      	bx	lr
   104ea:	bf00      	nop

000104ec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   104ec:	b580      	push	{r7, lr}
   104ee:	b086      	sub	sp, #24
   104f0:	af00      	add	r7, sp, #0
   104f2:	60f8      	str	r0, [r7, #12]
   104f4:	60b9      	str	r1, [r7, #8]
   104f6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
   104f8:	68fb      	ldr	r3, [r7, #12]
   104fa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   104fc:	f003 fdf4 	bl	140e8 <vPortEnterCritical>
   10500:	697b      	ldr	r3, [r7, #20]
   10502:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   10506:	b2db      	uxtb	r3, r3
   10508:	b25b      	sxtb	r3, r3
   1050a:	f1b3 3fff 	cmp.w	r3, #4294967295
   1050e:	d104      	bne.n	1051a <vQueueWaitForMessageRestricted+0x2e>
   10510:	697b      	ldr	r3, [r7, #20]
   10512:	f04f 0200 	mov.w	r2, #0
   10516:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   1051a:	697b      	ldr	r3, [r7, #20]
   1051c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   10520:	b2db      	uxtb	r3, r3
   10522:	b25b      	sxtb	r3, r3
   10524:	f1b3 3fff 	cmp.w	r3, #4294967295
   10528:	d104      	bne.n	10534 <vQueueWaitForMessageRestricted+0x48>
   1052a:	697b      	ldr	r3, [r7, #20]
   1052c:	f04f 0200 	mov.w	r2, #0
   10530:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   10534:	f003 fe10 	bl	14158 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   10538:	697b      	ldr	r3, [r7, #20]
   1053a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1053c:	2b00      	cmp	r3, #0
   1053e:	d107      	bne.n	10550 <vQueueWaitForMessageRestricted+0x64>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
   10540:	697b      	ldr	r3, [r7, #20]
   10542:	f103 0324 	add.w	r3, r3, #36	; 0x24
   10546:	4618      	mov	r0, r3
   10548:	68b9      	ldr	r1, [r7, #8]
   1054a:	687a      	ldr	r2, [r7, #4]
   1054c:	f001 fb12 	bl	11b74 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   10550:	6978      	ldr	r0, [r7, #20]
   10552:	f7ff fef1 	bl	10338 <prvUnlockQueue>
	}
   10556:	f107 0718 	add.w	r7, r7, #24
   1055a:	46bd      	mov	sp, r7
   1055c:	bd80      	pop	{r7, pc}
   1055e:	bf00      	nop

00010560 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
   10560:	b580      	push	{r7, lr}
   10562:	b08c      	sub	sp, #48	; 0x30
   10564:	af04      	add	r7, sp, #16
   10566:	60f8      	str	r0, [r7, #12]
   10568:	60b9      	str	r1, [r7, #8]
   1056a:	603b      	str	r3, [r7, #0]
   1056c:	4613      	mov	r3, r2
   1056e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
   10570:	88fb      	ldrh	r3, [r7, #6]
   10572:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10576:	4618      	mov	r0, r3
   10578:	f003 fb3a 	bl	13bf0 <pvPortMalloc>
   1057c:	4603      	mov	r3, r0
   1057e:	61fb      	str	r3, [r7, #28]

			if( pxStack != NULL )
   10580:	69fb      	ldr	r3, [r7, #28]
   10582:	2b00      	cmp	r3, #0
   10584:	d010      	beq.n	105a8 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
   10586:	f04f 005c 	mov.w	r0, #92	; 0x5c
   1058a:	f003 fb31 	bl	13bf0 <pvPortMalloc>
   1058e:	4603      	mov	r3, r0
   10590:	617b      	str	r3, [r7, #20]

				if( pxNewTCB != NULL )
   10592:	697b      	ldr	r3, [r7, #20]
   10594:	2b00      	cmp	r3, #0
   10596:	d003      	beq.n	105a0 <xTaskCreate+0x40>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
   10598:	697b      	ldr	r3, [r7, #20]
   1059a:	69fa      	ldr	r2, [r7, #28]
   1059c:	631a      	str	r2, [r3, #48]	; 0x30
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
   1059e:	e006      	b.n	105ae <xTaskCreate+0x4e>
   105a0:	69f8      	ldr	r0, [r7, #28]
   105a2:	f003 fbdb 	bl	13d5c <vPortFree>
   105a6:	e002      	b.n	105ae <xTaskCreate+0x4e>
				}
			}
			else
			{
				pxNewTCB = NULL;
   105a8:	f04f 0300 	mov.w	r3, #0
   105ac:	617b      	str	r3, [r7, #20]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
   105ae:	697b      	ldr	r3, [r7, #20]
   105b0:	2b00      	cmp	r3, #0
   105b2:	d016      	beq.n	105e2 <xTaskCreate+0x82>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
   105b4:	88fb      	ldrh	r3, [r7, #6]
   105b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
   105b8:	9200      	str	r2, [sp, #0]
   105ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   105bc:	9201      	str	r2, [sp, #4]
   105be:	697a      	ldr	r2, [r7, #20]
   105c0:	9202      	str	r2, [sp, #8]
   105c2:	f04f 0200 	mov.w	r2, #0
   105c6:	9203      	str	r2, [sp, #12]
   105c8:	68f8      	ldr	r0, [r7, #12]
   105ca:	68b9      	ldr	r1, [r7, #8]
   105cc:	461a      	mov	r2, r3
   105ce:	683b      	ldr	r3, [r7, #0]
   105d0:	f000 f810 	bl	105f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
   105d4:	6978      	ldr	r0, [r7, #20]
   105d6:	f000 f8b1 	bl	1073c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
   105da:	f04f 0301 	mov.w	r3, #1
   105de:	61bb      	str	r3, [r7, #24]
   105e0:	e002      	b.n	105e8 <xTaskCreate+0x88>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   105e2:	f04f 33ff 	mov.w	r3, #4294967295
   105e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
   105e8:	69bb      	ldr	r3, [r7, #24]
	}
   105ea:	4618      	mov	r0, r3
   105ec:	f107 0720 	add.w	r7, r7, #32
   105f0:	46bd      	mov	sp, r7
   105f2:	bd80      	pop	{r7, pc}

000105f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
   105f4:	b580      	push	{r7, lr}
   105f6:	b088      	sub	sp, #32
   105f8:	af00      	add	r7, sp, #0
   105fa:	60f8      	str	r0, [r7, #12]
   105fc:	60b9      	str	r1, [r7, #8]
   105fe:	607a      	str	r2, [r7, #4]
   10600:	603b      	str	r3, [r7, #0]
			xRunPrivileged = pdFALSE;
		}
		uxPriority &= ~portPRIVILEGE_BIT;
	#endif /* portUSING_MPU_WRAPPERS == 1 */

	configASSERT( pcName );
   10602:	68bb      	ldr	r3, [r7, #8]
   10604:	2b00      	cmp	r3, #0
   10606:	d109      	bne.n	1061c <prvInitialiseNewTask+0x28>
   10608:	f04f 0328 	mov.w	r3, #40	; 0x28
   1060c:	f383 8811 	msr	BASEPRI, r3
   10610:	f3bf 8f6f 	isb	sy
   10614:	f3bf 8f4f 	dsb	sy
   10618:	61bb      	str	r3, [r7, #24]
   1061a:	e7fe      	b.n	1061a <prvInitialiseNewTask+0x26>

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
   1061c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1061e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   10620:	687b      	ldr	r3, [r7, #4]
   10622:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10626:	4610      	mov	r0, r2
   10628:	f04f 01a5 	mov.w	r1, #165	; 0xa5
   1062c:	461a      	mov	r2, r3
   1062e:	f004 fbef 	bl	14e10 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
   10632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10634:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   10636:	687b      	ldr	r3, [r7, #4]
   10638:	f103 33ff 	add.w	r3, r3, #4294967295
   1063c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10640:	4413      	add	r3, r2
   10642:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
   10644:	693b      	ldr	r3, [r7, #16]
   10646:	f023 0307 	bic.w	r3, r3, #7
   1064a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   1064c:	693b      	ldr	r3, [r7, #16]
   1064e:	f003 0307 	and.w	r3, r3, #7
   10652:	2b00      	cmp	r3, #0
   10654:	d009      	beq.n	1066a <prvInitialiseNewTask+0x76>
   10656:	f04f 0328 	mov.w	r3, #40	; 0x28
   1065a:	f383 8811 	msr	BASEPRI, r3
   1065e:	f3bf 8f6f 	isb	sy
   10662:	f3bf 8f4f 	dsb	sy
   10666:	61fb      	str	r3, [r7, #28]
   10668:	e7fe      	b.n	10668 <prvInitialiseNewTask+0x74>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   1066a:	f04f 0300 	mov.w	r3, #0
   1066e:	617b      	str	r3, [r7, #20]
   10670:	e012      	b.n	10698 <prvInitialiseNewTask+0xa4>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
   10672:	6979      	ldr	r1, [r7, #20]
   10674:	68ba      	ldr	r2, [r7, #8]
   10676:	697b      	ldr	r3, [r7, #20]
   10678:	4413      	add	r3, r2
   1067a:	781a      	ldrb	r2, [r3, #0]
   1067c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1067e:	440b      	add	r3, r1
   10680:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
   10684:	68ba      	ldr	r2, [r7, #8]
   10686:	697b      	ldr	r3, [r7, #20]
   10688:	4413      	add	r3, r2
   1068a:	781b      	ldrb	r3, [r3, #0]
   1068c:	2b00      	cmp	r3, #0
   1068e:	d007      	beq.n	106a0 <prvInitialiseNewTask+0xac>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   10690:	697b      	ldr	r3, [r7, #20]
   10692:	f103 0301 	add.w	r3, r3, #1
   10696:	617b      	str	r3, [r7, #20]
   10698:	697b      	ldr	r3, [r7, #20]
   1069a:	2b09      	cmp	r3, #9
   1069c:	d9e9      	bls.n	10672 <prvInitialiseNewTask+0x7e>
   1069e:	e000      	b.n	106a2 <prvInitialiseNewTask+0xae>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
		{
			break;
   106a0:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   106a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   106a4:	f04f 0200 	mov.w	r2, #0
   106a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   106ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
   106ae:	2b04      	cmp	r3, #4
   106b0:	d902      	bls.n	106b8 <prvInitialiseNewTask+0xc4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   106b2:	f04f 0304 	mov.w	r3, #4
   106b6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
   106b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   106ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
   106bc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
   106be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   106c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
   106c2:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
   106c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   106c6:	f04f 0200 	mov.w	r2, #0
   106ca:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
   106cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   106ce:	f103 0304 	add.w	r3, r3, #4
   106d2:	4618      	mov	r0, r3
   106d4:	f7fe fc5e 	bl	ef94 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
   106d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   106da:	f103 0318 	add.w	r3, r3, #24
   106de:	4618      	mov	r0, r3
   106e0:	f7fe fc58 	bl	ef94 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
   106e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   106e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   106e8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   106ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
   106ec:	f1c3 0205 	rsb	r2, r3, #5
   106f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   106f2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
   106f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   106f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   106f8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
   106fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   106fc:	f04f 0200 	mov.w	r2, #0
   10700:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
   10702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10704:	f04f 0200 	mov.w	r2, #0
   10708:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   1070a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1070c:	f04f 0200 	mov.w	r2, #0
   10710:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   10714:	6938      	ldr	r0, [r7, #16]
   10716:	68f9      	ldr	r1, [r7, #12]
   10718:	683a      	ldr	r2, [r7, #0]
   1071a:	f003 fbab 	bl	13e74 <pxPortInitialiseStack>
   1071e:	4603      	mov	r3, r0
   10720:	461a      	mov	r2, r3
   10722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10724:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
   10726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10728:	2b00      	cmp	r3, #0
   1072a:	d002      	beq.n	10732 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   1072c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   1072e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10730:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   10732:	f107 0720 	add.w	r7, r7, #32
   10736:	46bd      	mov	sp, r7
   10738:	bd80      	pop	{r7, pc}
   1073a:	bf00      	nop

0001073c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
   1073c:	b580      	push	{r7, lr}
   1073e:	b082      	sub	sp, #8
   10740:	af00      	add	r7, sp, #0
   10742:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
   10744:	f003 fcd0 	bl	140e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
   10748:	f243 0384 	movw	r3, #12420	; 0x3084
   1074c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10750:	681b      	ldr	r3, [r3, #0]
   10752:	f103 0201 	add.w	r2, r3, #1
   10756:	f243 0384 	movw	r3, #12420	; 0x3084
   1075a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1075e:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
   10760:	f642 73ac 	movw	r3, #12204	; 0x2fac
   10764:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10768:	681b      	ldr	r3, [r3, #0]
   1076a:	2b00      	cmp	r3, #0
   1076c:	d10f      	bne.n	1078e <prvAddNewTaskToReadyList+0x52>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
   1076e:	f642 73ac 	movw	r3, #12204	; 0x2fac
   10772:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10776:	687a      	ldr	r2, [r7, #4]
   10778:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   1077a:	f243 0384 	movw	r3, #12420	; 0x3084
   1077e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10782:	681b      	ldr	r3, [r3, #0]
   10784:	2b01      	cmp	r3, #1
   10786:	d11a      	bne.n	107be <prvAddNewTaskToReadyList+0x82>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   10788:	f001 fc04 	bl	11f94 <prvInitialiseTaskLists>
   1078c:	e018      	b.n	107c0 <prvAddNewTaskToReadyList+0x84>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
   1078e:	f243 0390 	movw	r3, #12432	; 0x3090
   10792:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10796:	681b      	ldr	r3, [r3, #0]
   10798:	2b00      	cmp	r3, #0
   1079a:	d111      	bne.n	107c0 <prvAddNewTaskToReadyList+0x84>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
   1079c:	f642 73ac 	movw	r3, #12204	; 0x2fac
   107a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107a4:	681b      	ldr	r3, [r3, #0]
   107a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   107a8:	687b      	ldr	r3, [r7, #4]
   107aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   107ac:	429a      	cmp	r2, r3
   107ae:	d807      	bhi.n	107c0 <prvAddNewTaskToReadyList+0x84>
				{
					pxCurrentTCB = pxNewTCB;
   107b0:	f642 73ac 	movw	r3, #12204	; 0x2fac
   107b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107b8:	687a      	ldr	r2, [r7, #4]
   107ba:	601a      	str	r2, [r3, #0]
   107bc:	e000      	b.n	107c0 <prvAddNewTaskToReadyList+0x84>
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   107be:	bf00      	nop
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
   107c0:	f243 03a0 	movw	r3, #12448	; 0x30a0
   107c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107c8:	681b      	ldr	r3, [r3, #0]
   107ca:	f103 0201 	add.w	r2, r3, #1
   107ce:	f243 03a0 	movw	r3, #12448	; 0x30a0
   107d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107d6:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
   107d8:	f243 03a0 	movw	r3, #12448	; 0x30a0
   107dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107e0:	681a      	ldr	r2, [r3, #0]
   107e2:	687b      	ldr	r3, [r7, #4]
   107e4:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
   107e6:	687b      	ldr	r3, [r7, #4]
   107e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   107ea:	f04f 0201 	mov.w	r2, #1
   107ee:	fa02 f203 	lsl.w	r2, r2, r3
   107f2:	f243 038c 	movw	r3, #12428	; 0x308c
   107f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107fa:	681b      	ldr	r3, [r3, #0]
   107fc:	ea42 0203 	orr.w	r2, r2, r3
   10800:	f243 038c 	movw	r3, #12428	; 0x308c
   10804:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10808:	601a      	str	r2, [r3, #0]
   1080a:	687b      	ldr	r3, [r7, #4]
   1080c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1080e:	4613      	mov	r3, r2
   10810:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10814:	4413      	add	r3, r2
   10816:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1081a:	461a      	mov	r2, r3
   1081c:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   10820:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10824:	441a      	add	r2, r3
   10826:	687b      	ldr	r3, [r7, #4]
   10828:	f103 0304 	add.w	r3, r3, #4
   1082c:	4610      	mov	r0, r2
   1082e:	4619      	mov	r1, r3
   10830:	f7fe fbbe 	bl	efb0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
   10834:	f003 fc90 	bl	14158 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
   10838:	f243 0390 	movw	r3, #12432	; 0x3090
   1083c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10840:	681b      	ldr	r3, [r3, #0]
   10842:	2b00      	cmp	r3, #0
   10844:	d014      	beq.n	10870 <prvAddNewTaskToReadyList+0x134>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
   10846:	f642 73ac 	movw	r3, #12204	; 0x2fac
   1084a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1084e:	681b      	ldr	r3, [r3, #0]
   10850:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10852:	687b      	ldr	r3, [r7, #4]
   10854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10856:	429a      	cmp	r2, r3
   10858:	d20a      	bcs.n	10870 <prvAddNewTaskToReadyList+0x134>
		{
			taskYIELD_IF_USING_PREEMPTION();
   1085a:	f64e 5304 	movw	r3, #60676	; 0xed04
   1085e:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10862:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10866:	601a      	str	r2, [r3, #0]
   10868:	f3bf 8f4f 	dsb	sy
   1086c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   10870:	f107 0708 	add.w	r7, r7, #8
   10874:	46bd      	mov	sp, r7
   10876:	bd80      	pop	{r7, pc}

00010878 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
   10878:	b580      	push	{r7, lr}
   1087a:	b084      	sub	sp, #16
   1087c:	af00      	add	r7, sp, #0
   1087e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   10880:	f003 fc32 	bl	140e8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
   10884:	687b      	ldr	r3, [r7, #4]
   10886:	2b00      	cmp	r3, #0
   10888:	d105      	bne.n	10896 <vTaskDelete+0x1e>
   1088a:	f642 73ac 	movw	r3, #12204	; 0x2fac
   1088e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10892:	681b      	ldr	r3, [r3, #0]
   10894:	e000      	b.n	10898 <vTaskDelete+0x20>
   10896:	687b      	ldr	r3, [r7, #4]
   10898:	60bb      	str	r3, [r7, #8]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1089a:	68bb      	ldr	r3, [r7, #8]
   1089c:	f103 0304 	add.w	r3, r3, #4
   108a0:	4618      	mov	r0, r3
   108a2:	f7fe fbe3 	bl	f06c <uxListRemove>
   108a6:	4603      	mov	r3, r0
   108a8:	2b00      	cmp	r3, #0
   108aa:	d124      	bne.n	108f6 <vTaskDelete+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   108ac:	68bb      	ldr	r3, [r7, #8]
   108ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   108b0:	4613      	mov	r3, r2
   108b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   108b6:	4413      	add	r3, r2
   108b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   108bc:	461a      	mov	r2, r3
   108be:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   108c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108c6:	4413      	add	r3, r2
   108c8:	681b      	ldr	r3, [r3, #0]
   108ca:	2b00      	cmp	r3, #0
   108cc:	d113      	bne.n	108f6 <vTaskDelete+0x7e>
   108ce:	68bb      	ldr	r3, [r7, #8]
   108d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   108d2:	f04f 0201 	mov.w	r2, #1
   108d6:	fa02 f303 	lsl.w	r3, r2, r3
   108da:	ea6f 0203 	mvn.w	r2, r3
   108de:	f243 038c 	movw	r3, #12428	; 0x308c
   108e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108e6:	681b      	ldr	r3, [r3, #0]
   108e8:	ea02 0203 	and.w	r2, r2, r3
   108ec:	f243 038c 	movw	r3, #12428	; 0x308c
   108f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108f4:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   108f6:	68bb      	ldr	r3, [r7, #8]
   108f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   108fa:	2b00      	cmp	r3, #0
   108fc:	d005      	beq.n	1090a <vTaskDelete+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   108fe:	68bb      	ldr	r3, [r7, #8]
   10900:	f103 0318 	add.w	r3, r3, #24
   10904:	4618      	mov	r0, r3
   10906:	f7fe fbb1 	bl	f06c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
   1090a:	f243 03a0 	movw	r3, #12448	; 0x30a0
   1090e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10912:	681b      	ldr	r3, [r3, #0]
   10914:	f103 0201 	add.w	r2, r3, #1
   10918:	f243 03a0 	movw	r3, #12448	; 0x30a0
   1091c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10920:	601a      	str	r2, [r3, #0]

			if( pxTCB == pxCurrentTCB )
   10922:	f642 73ac 	movw	r3, #12204	; 0x2fac
   10926:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1092a:	681b      	ldr	r3, [r3, #0]
   1092c:	68ba      	ldr	r2, [r7, #8]
   1092e:	429a      	cmp	r2, r3
   10930:	d116      	bne.n	10960 <vTaskDelete+0xe8>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
   10932:	68bb      	ldr	r3, [r7, #8]
   10934:	f103 0304 	add.w	r3, r3, #4
   10938:	f243 0058 	movw	r0, #12376	; 0x3058
   1093c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   10940:	4619      	mov	r1, r3
   10942:	f7fe fb35 	bl	efb0 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
   10946:	f243 036c 	movw	r3, #12396	; 0x306c
   1094a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1094e:	681b      	ldr	r3, [r3, #0]
   10950:	f103 0201 	add.w	r2, r3, #1
   10954:	f243 036c 	movw	r3, #12396	; 0x306c
   10958:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1095c:	601a      	str	r2, [r3, #0]
   1095e:	e010      	b.n	10982 <vTaskDelete+0x10a>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
   10960:	f243 0384 	movw	r3, #12420	; 0x3084
   10964:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10968:	681b      	ldr	r3, [r3, #0]
   1096a:	f103 32ff 	add.w	r2, r3, #4294967295
   1096e:	f243 0384 	movw	r3, #12420	; 0x3084
   10972:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10976:	601a      	str	r2, [r3, #0]
				prvDeleteTCB( pxTCB );
   10978:	68b8      	ldr	r0, [r7, #8]
   1097a:	f001 fc85 	bl	12288 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
   1097e:	f001 fc93 	bl	122a8 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
   10982:	f003 fbe9 	bl	14158 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
   10986:	f243 0390 	movw	r3, #12432	; 0x3090
   1098a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1098e:	681b      	ldr	r3, [r3, #0]
   10990:	2b00      	cmp	r3, #0
   10992:	d023      	beq.n	109dc <vTaskDelete+0x164>
		{
			if( pxTCB == pxCurrentTCB )
   10994:	f642 73ac 	movw	r3, #12204	; 0x2fac
   10998:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1099c:	681b      	ldr	r3, [r3, #0]
   1099e:	68ba      	ldr	r2, [r7, #8]
   109a0:	429a      	cmp	r2, r3
   109a2:	d11b      	bne.n	109dc <vTaskDelete+0x164>
			{
				configASSERT( uxSchedulerSuspended == 0 );
   109a4:	f243 03ac 	movw	r3, #12460	; 0x30ac
   109a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   109ac:	681b      	ldr	r3, [r3, #0]
   109ae:	2b00      	cmp	r3, #0
   109b0:	d009      	beq.n	109c6 <vTaskDelete+0x14e>
   109b2:	f04f 0328 	mov.w	r3, #40	; 0x28
   109b6:	f383 8811 	msr	BASEPRI, r3
   109ba:	f3bf 8f6f 	isb	sy
   109be:	f3bf 8f4f 	dsb	sy
   109c2:	60fb      	str	r3, [r7, #12]
   109c4:	e7fe      	b.n	109c4 <vTaskDelete+0x14c>
				portYIELD_WITHIN_API();
   109c6:	f64e 5304 	movw	r3, #60676	; 0xed04
   109ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
   109ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   109d2:	601a      	str	r2, [r3, #0]
   109d4:	f3bf 8f4f 	dsb	sy
   109d8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
   109dc:	f107 0710 	add.w	r7, r7, #16
   109e0:	46bd      	mov	sp, r7
   109e2:	bd80      	pop	{r7, pc}

000109e4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
   109e4:	b580      	push	{r7, lr}
   109e6:	b08a      	sub	sp, #40	; 0x28
   109e8:	af00      	add	r7, sp, #0
   109ea:	6078      	str	r0, [r7, #4]
   109ec:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
   109ee:	f04f 0300 	mov.w	r3, #0
   109f2:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
   109f4:	687b      	ldr	r3, [r7, #4]
   109f6:	2b00      	cmp	r3, #0
   109f8:	d109      	bne.n	10a0e <vTaskDelayUntil+0x2a>
   109fa:	f04f 0328 	mov.w	r3, #40	; 0x28
   109fe:	f383 8811 	msr	BASEPRI, r3
   10a02:	f3bf 8f6f 	isb	sy
   10a06:	f3bf 8f4f 	dsb	sy
   10a0a:	61fb      	str	r3, [r7, #28]
   10a0c:	e7fe      	b.n	10a0c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
   10a0e:	683b      	ldr	r3, [r7, #0]
   10a10:	2b00      	cmp	r3, #0
   10a12:	d109      	bne.n	10a28 <vTaskDelayUntil+0x44>
   10a14:	f04f 0328 	mov.w	r3, #40	; 0x28
   10a18:	f383 8811 	msr	BASEPRI, r3
   10a1c:	f3bf 8f6f 	isb	sy
   10a20:	f3bf 8f4f 	dsb	sy
   10a24:	623b      	str	r3, [r7, #32]
   10a26:	e7fe      	b.n	10a26 <vTaskDelayUntil+0x42>
		configASSERT( uxSchedulerSuspended == 0 );
   10a28:	f243 03ac 	movw	r3, #12460	; 0x30ac
   10a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a30:	681b      	ldr	r3, [r3, #0]
   10a32:	2b00      	cmp	r3, #0
   10a34:	d009      	beq.n	10a4a <vTaskDelayUntil+0x66>
   10a36:	f04f 0328 	mov.w	r3, #40	; 0x28
   10a3a:	f383 8811 	msr	BASEPRI, r3
   10a3e:	f3bf 8f6f 	isb	sy
   10a42:	f3bf 8f4f 	dsb	sy
   10a46:	627b      	str	r3, [r7, #36]	; 0x24
   10a48:	e7fe      	b.n	10a48 <vTaskDelayUntil+0x64>

		vTaskSuspendAll();
   10a4a:	f000 fc6d 	bl	11328 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   10a4e:	f243 0388 	movw	r3, #12424	; 0x3088
   10a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a56:	681b      	ldr	r3, [r3, #0]
   10a58:	61bb      	str	r3, [r7, #24]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   10a5a:	687b      	ldr	r3, [r7, #4]
   10a5c:	681a      	ldr	r2, [r3, #0]
   10a5e:	683b      	ldr	r3, [r7, #0]
   10a60:	4413      	add	r3, r2
   10a62:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
   10a64:	687b      	ldr	r3, [r7, #4]
   10a66:	681a      	ldr	r2, [r3, #0]
   10a68:	69bb      	ldr	r3, [r7, #24]
   10a6a:	429a      	cmp	r2, r3
   10a6c:	d90c      	bls.n	10a88 <vTaskDelayUntil+0xa4>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
   10a6e:	687b      	ldr	r3, [r7, #4]
   10a70:	681a      	ldr	r2, [r3, #0]
   10a72:	68fb      	ldr	r3, [r7, #12]
   10a74:	429a      	cmp	r2, r3
   10a76:	d914      	bls.n	10aa2 <vTaskDelayUntil+0xbe>
   10a78:	68fa      	ldr	r2, [r7, #12]
   10a7a:	69bb      	ldr	r3, [r7, #24]
   10a7c:	429a      	cmp	r2, r3
   10a7e:	d912      	bls.n	10aa6 <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
   10a80:	f04f 0301 	mov.w	r3, #1
   10a84:	617b      	str	r3, [r7, #20]
   10a86:	e00f      	b.n	10aa8 <vTaskDelayUntil+0xc4>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
   10a88:	687b      	ldr	r3, [r7, #4]
   10a8a:	681a      	ldr	r2, [r3, #0]
   10a8c:	68fb      	ldr	r3, [r7, #12]
   10a8e:	429a      	cmp	r2, r3
   10a90:	d803      	bhi.n	10a9a <vTaskDelayUntil+0xb6>
   10a92:	68fa      	ldr	r2, [r7, #12]
   10a94:	69bb      	ldr	r3, [r7, #24]
   10a96:	429a      	cmp	r2, r3
   10a98:	d906      	bls.n	10aa8 <vTaskDelayUntil+0xc4>
				{
					xShouldDelay = pdTRUE;
   10a9a:	f04f 0301 	mov.w	r3, #1
   10a9e:	617b      	str	r3, [r7, #20]
   10aa0:	e002      	b.n	10aa8 <vTaskDelayUntil+0xc4>
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
				{
					xShouldDelay = pdTRUE;
   10aa2:	bf00      	nop
   10aa4:	e000      	b.n	10aa8 <vTaskDelayUntil+0xc4>
   10aa6:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   10aa8:	687b      	ldr	r3, [r7, #4]
   10aaa:	68fa      	ldr	r2, [r7, #12]
   10aac:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
   10aae:	697b      	ldr	r3, [r7, #20]
   10ab0:	2b00      	cmp	r3, #0
   10ab2:	d008      	beq.n	10ac6 <vTaskDelayUntil+0xe2>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
   10ab4:	68fa      	ldr	r2, [r7, #12]
   10ab6:	69bb      	ldr	r3, [r7, #24]
   10ab8:	ebc3 0302 	rsb	r3, r3, r2
   10abc:	4618      	mov	r0, r3
   10abe:	f04f 0100 	mov.w	r1, #0
   10ac2:	f002 fb7b 	bl	131bc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   10ac6:	f000 fc41 	bl	1134c <xTaskResumeAll>
   10aca:	4603      	mov	r3, r0
   10acc:	613b      	str	r3, [r7, #16]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   10ace:	693b      	ldr	r3, [r7, #16]
   10ad0:	2b00      	cmp	r3, #0
   10ad2:	d10a      	bne.n	10aea <vTaskDelayUntil+0x106>
		{
			portYIELD_WITHIN_API();
   10ad4:	f64e 5304 	movw	r3, #60676	; 0xed04
   10ad8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10adc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10ae0:	601a      	str	r2, [r3, #0]
   10ae2:	f3bf 8f4f 	dsb	sy
   10ae6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10aea:	f107 0728 	add.w	r7, r7, #40	; 0x28
   10aee:	46bd      	mov	sp, r7
   10af0:	bd80      	pop	{r7, pc}
   10af2:	bf00      	nop

00010af4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
   10af4:	b580      	push	{r7, lr}
   10af6:	b084      	sub	sp, #16
   10af8:	af00      	add	r7, sp, #0
   10afa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
   10afc:	f04f 0300 	mov.w	r3, #0
   10b00:	60bb      	str	r3, [r7, #8]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
   10b02:	687b      	ldr	r3, [r7, #4]
   10b04:	2b00      	cmp	r3, #0
   10b06:	d01b      	beq.n	10b40 <vTaskDelay+0x4c>
		{
			configASSERT( uxSchedulerSuspended == 0 );
   10b08:	f243 03ac 	movw	r3, #12460	; 0x30ac
   10b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b10:	681b      	ldr	r3, [r3, #0]
   10b12:	2b00      	cmp	r3, #0
   10b14:	d009      	beq.n	10b2a <vTaskDelay+0x36>
   10b16:	f04f 0328 	mov.w	r3, #40	; 0x28
   10b1a:	f383 8811 	msr	BASEPRI, r3
   10b1e:	f3bf 8f6f 	isb	sy
   10b22:	f3bf 8f4f 	dsb	sy
   10b26:	60fb      	str	r3, [r7, #12]
   10b28:	e7fe      	b.n	10b28 <vTaskDelay+0x34>
			vTaskSuspendAll();
   10b2a:	f000 fbfd 	bl	11328 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
   10b2e:	6878      	ldr	r0, [r7, #4]
   10b30:	f04f 0100 	mov.w	r1, #0
   10b34:	f002 fb42 	bl	131bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
   10b38:	f000 fc08 	bl	1134c <xTaskResumeAll>
   10b3c:	4603      	mov	r3, r0
   10b3e:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   10b40:	68bb      	ldr	r3, [r7, #8]
   10b42:	2b00      	cmp	r3, #0
   10b44:	d10a      	bne.n	10b5c <vTaskDelay+0x68>
		{
			portYIELD_WITHIN_API();
   10b46:	f64e 5304 	movw	r3, #60676	; 0xed04
   10b4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10b4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10b52:	601a      	str	r2, [r3, #0]
   10b54:	f3bf 8f4f 	dsb	sy
   10b58:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10b5c:	f107 0710 	add.w	r7, r7, #16
   10b60:	46bd      	mov	sp, r7
   10b62:	bd80      	pop	{r7, pc}

00010b64 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
   10b64:	b580      	push	{r7, lr}
   10b66:	b088      	sub	sp, #32
   10b68:	af00      	add	r7, sp, #0
   10b6a:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
   10b6c:	687b      	ldr	r3, [r7, #4]
   10b6e:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
   10b70:	69bb      	ldr	r3, [r7, #24]
   10b72:	2b00      	cmp	r3, #0
   10b74:	d109      	bne.n	10b8a <eTaskGetState+0x26>
   10b76:	f04f 0328 	mov.w	r3, #40	; 0x28
   10b7a:	f383 8811 	msr	BASEPRI, r3
   10b7e:	f3bf 8f6f 	isb	sy
   10b82:	f3bf 8f4f 	dsb	sy
   10b86:	61fb      	str	r3, [r7, #28]
   10b88:	e7fe      	b.n	10b88 <eTaskGetState+0x24>

		if( pxTCB == pxCurrentTCB )
   10b8a:	f642 73ac 	movw	r3, #12204	; 0x2fac
   10b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b92:	681b      	ldr	r3, [r3, #0]
   10b94:	69ba      	ldr	r2, [r7, #24]
   10b96:	429a      	cmp	r2, r3
   10b98:	d103      	bne.n	10ba2 <eTaskGetState+0x3e>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
   10b9a:	f04f 0300 	mov.w	r3, #0
   10b9e:	72fb      	strb	r3, [r7, #11]
   10ba0:	e04c      	b.n	10c3c <eTaskGetState+0xd8>
		}
		else
		{
			taskENTER_CRITICAL();
   10ba2:	f003 faa1 	bl	140e8 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
   10ba6:	69bb      	ldr	r3, [r7, #24]
   10ba8:	695b      	ldr	r3, [r3, #20]
   10baa:	60fb      	str	r3, [r7, #12]
				pxDelayedList = pxDelayedTaskList;
   10bac:	f243 033c 	movw	r3, #12348	; 0x303c
   10bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bb4:	681b      	ldr	r3, [r3, #0]
   10bb6:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
   10bb8:	f243 0340 	movw	r3, #12352	; 0x3040
   10bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bc0:	681b      	ldr	r3, [r3, #0]
   10bc2:	617b      	str	r3, [r7, #20]
			}
			taskEXIT_CRITICAL();
   10bc4:	f003 fac8 	bl	14158 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   10bc8:	68fa      	ldr	r2, [r7, #12]
   10bca:	693b      	ldr	r3, [r7, #16]
   10bcc:	429a      	cmp	r2, r3
   10bce:	d003      	beq.n	10bd8 <eTaskGetState+0x74>
   10bd0:	68fa      	ldr	r2, [r7, #12]
   10bd2:	697b      	ldr	r3, [r7, #20]
   10bd4:	429a      	cmp	r2, r3
   10bd6:	d103      	bne.n	10be0 <eTaskGetState+0x7c>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
   10bd8:	f04f 0302 	mov.w	r3, #2
   10bdc:	72fb      	strb	r3, [r7, #11]
				pxDelayedList = pxDelayedTaskList;
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
			}
			taskEXIT_CRITICAL();

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   10bde:	e02d      	b.n	10c3c <eTaskGetState+0xd8>
				lists. */
				eReturn = eBlocked;
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
   10be0:	68fa      	ldr	r2, [r7, #12]
   10be2:	f243 0370 	movw	r3, #12400	; 0x3070
   10be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bea:	429a      	cmp	r2, r3
   10bec:	d115      	bne.n	10c1a <eTaskGetState+0xb6>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
   10bee:	69bb      	ldr	r3, [r7, #24]
   10bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10bf2:	2b00      	cmp	r3, #0
   10bf4:	d10d      	bne.n	10c12 <eTaskGetState+0xae>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   10bf6:	69bb      	ldr	r3, [r7, #24]
   10bf8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   10bfc:	b2db      	uxtb	r3, r3
   10bfe:	2b01      	cmp	r3, #1
   10c00:	d103      	bne.n	10c0a <eTaskGetState+0xa6>
							{
								eReturn = eBlocked;
   10c02:	f04f 0302 	mov.w	r3, #2
   10c06:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   10c08:	e018      	b.n	10c3c <eTaskGetState+0xd8>
							{
								eReturn = eBlocked;
							}
							else
							{
								eReturn = eSuspended;
   10c0a:	f04f 0303 	mov.w	r3, #3
   10c0e:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   10c10:	e014      	b.n	10c3c <eTaskGetState+0xd8>
   10c12:	f04f 0302 	mov.w	r3, #2
   10c16:	72fb      	strb	r3, [r7, #11]
   10c18:	e010      	b.n	10c3c <eTaskGetState+0xd8>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   10c1a:	68fa      	ldr	r2, [r7, #12]
   10c1c:	f243 0358 	movw	r3, #12376	; 0x3058
   10c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c24:	429a      	cmp	r2, r3
   10c26:	d002      	beq.n	10c2e <eTaskGetState+0xca>
   10c28:	68fb      	ldr	r3, [r7, #12]
   10c2a:	2b00      	cmp	r3, #0
   10c2c:	d103      	bne.n	10c36 <eTaskGetState+0xd2>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
   10c2e:	f04f 0304 	mov.w	r3, #4
   10c32:	72fb      	strb	r3, [r7, #11]
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   10c34:	e002      	b.n	10c3c <eTaskGetState+0xd8>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
   10c36:	f04f 0301 	mov.w	r3, #1
   10c3a:	72fb      	strb	r3, [r7, #11]
			}
		}

		return eReturn;
   10c3c:	7afb      	ldrb	r3, [r7, #11]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   10c3e:	4618      	mov	r0, r3
   10c40:	f107 0720 	add.w	r7, r7, #32
   10c44:	46bd      	mov	sp, r7
   10c46:	bd80      	pop	{r7, pc}

00010c48 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
   10c48:	b580      	push	{r7, lr}
   10c4a:	b084      	sub	sp, #16
   10c4c:	af00      	add	r7, sp, #0
   10c4e:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
   10c50:	f003 fa4a 	bl	140e8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10c54:	687b      	ldr	r3, [r7, #4]
   10c56:	2b00      	cmp	r3, #0
   10c58:	d105      	bne.n	10c66 <uxTaskPriorityGet+0x1e>
   10c5a:	f642 73ac 	movw	r3, #12204	; 0x2fac
   10c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c62:	681b      	ldr	r3, [r3, #0]
   10c64:	e000      	b.n	10c68 <uxTaskPriorityGet+0x20>
   10c66:	687b      	ldr	r3, [r7, #4]
   10c68:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   10c6a:	68bb      	ldr	r3, [r7, #8]
   10c6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10c6e:	60fb      	str	r3, [r7, #12]
		}
		taskEXIT_CRITICAL();
   10c70:	f003 fa72 	bl	14158 <vPortExitCritical>

		return uxReturn;
   10c74:	68fb      	ldr	r3, [r7, #12]
	}
   10c76:	4618      	mov	r0, r3
   10c78:	f107 0710 	add.w	r7, r7, #16
   10c7c:	46bd      	mov	sp, r7
   10c7e:	bd80      	pop	{r7, pc}

00010c80 <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( const TaskHandle_t xTask )
	{
   10c80:	b580      	push	{r7, lr}
   10c82:	b088      	sub	sp, #32
   10c84:	af00      	add	r7, sp, #0
   10c86:	6078      	str	r0, [r7, #4]
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   10c88:	f003 fb12 	bl	142b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   10c8c:	f3ef 8211 	mrs	r2, BASEPRI
   10c90:	f04f 0328 	mov.w	r3, #40	; 0x28
   10c94:	f383 8811 	msr	BASEPRI, r3
   10c98:	f3bf 8f6f 	isb	sy
   10c9c:	f3bf 8f4f 	dsb	sy
   10ca0:	61ba      	str	r2, [r7, #24]
   10ca2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   10ca4:	69bb      	ldr	r3, [r7, #24]

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
   10ca6:	613b      	str	r3, [r7, #16]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10ca8:	687b      	ldr	r3, [r7, #4]
   10caa:	2b00      	cmp	r3, #0
   10cac:	d105      	bne.n	10cba <uxTaskPriorityGetFromISR+0x3a>
   10cae:	f642 73ac 	movw	r3, #12204	; 0x2fac
   10cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10cb6:	681b      	ldr	r3, [r3, #0]
   10cb8:	e000      	b.n	10cbc <uxTaskPriorityGetFromISR+0x3c>
   10cba:	687b      	ldr	r3, [r7, #4]
   10cbc:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   10cbe:	68bb      	ldr	r3, [r7, #8]
   10cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10cc2:	60fb      	str	r3, [r7, #12]
   10cc4:	693b      	ldr	r3, [r7, #16]
   10cc6:	61fb      	str	r3, [r7, #28]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   10cc8:	69fb      	ldr	r3, [r7, #28]
   10cca:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
   10cce:	68fb      	ldr	r3, [r7, #12]
	}
   10cd0:	4618      	mov	r0, r3
   10cd2:	f107 0720 	add.w	r7, r7, #32
   10cd6:	46bd      	mov	sp, r7
   10cd8:	bd80      	pop	{r7, pc}
   10cda:	bf00      	nop

00010cdc <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
   10cdc:	b580      	push	{r7, lr}
   10cde:	b088      	sub	sp, #32
   10ce0:	af00      	add	r7, sp, #0
   10ce2:	6078      	str	r0, [r7, #4]
   10ce4:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
   10ce6:	f04f 0300 	mov.w	r3, #0
   10cea:	61bb      	str	r3, [r7, #24]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
   10cec:	683b      	ldr	r3, [r7, #0]
   10cee:	2b04      	cmp	r3, #4
   10cf0:	d909      	bls.n	10d06 <vTaskPrioritySet+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   10cf2:	f04f 0328 	mov.w	r3, #40	; 0x28
   10cf6:	f383 8811 	msr	BASEPRI, r3
   10cfa:	f3bf 8f6f 	isb	sy
   10cfe:	f3bf 8f4f 	dsb	sy
   10d02:	61fb      	str	r3, [r7, #28]
   10d04:	e7fe      	b.n	10d04 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   10d06:	683b      	ldr	r3, [r7, #0]
   10d08:	2b04      	cmp	r3, #4
   10d0a:	d902      	bls.n	10d12 <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   10d0c:	f04f 0304 	mov.w	r3, #4
   10d10:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
   10d12:	f003 f9e9 	bl	140e8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10d16:	687b      	ldr	r3, [r7, #4]
   10d18:	2b00      	cmp	r3, #0
   10d1a:	d105      	bne.n	10d28 <vTaskPrioritySet+0x4c>
   10d1c:	f642 73ac 	movw	r3, #12204	; 0x2fac
   10d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d24:	681b      	ldr	r3, [r3, #0]
   10d26:	e000      	b.n	10d2a <vTaskPrioritySet+0x4e>
   10d28:	687b      	ldr	r3, [r7, #4]
   10d2a:	60fb      	str	r3, [r7, #12]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
   10d2c:	68fb      	ldr	r3, [r7, #12]
   10d2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   10d30:	613b      	str	r3, [r7, #16]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
   10d32:	693a      	ldr	r2, [r7, #16]
   10d34:	683b      	ldr	r3, [r7, #0]
   10d36:	429a      	cmp	r2, r3
   10d38:	f000 80a2 	beq.w	10e80 <vTaskPrioritySet+0x1a4>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
   10d3c:	683a      	ldr	r2, [r7, #0]
   10d3e:	693b      	ldr	r3, [r7, #16]
   10d40:	429a      	cmp	r2, r3
   10d42:	d914      	bls.n	10d6e <vTaskPrioritySet+0x92>
				{
					if( pxTCB != pxCurrentTCB )
   10d44:	f642 73ac 	movw	r3, #12204	; 0x2fac
   10d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d4c:	681b      	ldr	r3, [r3, #0]
   10d4e:	68fa      	ldr	r2, [r7, #12]
   10d50:	429a      	cmp	r2, r3
   10d52:	d018      	beq.n	10d86 <vTaskPrioritySet+0xaa>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
   10d54:	f642 73ac 	movw	r3, #12204	; 0x2fac
   10d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d5c:	681b      	ldr	r3, [r3, #0]
   10d5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10d60:	683b      	ldr	r3, [r7, #0]
   10d62:	429a      	cmp	r2, r3
   10d64:	d811      	bhi.n	10d8a <vTaskPrioritySet+0xae>
						{
							xYieldRequired = pdTRUE;
   10d66:	f04f 0301 	mov.w	r3, #1
   10d6a:	61bb      	str	r3, [r7, #24]
   10d6c:	e00e      	b.n	10d8c <vTaskPrioritySet+0xb0>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
   10d6e:	f642 73ac 	movw	r3, #12204	; 0x2fac
   10d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d76:	681b      	ldr	r3, [r3, #0]
   10d78:	68fa      	ldr	r2, [r7, #12]
   10d7a:	429a      	cmp	r2, r3
   10d7c:	d106      	bne.n	10d8c <vTaskPrioritySet+0xb0>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
   10d7e:	f04f 0301 	mov.w	r3, #1
   10d82:	61bb      	str	r3, [r7, #24]
   10d84:	e002      	b.n	10d8c <vTaskPrioritySet+0xb0>
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
						{
							xYieldRequired = pdTRUE;
   10d86:	bf00      	nop
   10d88:	e000      	b.n	10d8c <vTaskPrioritySet+0xb0>
   10d8a:	bf00      	nop
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
   10d8c:	68fb      	ldr	r3, [r7, #12]
   10d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10d90:	617b      	str	r3, [r7, #20]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
   10d92:	68fb      	ldr	r3, [r7, #12]
   10d94:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   10d96:	68fb      	ldr	r3, [r7, #12]
   10d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10d9a:	429a      	cmp	r2, r3
   10d9c:	d102      	bne.n	10da4 <vTaskPrioritySet+0xc8>
					{
						pxTCB->uxPriority = uxNewPriority;
   10d9e:	68fb      	ldr	r3, [r7, #12]
   10da0:	683a      	ldr	r2, [r7, #0]
   10da2:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
   10da4:	68fb      	ldr	r3, [r7, #12]
   10da6:	683a      	ldr	r2, [r7, #0]
   10da8:	649a      	str	r2, [r3, #72]	; 0x48
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   10daa:	68fb      	ldr	r3, [r7, #12]
   10dac:	699b      	ldr	r3, [r3, #24]
   10dae:	2b00      	cmp	r3, #0
   10db0:	db04      	blt.n	10dbc <vTaskPrioritySet+0xe0>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   10db2:	683b      	ldr	r3, [r7, #0]
   10db4:	f1c3 0205 	rsb	r2, r3, #5
   10db8:	68fb      	ldr	r3, [r7, #12]
   10dba:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   10dbc:	68fb      	ldr	r3, [r7, #12]
   10dbe:	6959      	ldr	r1, [r3, #20]
   10dc0:	697a      	ldr	r2, [r7, #20]
   10dc2:	4613      	mov	r3, r2
   10dc4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10dc8:	4413      	add	r3, r2
   10dca:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10dce:	461a      	mov	r2, r3
   10dd0:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   10dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10dd8:	4413      	add	r3, r2
   10dda:	4299      	cmp	r1, r3
   10ddc:	d142      	bne.n	10e64 <vTaskPrioritySet+0x188>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10dde:	68fb      	ldr	r3, [r7, #12]
   10de0:	f103 0304 	add.w	r3, r3, #4
   10de4:	4618      	mov	r0, r3
   10de6:	f7fe f941 	bl	f06c <uxListRemove>
   10dea:	4603      	mov	r3, r0
   10dec:	2b00      	cmp	r3, #0
   10dee:	d112      	bne.n	10e16 <vTaskPrioritySet+0x13a>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
   10df0:	697b      	ldr	r3, [r7, #20]
   10df2:	f04f 0201 	mov.w	r2, #1
   10df6:	fa02 f303 	lsl.w	r3, r2, r3
   10dfa:	ea6f 0203 	mvn.w	r2, r3
   10dfe:	f243 038c 	movw	r3, #12428	; 0x308c
   10e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e06:	681b      	ldr	r3, [r3, #0]
   10e08:	ea02 0203 	and.w	r2, r2, r3
   10e0c:	f243 038c 	movw	r3, #12428	; 0x308c
   10e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e14:	601a      	str	r2, [r3, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
   10e16:	68fb      	ldr	r3, [r7, #12]
   10e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10e1a:	f04f 0201 	mov.w	r2, #1
   10e1e:	fa02 f203 	lsl.w	r2, r2, r3
   10e22:	f243 038c 	movw	r3, #12428	; 0x308c
   10e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e2a:	681b      	ldr	r3, [r3, #0]
   10e2c:	ea42 0203 	orr.w	r2, r2, r3
   10e30:	f243 038c 	movw	r3, #12428	; 0x308c
   10e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e38:	601a      	str	r2, [r3, #0]
   10e3a:	68fb      	ldr	r3, [r7, #12]
   10e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10e3e:	4613      	mov	r3, r2
   10e40:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10e44:	4413      	add	r3, r2
   10e46:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10e4a:	461a      	mov	r2, r3
   10e4c:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   10e50:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e54:	441a      	add	r2, r3
   10e56:	68fb      	ldr	r3, [r7, #12]
   10e58:	f103 0304 	add.w	r3, r3, #4
   10e5c:	4610      	mov	r0, r2
   10e5e:	4619      	mov	r1, r3
   10e60:	f7fe f8a6 	bl	efb0 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
   10e64:	69bb      	ldr	r3, [r7, #24]
   10e66:	2b00      	cmp	r3, #0
   10e68:	d00a      	beq.n	10e80 <vTaskPrioritySet+0x1a4>
				{
					taskYIELD_IF_USING_PREEMPTION();
   10e6a:	f64e 5304 	movw	r3, #60676	; 0xed04
   10e6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10e72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10e76:	601a      	str	r2, [r3, #0]
   10e78:	f3bf 8f4f 	dsb	sy
   10e7c:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
   10e80:	f003 f96a 	bl	14158 <vPortExitCritical>
	}
   10e84:	f107 0720 	add.w	r7, r7, #32
   10e88:	46bd      	mov	sp, r7
   10e8a:	bd80      	pop	{r7, pc}

00010e8c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
   10e8c:	b580      	push	{r7, lr}
   10e8e:	b084      	sub	sp, #16
   10e90:	af00      	add	r7, sp, #0
   10e92:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   10e94:	f003 f928 	bl	140e8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
   10e98:	687b      	ldr	r3, [r7, #4]
   10e9a:	2b00      	cmp	r3, #0
   10e9c:	d105      	bne.n	10eaa <vTaskSuspend+0x1e>
   10e9e:	f642 73ac 	movw	r3, #12204	; 0x2fac
   10ea2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ea6:	681b      	ldr	r3, [r3, #0]
   10ea8:	e000      	b.n	10eac <vTaskSuspend+0x20>
   10eaa:	687b      	ldr	r3, [r7, #4]
   10eac:	60bb      	str	r3, [r7, #8]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10eae:	68bb      	ldr	r3, [r7, #8]
   10eb0:	f103 0304 	add.w	r3, r3, #4
   10eb4:	4618      	mov	r0, r3
   10eb6:	f7fe f8d9 	bl	f06c <uxListRemove>
   10eba:	4603      	mov	r3, r0
   10ebc:	2b00      	cmp	r3, #0
   10ebe:	d124      	bne.n	10f0a <vTaskSuspend+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   10ec0:	68bb      	ldr	r3, [r7, #8]
   10ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10ec4:	4613      	mov	r3, r2
   10ec6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10eca:	4413      	add	r3, r2
   10ecc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10ed0:	461a      	mov	r2, r3
   10ed2:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   10ed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10eda:	4413      	add	r3, r2
   10edc:	681b      	ldr	r3, [r3, #0]
   10ede:	2b00      	cmp	r3, #0
   10ee0:	d113      	bne.n	10f0a <vTaskSuspend+0x7e>
   10ee2:	68bb      	ldr	r3, [r7, #8]
   10ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10ee6:	f04f 0201 	mov.w	r2, #1
   10eea:	fa02 f303 	lsl.w	r3, r2, r3
   10eee:	ea6f 0203 	mvn.w	r2, r3
   10ef2:	f243 038c 	movw	r3, #12428	; 0x308c
   10ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10efa:	681b      	ldr	r3, [r3, #0]
   10efc:	ea02 0203 	and.w	r2, r2, r3
   10f00:	f243 038c 	movw	r3, #12428	; 0x308c
   10f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f08:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   10f0a:	68bb      	ldr	r3, [r7, #8]
   10f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10f0e:	2b00      	cmp	r3, #0
   10f10:	d005      	beq.n	10f1e <vTaskSuspend+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   10f12:	68bb      	ldr	r3, [r7, #8]
   10f14:	f103 0318 	add.w	r3, r3, #24
   10f18:	4618      	mov	r0, r3
   10f1a:	f7fe f8a7 	bl	f06c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
   10f1e:	68bb      	ldr	r3, [r7, #8]
   10f20:	f103 0304 	add.w	r3, r3, #4
   10f24:	f243 0070 	movw	r0, #12400	; 0x3070
   10f28:	f2c2 0000 	movt	r0, #8192	; 0x2000
   10f2c:	4619      	mov	r1, r3
   10f2e:	f7fe f83f 	bl	efb0 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   10f32:	68bb      	ldr	r3, [r7, #8]
   10f34:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   10f38:	b2db      	uxtb	r3, r3
   10f3a:	2b01      	cmp	r3, #1
   10f3c:	d104      	bne.n	10f48 <vTaskSuspend+0xbc>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   10f3e:	68bb      	ldr	r3, [r7, #8]
   10f40:	f04f 0200 	mov.w	r2, #0
   10f44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
   10f48:	f003 f906 	bl	14158 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
   10f4c:	f243 0390 	movw	r3, #12432	; 0x3090
   10f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f54:	681b      	ldr	r3, [r3, #0]
   10f56:	2b00      	cmp	r3, #0
   10f58:	d005      	beq.n	10f66 <vTaskSuspend+0xda>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
   10f5a:	f003 f8c5 	bl	140e8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
   10f5e:	f001 f9a3 	bl	122a8 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
   10f62:	f003 f8f9 	bl	14158 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
   10f66:	f642 73ac 	movw	r3, #12204	; 0x2fac
   10f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f6e:	681b      	ldr	r3, [r3, #0]
   10f70:	68ba      	ldr	r2, [r7, #8]
   10f72:	429a      	cmp	r2, r3
   10f74:	d139      	bne.n	10fea <vTaskSuspend+0x15e>
		{
			if( xSchedulerRunning != pdFALSE )
   10f76:	f243 0390 	movw	r3, #12432	; 0x3090
   10f7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f7e:	681b      	ldr	r3, [r3, #0]
   10f80:	2b00      	cmp	r3, #0
   10f82:	d01c      	beq.n	10fbe <vTaskSuspend+0x132>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
   10f84:	f243 03ac 	movw	r3, #12460	; 0x30ac
   10f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f8c:	681b      	ldr	r3, [r3, #0]
   10f8e:	2b00      	cmp	r3, #0
   10f90:	d009      	beq.n	10fa6 <vTaskSuspend+0x11a>
   10f92:	f04f 0328 	mov.w	r3, #40	; 0x28
   10f96:	f383 8811 	msr	BASEPRI, r3
   10f9a:	f3bf 8f6f 	isb	sy
   10f9e:	f3bf 8f4f 	dsb	sy
   10fa2:	60fb      	str	r3, [r7, #12]
   10fa4:	e7fe      	b.n	10fa4 <vTaskSuspend+0x118>
				portYIELD_WITHIN_API();
   10fa6:	f64e 5304 	movw	r3, #60676	; 0xed04
   10faa:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10fae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10fb2:	601a      	str	r2, [r3, #0]
   10fb4:	f3bf 8f4f 	dsb	sy
   10fb8:	f3bf 8f6f 	isb	sy
   10fbc:	e015      	b.n	10fea <vTaskSuspend+0x15e>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
   10fbe:	f243 0370 	movw	r3, #12400	; 0x3070
   10fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10fc6:	681a      	ldr	r2, [r3, #0]
   10fc8:	f243 0384 	movw	r3, #12420	; 0x3084
   10fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10fd0:	681b      	ldr	r3, [r3, #0]
   10fd2:	429a      	cmp	r2, r3
   10fd4:	d107      	bne.n	10fe6 <vTaskSuspend+0x15a>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
   10fd6:	f642 73ac 	movw	r3, #12204	; 0x2fac
   10fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10fde:	f04f 0200 	mov.w	r2, #0
   10fe2:	601a      	str	r2, [r3, #0]
   10fe4:	e001      	b.n	10fea <vTaskSuspend+0x15e>
				}
				else
				{
					vTaskSwitchContext();
   10fe6:	f000 fc89 	bl	118fc <vTaskSwitchContext>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10fea:	f107 0710 	add.w	r7, r7, #16
   10fee:	46bd      	mov	sp, r7
   10ff0:	bd80      	pop	{r7, pc}
   10ff2:	bf00      	nop

00010ff4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
   10ff4:	b480      	push	{r7}
   10ff6:	b087      	sub	sp, #28
   10ff8:	af00      	add	r7, sp, #0
   10ffa:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
   10ffc:	f04f 0300 	mov.w	r3, #0
   11000:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = xTask;
   11002:	687b      	ldr	r3, [r7, #4]
   11004:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
   11006:	687b      	ldr	r3, [r7, #4]
   11008:	2b00      	cmp	r3, #0
   1100a:	d109      	bne.n	11020 <prvTaskIsTaskSuspended+0x2c>
   1100c:	f04f 0328 	mov.w	r3, #40	; 0x28
   11010:	f383 8811 	msr	BASEPRI, r3
   11014:	f3bf 8f6f 	isb	sy
   11018:	f3bf 8f4f 	dsb	sy
   1101c:	617b      	str	r3, [r7, #20]
   1101e:	e7fe      	b.n	1101e <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
   11020:	693b      	ldr	r3, [r7, #16]
   11022:	695a      	ldr	r2, [r3, #20]
   11024:	f243 0370 	movw	r3, #12400	; 0x3070
   11028:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1102c:	429a      	cmp	r2, r3
   1102e:	d10e      	bne.n	1104e <prvTaskIsTaskSuspended+0x5a>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
   11030:	693b      	ldr	r3, [r7, #16]
   11032:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   11034:	f243 0344 	movw	r3, #12356	; 0x3044
   11038:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1103c:	429a      	cmp	r2, r3
   1103e:	d006      	beq.n	1104e <prvTaskIsTaskSuspended+0x5a>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
   11040:	693b      	ldr	r3, [r7, #16]
   11042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   11044:	2b00      	cmp	r3, #0
   11046:	d102      	bne.n	1104e <prvTaskIsTaskSuspended+0x5a>
				{
					xReturn = pdTRUE;
   11048:	f04f 0301 	mov.w	r3, #1
   1104c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   1104e:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   11050:	4618      	mov	r0, r3
   11052:	f107 071c 	add.w	r7, r7, #28
   11056:	46bd      	mov	sp, r7
   11058:	bc80      	pop	{r7}
   1105a:	4770      	bx	lr

0001105c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
   1105c:	b580      	push	{r7, lr}
   1105e:	b084      	sub	sp, #16
   11060:	af00      	add	r7, sp, #0
   11062:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
   11064:	687b      	ldr	r3, [r7, #4]
   11066:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
   11068:	687b      	ldr	r3, [r7, #4]
   1106a:	2b00      	cmp	r3, #0
   1106c:	d109      	bne.n	11082 <vTaskResume+0x26>
   1106e:	f04f 0328 	mov.w	r3, #40	; 0x28
   11072:	f383 8811 	msr	BASEPRI, r3
   11076:	f3bf 8f6f 	isb	sy
   1107a:	f3bf 8f4f 	dsb	sy
   1107e:	60fb      	str	r3, [r7, #12]
   11080:	e7fe      	b.n	11080 <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
   11082:	f642 73ac 	movw	r3, #12204	; 0x2fac
   11086:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1108a:	681b      	ldr	r3, [r3, #0]
   1108c:	68ba      	ldr	r2, [r7, #8]
   1108e:	429a      	cmp	r2, r3
   11090:	d04e      	beq.n	11130 <vTaskResume+0xd4>
   11092:	68bb      	ldr	r3, [r7, #8]
   11094:	2b00      	cmp	r3, #0
   11096:	d04b      	beq.n	11130 <vTaskResume+0xd4>
		{
			taskENTER_CRITICAL();
   11098:	f003 f826 	bl	140e8 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   1109c:	68b8      	ldr	r0, [r7, #8]
   1109e:	f7ff ffa9 	bl	10ff4 <prvTaskIsTaskSuspended>
   110a2:	4603      	mov	r3, r0
   110a4:	2b00      	cmp	r3, #0
   110a6:	d041      	beq.n	1112c <vTaskResume+0xd0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
   110a8:	68bb      	ldr	r3, [r7, #8]
   110aa:	f103 0304 	add.w	r3, r3, #4
   110ae:	4618      	mov	r0, r3
   110b0:	f7fd ffdc 	bl	f06c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   110b4:	68bb      	ldr	r3, [r7, #8]
   110b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   110b8:	f04f 0201 	mov.w	r2, #1
   110bc:	fa02 f203 	lsl.w	r2, r2, r3
   110c0:	f243 038c 	movw	r3, #12428	; 0x308c
   110c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110c8:	681b      	ldr	r3, [r3, #0]
   110ca:	ea42 0203 	orr.w	r2, r2, r3
   110ce:	f243 038c 	movw	r3, #12428	; 0x308c
   110d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110d6:	601a      	str	r2, [r3, #0]
   110d8:	68bb      	ldr	r3, [r7, #8]
   110da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   110dc:	4613      	mov	r3, r2
   110de:	ea4f 0383 	mov.w	r3, r3, lsl #2
   110e2:	4413      	add	r3, r2
   110e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   110e8:	461a      	mov	r2, r3
   110ea:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   110ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110f2:	441a      	add	r2, r3
   110f4:	68bb      	ldr	r3, [r7, #8]
   110f6:	f103 0304 	add.w	r3, r3, #4
   110fa:	4610      	mov	r0, r2
   110fc:	4619      	mov	r1, r3
   110fe:	f7fd ff57 	bl	efb0 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   11102:	68bb      	ldr	r3, [r7, #8]
   11104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11106:	f642 73ac 	movw	r3, #12204	; 0x2fac
   1110a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1110e:	681b      	ldr	r3, [r3, #0]
   11110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11112:	429a      	cmp	r2, r3
   11114:	d30a      	bcc.n	1112c <vTaskResume+0xd0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
   11116:	f64e 5304 	movw	r3, #60676	; 0xed04
   1111a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1111e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   11122:	601a      	str	r2, [r3, #0]
   11124:	f3bf 8f4f 	dsb	sy
   11128:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
   1112c:	f003 f814 	bl	14158 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   11130:	f107 0710 	add.w	r7, r7, #16
   11134:	46bd      	mov	sp, r7
   11136:	bd80      	pop	{r7, pc}

00011138 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
   11138:	b580      	push	{r7, lr}
   1113a:	b08a      	sub	sp, #40	; 0x28
   1113c:	af00      	add	r7, sp, #0
   1113e:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
   11140:	f04f 0300 	mov.w	r3, #0
   11144:	60fb      	str	r3, [r7, #12]
	TCB_t * const pxTCB = xTaskToResume;
   11146:	687b      	ldr	r3, [r7, #4]
   11148:	613b      	str	r3, [r7, #16]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
   1114a:	687b      	ldr	r3, [r7, #4]
   1114c:	2b00      	cmp	r3, #0
   1114e:	d109      	bne.n	11164 <xTaskResumeFromISR+0x2c>
   11150:	f04f 0328 	mov.w	r3, #40	; 0x28
   11154:	f383 8811 	msr	BASEPRI, r3
   11158:	f3bf 8f6f 	isb	sy
   1115c:	f3bf 8f4f 	dsb	sy
   11160:	61bb      	str	r3, [r7, #24]
   11162:	e7fe      	b.n	11162 <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   11164:	f003 f8a4 	bl	142b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   11168:	f3ef 8211 	mrs	r2, BASEPRI
   1116c:	f04f 0328 	mov.w	r3, #40	; 0x28
   11170:	f383 8811 	msr	BASEPRI, r3
   11174:	f3bf 8f6f 	isb	sy
   11178:	f3bf 8f4f 	dsb	sy
   1117c:	623a      	str	r2, [r7, #32]
   1117e:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   11180:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   11182:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   11184:	6938      	ldr	r0, [r7, #16]
   11186:	f7ff ff35 	bl	10ff4 <prvTaskIsTaskSuspended>
   1118a:	4603      	mov	r3, r0
   1118c:	2b00      	cmp	r3, #0
   1118e:	d04b      	beq.n	11228 <xTaskResumeFromISR+0xf0>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11190:	f243 03ac 	movw	r3, #12460	; 0x30ac
   11194:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11198:	681b      	ldr	r3, [r3, #0]
   1119a:	2b00      	cmp	r3, #0
   1119c:	d13a      	bne.n	11214 <xTaskResumeFromISR+0xdc>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   1119e:	693b      	ldr	r3, [r7, #16]
   111a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   111a2:	f642 73ac 	movw	r3, #12204	; 0x2fac
   111a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111aa:	681b      	ldr	r3, [r3, #0]
   111ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   111ae:	429a      	cmp	r2, r3
   111b0:	d302      	bcc.n	111b8 <xTaskResumeFromISR+0x80>
					{
						xYieldRequired = pdTRUE;
   111b2:	f04f 0301 	mov.w	r3, #1
   111b6:	60fb      	str	r3, [r7, #12]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   111b8:	693b      	ldr	r3, [r7, #16]
   111ba:	f103 0304 	add.w	r3, r3, #4
   111be:	4618      	mov	r0, r3
   111c0:	f7fd ff54 	bl	f06c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   111c4:	693b      	ldr	r3, [r7, #16]
   111c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   111c8:	f04f 0201 	mov.w	r2, #1
   111cc:	fa02 f203 	lsl.w	r2, r2, r3
   111d0:	f243 038c 	movw	r3, #12428	; 0x308c
   111d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111d8:	681b      	ldr	r3, [r3, #0]
   111da:	ea42 0203 	orr.w	r2, r2, r3
   111de:	f243 038c 	movw	r3, #12428	; 0x308c
   111e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111e6:	601a      	str	r2, [r3, #0]
   111e8:	693b      	ldr	r3, [r7, #16]
   111ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   111ec:	4613      	mov	r3, r2
   111ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
   111f2:	4413      	add	r3, r2
   111f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   111f8:	461a      	mov	r2, r3
   111fa:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   111fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11202:	441a      	add	r2, r3
   11204:	693b      	ldr	r3, [r7, #16]
   11206:	f103 0304 	add.w	r3, r3, #4
   1120a:	4610      	mov	r0, r2
   1120c:	4619      	mov	r1, r3
   1120e:	f7fd fecf 	bl	efb0 <vListInsertEnd>
   11212:	e009      	b.n	11228 <xTaskResumeFromISR+0xf0>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   11214:	693b      	ldr	r3, [r7, #16]
   11216:	f103 0318 	add.w	r3, r3, #24
   1121a:	f243 0044 	movw	r0, #12356	; 0x3044
   1121e:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11222:	4619      	mov	r1, r3
   11224:	f7fd fec4 	bl	efb0 <vListInsertEnd>
   11228:	697b      	ldr	r3, [r7, #20]
   1122a:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   1122c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1122e:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
   11232:	68fb      	ldr	r3, [r7, #12]
	}
   11234:	4618      	mov	r0, r3
   11236:	f107 0728 	add.w	r7, r7, #40	; 0x28
   1123a:	46bd      	mov	sp, r7
   1123c:	bd80      	pop	{r7, pc}
   1123e:	bf00      	nop

00011240 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
   11240:	b580      	push	{r7, lr}
   11242:	b086      	sub	sp, #24
   11244:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
   11246:	f04f 0300 	mov.w	r3, #0
   1124a:	9300      	str	r3, [sp, #0]
   1124c:	f243 03a8 	movw	r3, #12456	; 0x30a8
   11250:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11254:	9301      	str	r3, [sp, #4]
   11256:	f641 705d 	movw	r0, #8029	; 0x1f5d
   1125a:	f2c0 0001 	movt	r0, #1
   1125e:	f247 21bc 	movw	r1, #29372	; 0x72bc
   11262:	f2c0 0102 	movt	r1, #2
   11266:	f04f 025a 	mov.w	r2, #90	; 0x5a
   1126a:	f04f 0300 	mov.w	r3, #0
   1126e:	f7ff f977 	bl	10560 <xTaskCreate>
   11272:	4603      	mov	r3, r0
   11274:	607b      	str	r3, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   11276:	687b      	ldr	r3, [r7, #4]
   11278:	2b01      	cmp	r3, #1
   1127a:	d103      	bne.n	11284 <vTaskStartScheduler+0x44>
		{
			xReturn = xTimerCreateTimerTask();
   1127c:	f002 f826 	bl	132cc <xTimerCreateTimerTask>
   11280:	4603      	mov	r3, r0
   11282:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
   11284:	687b      	ldr	r3, [r7, #4]
   11286:	2b01      	cmp	r3, #1
   11288:	d122      	bne.n	112d0 <vTaskStartScheduler+0x90>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   1128a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1128e:	f383 8811 	msr	BASEPRI, r3
   11292:	f3bf 8f6f 	isb	sy
   11296:	f3bf 8f4f 	dsb	sy
   1129a:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
   1129c:	f243 03a4 	movw	r3, #12452	; 0x30a4
   112a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112a4:	f04f 32ff 	mov.w	r2, #4294967295
   112a8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
   112aa:	f243 0390 	movw	r3, #12432	; 0x3090
   112ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112b2:	f04f 0201 	mov.w	r2, #1
   112b6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
   112b8:	f243 0388 	movw	r3, #12424	; 0x3088
   112bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112c0:	f04f 0200 	mov.w	r2, #0
   112c4:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
   112c6:	f7ef fc91 	bl	bec <vMainConfigureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   112ca:	f002 fe59 	bl	13f80 <xPortStartScheduler>
   112ce:	e00d      	b.n	112ec <vTaskStartScheduler+0xac>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
   112d0:	687b      	ldr	r3, [r7, #4]
   112d2:	f1b3 3fff 	cmp.w	r3, #4294967295
   112d6:	d109      	bne.n	112ec <vTaskStartScheduler+0xac>
   112d8:	f04f 0328 	mov.w	r3, #40	; 0x28
   112dc:	f383 8811 	msr	BASEPRI, r3
   112e0:	f3bf 8f6f 	isb	sy
   112e4:	f3bf 8f4f 	dsb	sy
   112e8:	60fb      	str	r3, [r7, #12]
   112ea:	e7fe      	b.n	112ea <vTaskStartScheduler+0xaa>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
   112ec:	f107 0710 	add.w	r7, r7, #16
   112f0:	46bd      	mov	sp, r7
   112f2:	bd80      	pop	{r7, pc}

000112f4 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
   112f4:	b580      	push	{r7, lr}
   112f6:	b082      	sub	sp, #8
   112f8:	af00      	add	r7, sp, #0
   112fa:	f04f 0328 	mov.w	r3, #40	; 0x28
   112fe:	f383 8811 	msr	BASEPRI, r3
   11302:	f3bf 8f6f 	isb	sy
   11306:	f3bf 8f4f 	dsb	sy
   1130a:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
   1130c:	f243 0390 	movw	r3, #12432	; 0x3090
   11310:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11314:	f04f 0200 	mov.w	r2, #0
   11318:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
   1131a:	f002 fecb 	bl	140b4 <vPortEndScheduler>
}
   1131e:	f107 0708 	add.w	r7, r7, #8
   11322:	46bd      	mov	sp, r7
   11324:	bd80      	pop	{r7, pc}
   11326:	bf00      	nop

00011328 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
   11328:	b480      	push	{r7}
   1132a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
   1132c:	f243 03ac 	movw	r3, #12460	; 0x30ac
   11330:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11334:	681b      	ldr	r3, [r3, #0]
   11336:	f103 0201 	add.w	r2, r3, #1
   1133a:	f243 03ac 	movw	r3, #12460	; 0x30ac
   1133e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11342:	601a      	str	r2, [r3, #0]
}
   11344:	46bd      	mov	sp, r7
   11346:	bc80      	pop	{r7}
   11348:	4770      	bx	lr
   1134a:	bf00      	nop

0001134c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
   1134c:	b580      	push	{r7, lr}
   1134e:	b084      	sub	sp, #16
   11350:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
   11352:	f04f 0300 	mov.w	r3, #0
   11356:	603b      	str	r3, [r7, #0]
BaseType_t xAlreadyYielded = pdFALSE;
   11358:	f04f 0300 	mov.w	r3, #0
   1135c:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   1135e:	f243 03ac 	movw	r3, #12460	; 0x30ac
   11362:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11366:	681b      	ldr	r3, [r3, #0]
   11368:	2b00      	cmp	r3, #0
   1136a:	d109      	bne.n	11380 <xTaskResumeAll+0x34>
   1136c:	f04f 0328 	mov.w	r3, #40	; 0x28
   11370:	f383 8811 	msr	BASEPRI, r3
   11374:	f3bf 8f6f 	isb	sy
   11378:	f3bf 8f4f 	dsb	sy
   1137c:	60fb      	str	r3, [r7, #12]
   1137e:	e7fe      	b.n	1137e <xTaskResumeAll+0x32>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   11380:	f002 feb2 	bl	140e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
   11384:	f243 03ac 	movw	r3, #12460	; 0x30ac
   11388:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1138c:	681b      	ldr	r3, [r3, #0]
   1138e:	f103 32ff 	add.w	r2, r3, #4294967295
   11392:	f243 03ac 	movw	r3, #12460	; 0x30ac
   11396:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1139a:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   1139c:	f243 03ac 	movw	r3, #12460	; 0x30ac
   113a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113a4:	681b      	ldr	r3, [r3, #0]
   113a6:	2b00      	cmp	r3, #0
   113a8:	f040 8098 	bne.w	114dc <xTaskResumeAll+0x190>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   113ac:	f243 0384 	movw	r3, #12420	; 0x3084
   113b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113b4:	681b      	ldr	r3, [r3, #0]
   113b6:	2b00      	cmp	r3, #0
   113b8:	f000 8090 	beq.w	114dc <xTaskResumeAll+0x190>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   113bc:	e04a      	b.n	11454 <xTaskResumeAll+0x108>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   113be:	f243 0344 	movw	r3, #12356	; 0x3044
   113c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113c6:	68db      	ldr	r3, [r3, #12]
   113c8:	68db      	ldr	r3, [r3, #12]
   113ca:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   113cc:	683b      	ldr	r3, [r7, #0]
   113ce:	f103 0318 	add.w	r3, r3, #24
   113d2:	4618      	mov	r0, r3
   113d4:	f7fd fe4a 	bl	f06c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   113d8:	683b      	ldr	r3, [r7, #0]
   113da:	f103 0304 	add.w	r3, r3, #4
   113de:	4618      	mov	r0, r3
   113e0:	f7fd fe44 	bl	f06c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   113e4:	683b      	ldr	r3, [r7, #0]
   113e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   113e8:	f04f 0201 	mov.w	r2, #1
   113ec:	fa02 f203 	lsl.w	r2, r2, r3
   113f0:	f243 038c 	movw	r3, #12428	; 0x308c
   113f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113f8:	681b      	ldr	r3, [r3, #0]
   113fa:	ea42 0203 	orr.w	r2, r2, r3
   113fe:	f243 038c 	movw	r3, #12428	; 0x308c
   11402:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11406:	601a      	str	r2, [r3, #0]
   11408:	683b      	ldr	r3, [r7, #0]
   1140a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1140c:	4613      	mov	r3, r2
   1140e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11412:	4413      	add	r3, r2
   11414:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11418:	461a      	mov	r2, r3
   1141a:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   1141e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11422:	441a      	add	r2, r3
   11424:	683b      	ldr	r3, [r7, #0]
   11426:	f103 0304 	add.w	r3, r3, #4
   1142a:	4610      	mov	r0, r2
   1142c:	4619      	mov	r1, r3
   1142e:	f7fd fdbf 	bl	efb0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   11432:	683b      	ldr	r3, [r7, #0]
   11434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11436:	f642 73ac 	movw	r3, #12204	; 0x2fac
   1143a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1143e:	681b      	ldr	r3, [r3, #0]
   11440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11442:	429a      	cmp	r2, r3
   11444:	d306      	bcc.n	11454 <xTaskResumeAll+0x108>
					{
						xYieldPending = pdTRUE;
   11446:	f243 0398 	movw	r3, #12440	; 0x3098
   1144a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1144e:	f04f 0201 	mov.w	r2, #1
   11452:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   11454:	f243 0344 	movw	r3, #12356	; 0x3044
   11458:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1145c:	681b      	ldr	r3, [r3, #0]
   1145e:	2b00      	cmp	r3, #0
   11460:	d1ad      	bne.n	113be <xTaskResumeAll+0x72>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
   11462:	683b      	ldr	r3, [r7, #0]
   11464:	2b00      	cmp	r3, #0
   11466:	d001      	beq.n	1146c <xTaskResumeAll+0x120>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
   11468:	f000 ff1e 	bl	122a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
   1146c:	f243 0394 	movw	r3, #12436	; 0x3094
   11470:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11474:	681b      	ldr	r3, [r3, #0]
   11476:	60bb      	str	r3, [r7, #8]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
   11478:	68bb      	ldr	r3, [r7, #8]
   1147a:	2b00      	cmp	r3, #0
   1147c:	d019      	beq.n	114b2 <xTaskResumeAll+0x166>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
   1147e:	f000 f93b 	bl	116f8 <xTaskIncrementTick>
   11482:	4603      	mov	r3, r0
   11484:	2b00      	cmp	r3, #0
   11486:	d006      	beq.n	11496 <xTaskResumeAll+0x14a>
							{
								xYieldPending = pdTRUE;
   11488:	f243 0398 	movw	r3, #12440	; 0x3098
   1148c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11490:	f04f 0201 	mov.w	r2, #1
   11494:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
   11496:	68bb      	ldr	r3, [r7, #8]
   11498:	f103 33ff 	add.w	r3, r3, #4294967295
   1149c:	60bb      	str	r3, [r7, #8]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
   1149e:	68bb      	ldr	r3, [r7, #8]
   114a0:	2b00      	cmp	r3, #0
   114a2:	d1ec      	bne.n	1147e <xTaskResumeAll+0x132>

						uxPendedTicks = 0;
   114a4:	f243 0394 	movw	r3, #12436	; 0x3094
   114a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114ac:	f04f 0200 	mov.w	r2, #0
   114b0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
   114b2:	f243 0398 	movw	r3, #12440	; 0x3098
   114b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114ba:	681b      	ldr	r3, [r3, #0]
   114bc:	2b00      	cmp	r3, #0
   114be:	d00d      	beq.n	114dc <xTaskResumeAll+0x190>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
   114c0:	f04f 0301 	mov.w	r3, #1
   114c4:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
   114c6:	f64e 5304 	movw	r3, #60676	; 0xed04
   114ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
   114ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   114d2:	601a      	str	r2, [r3, #0]
   114d4:	f3bf 8f4f 	dsb	sy
   114d8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   114dc:	f002 fe3c 	bl	14158 <vPortExitCritical>

	return xAlreadyYielded;
   114e0:	687b      	ldr	r3, [r7, #4]
}
   114e2:	4618      	mov	r0, r3
   114e4:	f107 0710 	add.w	r7, r7, #16
   114e8:	46bd      	mov	sp, r7
   114ea:	bd80      	pop	{r7, pc}

000114ec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
   114ec:	b480      	push	{r7}
   114ee:	b083      	sub	sp, #12
   114f0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
   114f2:	f243 0388 	movw	r3, #12424	; 0x3088
   114f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114fa:	681b      	ldr	r3, [r3, #0]
   114fc:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
   114fe:	687b      	ldr	r3, [r7, #4]
}
   11500:	4618      	mov	r0, r3
   11502:	f107 070c 	add.w	r7, r7, #12
   11506:	46bd      	mov	sp, r7
   11508:	bc80      	pop	{r7}
   1150a:	4770      	bx	lr

0001150c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
   1150c:	b580      	push	{r7, lr}
   1150e:	b082      	sub	sp, #8
   11510:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   11512:	f002 fecd 	bl	142b0 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
   11516:	f04f 0300 	mov.w	r3, #0
   1151a:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
   1151c:	f243 0388 	movw	r3, #12424	; 0x3088
   11520:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11524:	681b      	ldr	r3, [r3, #0]
   11526:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   11528:	683b      	ldr	r3, [r7, #0]
}
   1152a:	4618      	mov	r0, r3
   1152c:	f107 0708 	add.w	r7, r7, #8
   11530:	46bd      	mov	sp, r7
   11532:	bd80      	pop	{r7, pc}

00011534 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
   11534:	b480      	push	{r7}
   11536:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
   11538:	f243 0384 	movw	r3, #12420	; 0x3084
   1153c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11540:	681b      	ldr	r3, [r3, #0]
}
   11542:	4618      	mov	r0, r3
   11544:	46bd      	mov	sp, r7
   11546:	bc80      	pop	{r7}
   11548:	4770      	bx	lr
   1154a:	bf00      	nop

0001154c <pcTaskGetName>:
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   1154c:	b480      	push	{r7}
   1154e:	b085      	sub	sp, #20
   11550:	af00      	add	r7, sp, #0
   11552:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
   11554:	687b      	ldr	r3, [r7, #4]
   11556:	2b00      	cmp	r3, #0
   11558:	d105      	bne.n	11566 <pcTaskGetName+0x1a>
   1155a:	f642 73ac 	movw	r3, #12204	; 0x2fac
   1155e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11562:	681b      	ldr	r3, [r3, #0]
   11564:	e000      	b.n	11568 <pcTaskGetName+0x1c>
   11566:	687b      	ldr	r3, [r7, #4]
   11568:	60bb      	str	r3, [r7, #8]
	configASSERT( pxTCB );
   1156a:	68bb      	ldr	r3, [r7, #8]
   1156c:	2b00      	cmp	r3, #0
   1156e:	d109      	bne.n	11584 <pcTaskGetName+0x38>
   11570:	f04f 0328 	mov.w	r3, #40	; 0x28
   11574:	f383 8811 	msr	BASEPRI, r3
   11578:	f3bf 8f6f 	isb	sy
   1157c:	f3bf 8f4f 	dsb	sy
   11580:	60fb      	str	r3, [r7, #12]
   11582:	e7fe      	b.n	11582 <pcTaskGetName+0x36>
	return &( pxTCB->pcTaskName[ 0 ] );
   11584:	68bb      	ldr	r3, [r7, #8]
   11586:	f103 0334 	add.w	r3, r3, #52	; 0x34
}
   1158a:	4618      	mov	r0, r3
   1158c:	f107 0714 	add.w	r7, r7, #20
   11590:	46bd      	mov	sp, r7
   11592:	bc80      	pop	{r7}
   11594:	4770      	bx	lr
   11596:	bf00      	nop

00011598 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
   11598:	b580      	push	{r7, lr}
   1159a:	b086      	sub	sp, #24
   1159c:	af00      	add	r7, sp, #0
   1159e:	60f8      	str	r0, [r7, #12]
   115a0:	60b9      	str	r1, [r7, #8]
   115a2:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
   115a4:	f04f 0300 	mov.w	r3, #0
   115a8:	613b      	str	r3, [r7, #16]
   115aa:	f04f 0305 	mov.w	r3, #5
   115ae:	617b      	str	r3, [r7, #20]

		vTaskSuspendAll();
   115b0:	f7ff feba 	bl	11328 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
   115b4:	f243 0384 	movw	r3, #12420	; 0x3084
   115b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115bc:	681b      	ldr	r3, [r3, #0]
   115be:	68ba      	ldr	r2, [r7, #8]
   115c0:	429a      	cmp	r2, r3
   115c2:	f0c0 8091 	bcc.w	116e8 <uxTaskGetSystemState+0x150>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
   115c6:	697b      	ldr	r3, [r7, #20]
   115c8:	f103 33ff 	add.w	r3, r3, #4294967295
   115cc:	617b      	str	r3, [r7, #20]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
   115ce:	693a      	ldr	r2, [r7, #16]
   115d0:	4613      	mov	r3, r2
   115d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   115d6:	4413      	add	r3, r2
   115d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   115dc:	461a      	mov	r2, r3
   115de:	68fb      	ldr	r3, [r7, #12]
   115e0:	eb02 0103 	add.w	r1, r2, r3
   115e4:	697a      	ldr	r2, [r7, #20]
   115e6:	4613      	mov	r3, r2
   115e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   115ec:	4413      	add	r3, r2
   115ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
   115f2:	461a      	mov	r2, r3
   115f4:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   115f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115fc:	4413      	add	r3, r2
   115fe:	4608      	mov	r0, r1
   11600:	4619      	mov	r1, r3
   11602:	f04f 0201 	mov.w	r2, #1
   11606:	f000 fdc3 	bl	12190 <prvListTasksWithinSingleList>
   1160a:	4603      	mov	r3, r0
   1160c:	693a      	ldr	r2, [r7, #16]
   1160e:	4413      	add	r3, r2
   11610:	613b      	str	r3, [r7, #16]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   11612:	697b      	ldr	r3, [r7, #20]
   11614:	2b00      	cmp	r3, #0
   11616:	d1d6      	bne.n	115c6 <uxTaskGetSystemState+0x2e>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
   11618:	693a      	ldr	r2, [r7, #16]
   1161a:	4613      	mov	r3, r2
   1161c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11620:	4413      	add	r3, r2
   11622:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11626:	461a      	mov	r2, r3
   11628:	68fb      	ldr	r3, [r7, #12]
   1162a:	441a      	add	r2, r3
   1162c:	f243 033c 	movw	r3, #12348	; 0x303c
   11630:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11634:	681b      	ldr	r3, [r3, #0]
   11636:	4610      	mov	r0, r2
   11638:	4619      	mov	r1, r3
   1163a:	f04f 0202 	mov.w	r2, #2
   1163e:	f000 fda7 	bl	12190 <prvListTasksWithinSingleList>
   11642:	4603      	mov	r3, r0
   11644:	693a      	ldr	r2, [r7, #16]
   11646:	4413      	add	r3, r2
   11648:	613b      	str	r3, [r7, #16]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
   1164a:	693a      	ldr	r2, [r7, #16]
   1164c:	4613      	mov	r3, r2
   1164e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11652:	4413      	add	r3, r2
   11654:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11658:	461a      	mov	r2, r3
   1165a:	68fb      	ldr	r3, [r7, #12]
   1165c:	441a      	add	r2, r3
   1165e:	f243 0340 	movw	r3, #12352	; 0x3040
   11662:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11666:	681b      	ldr	r3, [r3, #0]
   11668:	4610      	mov	r0, r2
   1166a:	4619      	mov	r1, r3
   1166c:	f04f 0202 	mov.w	r2, #2
   11670:	f000 fd8e 	bl	12190 <prvListTasksWithinSingleList>
   11674:	4603      	mov	r3, r0
   11676:	693a      	ldr	r2, [r7, #16]
   11678:	4413      	add	r3, r2
   1167a:	613b      	str	r3, [r7, #16]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
   1167c:	693a      	ldr	r2, [r7, #16]
   1167e:	4613      	mov	r3, r2
   11680:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11684:	4413      	add	r3, r2
   11686:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1168a:	461a      	mov	r2, r3
   1168c:	68fb      	ldr	r3, [r7, #12]
   1168e:	4413      	add	r3, r2
   11690:	4618      	mov	r0, r3
   11692:	f243 0158 	movw	r1, #12376	; 0x3058
   11696:	f2c2 0100 	movt	r1, #8192	; 0x2000
   1169a:	f04f 0204 	mov.w	r2, #4
   1169e:	f000 fd77 	bl	12190 <prvListTasksWithinSingleList>
   116a2:	4603      	mov	r3, r0
   116a4:	693a      	ldr	r2, [r7, #16]
   116a6:	4413      	add	r3, r2
   116a8:	613b      	str	r3, [r7, #16]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
   116aa:	693a      	ldr	r2, [r7, #16]
   116ac:	4613      	mov	r3, r2
   116ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   116b2:	4413      	add	r3, r2
   116b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   116b8:	461a      	mov	r2, r3
   116ba:	68fb      	ldr	r3, [r7, #12]
   116bc:	4413      	add	r3, r2
   116be:	4618      	mov	r0, r3
   116c0:	f243 0170 	movw	r1, #12400	; 0x3070
   116c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
   116c8:	f04f 0203 	mov.w	r2, #3
   116cc:	f000 fd60 	bl	12190 <prvListTasksWithinSingleList>
   116d0:	4603      	mov	r3, r0
   116d2:	693a      	ldr	r2, [r7, #16]
   116d4:	4413      	add	r3, r2
   116d6:	613b      	str	r3, [r7, #16]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
   116d8:	687b      	ldr	r3, [r7, #4]
   116da:	2b00      	cmp	r3, #0
   116dc:	d004      	beq.n	116e8 <uxTaskGetSystemState+0x150>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   116de:	f7ef fa99 	bl	c14 <ulGetRunTimeCounterValue>
   116e2:	4602      	mov	r2, r0
   116e4:	687b      	ldr	r3, [r7, #4]
   116e6:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
   116e8:	f7ff fe30 	bl	1134c <xTaskResumeAll>

		return uxTask;
   116ec:	693b      	ldr	r3, [r7, #16]
	}
   116ee:	4618      	mov	r0, r3
   116f0:	f107 0718 	add.w	r7, r7, #24
   116f4:	46bd      	mov	sp, r7
   116f6:	bd80      	pop	{r7, pc}

000116f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   116f8:	b580      	push	{r7, lr}
   116fa:	b086      	sub	sp, #24
   116fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   116fe:	f04f 0300 	mov.w	r3, #0
   11702:	60bb      	str	r3, [r7, #8]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11704:	f243 03ac 	movw	r3, #12460	; 0x30ac
   11708:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1170c:	681b      	ldr	r3, [r3, #0]
   1170e:	2b00      	cmp	r3, #0
   11710:	f040 80d5 	bne.w	118be <xTaskIncrementTick+0x1c6>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
   11714:	f243 0388 	movw	r3, #12424	; 0x3088
   11718:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1171c:	681b      	ldr	r3, [r3, #0]
   1171e:	f103 0301 	add.w	r3, r3, #1
   11722:	60fb      	str	r3, [r7, #12]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
   11724:	f243 0388 	movw	r3, #12424	; 0x3088
   11728:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1172c:	68fa      	ldr	r2, [r7, #12]
   1172e:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
   11730:	68fb      	ldr	r3, [r7, #12]
   11732:	2b00      	cmp	r3, #0
   11734:	d135      	bne.n	117a2 <xTaskIncrementTick+0xaa>
		{
			taskSWITCH_DELAYED_LISTS();
   11736:	f243 033c 	movw	r3, #12348	; 0x303c
   1173a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1173e:	681b      	ldr	r3, [r3, #0]
   11740:	681b      	ldr	r3, [r3, #0]
   11742:	2b00      	cmp	r3, #0
   11744:	d009      	beq.n	1175a <xTaskIncrementTick+0x62>
   11746:	f04f 0328 	mov.w	r3, #40	; 0x28
   1174a:	f383 8811 	msr	BASEPRI, r3
   1174e:	f3bf 8f6f 	isb	sy
   11752:	f3bf 8f4f 	dsb	sy
   11756:	617b      	str	r3, [r7, #20]
   11758:	e7fe      	b.n	11758 <xTaskIncrementTick+0x60>
   1175a:	f243 033c 	movw	r3, #12348	; 0x303c
   1175e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11762:	681b      	ldr	r3, [r3, #0]
   11764:	613b      	str	r3, [r7, #16]
   11766:	f243 0340 	movw	r3, #12352	; 0x3040
   1176a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1176e:	681a      	ldr	r2, [r3, #0]
   11770:	f243 033c 	movw	r3, #12348	; 0x303c
   11774:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11778:	601a      	str	r2, [r3, #0]
   1177a:	f243 0340 	movw	r3, #12352	; 0x3040
   1177e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11782:	693a      	ldr	r2, [r7, #16]
   11784:	601a      	str	r2, [r3, #0]
   11786:	f243 039c 	movw	r3, #12444	; 0x309c
   1178a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1178e:	681b      	ldr	r3, [r3, #0]
   11790:	f103 0201 	add.w	r2, r3, #1
   11794:	f243 039c 	movw	r3, #12444	; 0x309c
   11798:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1179c:	601a      	str	r2, [r3, #0]
   1179e:	f000 fd83 	bl	122a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
   117a2:	f243 03a4 	movw	r3, #12452	; 0x30a4
   117a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117aa:	681b      	ldr	r3, [r3, #0]
   117ac:	68fa      	ldr	r2, [r7, #12]
   117ae:	429a      	cmp	r2, r3
   117b0:	d36c      	bcc.n	1188c <xTaskIncrementTick+0x194>
   117b2:	e000      	b.n	117b6 <xTaskIncrementTick+0xbe>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   117b4:	bf00      	nop
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   117b6:	f243 033c 	movw	r3, #12348	; 0x303c
   117ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117be:	681b      	ldr	r3, [r3, #0]
   117c0:	681b      	ldr	r3, [r3, #0]
   117c2:	2b00      	cmp	r3, #0
   117c4:	d107      	bne.n	117d6 <xTaskIncrementTick+0xde>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   117c6:	f243 03a4 	movw	r3, #12452	; 0x30a4
   117ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117ce:	f04f 32ff 	mov.w	r2, #4294967295
   117d2:	601a      	str	r2, [r3, #0]
					break;
   117d4:	e05a      	b.n	1188c <xTaskIncrementTick+0x194>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   117d6:	f243 033c 	movw	r3, #12348	; 0x303c
   117da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117de:	681b      	ldr	r3, [r3, #0]
   117e0:	68db      	ldr	r3, [r3, #12]
   117e2:	68db      	ldr	r3, [r3, #12]
   117e4:	603b      	str	r3, [r7, #0]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
   117e6:	683b      	ldr	r3, [r7, #0]
   117e8:	685b      	ldr	r3, [r3, #4]
   117ea:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
   117ec:	68fa      	ldr	r2, [r7, #12]
   117ee:	687b      	ldr	r3, [r7, #4]
   117f0:	429a      	cmp	r2, r3
   117f2:	d206      	bcs.n	11802 <xTaskIncrementTick+0x10a>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
   117f4:	f243 03a4 	movw	r3, #12452	; 0x30a4
   117f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117fc:	687a      	ldr	r2, [r7, #4]
   117fe:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
   11800:	e044      	b.n	1188c <xTaskIncrementTick+0x194>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11802:	683b      	ldr	r3, [r7, #0]
   11804:	f103 0304 	add.w	r3, r3, #4
   11808:	4618      	mov	r0, r3
   1180a:	f7fd fc2f 	bl	f06c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   1180e:	683b      	ldr	r3, [r7, #0]
   11810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   11812:	2b00      	cmp	r3, #0
   11814:	d005      	beq.n	11822 <xTaskIncrementTick+0x12a>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   11816:	683b      	ldr	r3, [r7, #0]
   11818:	f103 0318 	add.w	r3, r3, #24
   1181c:	4618      	mov	r0, r3
   1181e:	f7fd fc25 	bl	f06c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
   11822:	683b      	ldr	r3, [r7, #0]
   11824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11826:	f04f 0201 	mov.w	r2, #1
   1182a:	fa02 f203 	lsl.w	r2, r2, r3
   1182e:	f243 038c 	movw	r3, #12428	; 0x308c
   11832:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11836:	681b      	ldr	r3, [r3, #0]
   11838:	ea42 0203 	orr.w	r2, r2, r3
   1183c:	f243 038c 	movw	r3, #12428	; 0x308c
   11840:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11844:	601a      	str	r2, [r3, #0]
   11846:	683b      	ldr	r3, [r7, #0]
   11848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1184a:	4613      	mov	r3, r2
   1184c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11850:	4413      	add	r3, r2
   11852:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11856:	461a      	mov	r2, r3
   11858:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   1185c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11860:	441a      	add	r2, r3
   11862:	683b      	ldr	r3, [r7, #0]
   11864:	f103 0304 	add.w	r3, r3, #4
   11868:	4610      	mov	r0, r2
   1186a:	4619      	mov	r1, r3
   1186c:	f7fd fba0 	bl	efb0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   11870:	683b      	ldr	r3, [r7, #0]
   11872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11874:	f642 73ac 	movw	r3, #12204	; 0x2fac
   11878:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1187c:	681b      	ldr	r3, [r3, #0]
   1187e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11880:	429a      	cmp	r2, r3
   11882:	d397      	bcc.n	117b4 <xTaskIncrementTick+0xbc>
						{
							xSwitchRequired = pdTRUE;
   11884:	f04f 0301 	mov.w	r3, #1
   11888:	60bb      	str	r3, [r7, #8]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   1188a:	e794      	b.n	117b6 <xTaskIncrementTick+0xbe>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   1188c:	f642 73ac 	movw	r3, #12204	; 0x2fac
   11890:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11894:	681b      	ldr	r3, [r3, #0]
   11896:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11898:	4613      	mov	r3, r2
   1189a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1189e:	4413      	add	r3, r2
   118a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   118a4:	461a      	mov	r2, r3
   118a6:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   118aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118ae:	4413      	add	r3, r2
   118b0:	681b      	ldr	r3, [r3, #0]
   118b2:	2b01      	cmp	r3, #1
   118b4:	d910      	bls.n	118d8 <xTaskIncrementTick+0x1e0>
			{
				xSwitchRequired = pdTRUE;
   118b6:	f04f 0301 	mov.w	r3, #1
   118ba:	60bb      	str	r3, [r7, #8]
   118bc:	e00d      	b.n	118da <xTaskIncrementTick+0x1e2>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   118be:	f243 0394 	movw	r3, #12436	; 0x3094
   118c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118c6:	681b      	ldr	r3, [r3, #0]
   118c8:	f103 0201 	add.w	r2, r3, #1
   118cc:	f243 0394 	movw	r3, #12436	; 0x3094
   118d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118d4:	601a      	str	r2, [r3, #0]
   118d6:	e000      	b.n	118da <xTaskIncrementTick+0x1e2>
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
   118d8:	bf00      	nop
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   118da:	f243 0398 	movw	r3, #12440	; 0x3098
   118de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118e2:	681b      	ldr	r3, [r3, #0]
   118e4:	2b00      	cmp	r3, #0
   118e6:	d002      	beq.n	118ee <xTaskIncrementTick+0x1f6>
		{
			xSwitchRequired = pdTRUE;
   118e8:	f04f 0301 	mov.w	r3, #1
   118ec:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   118ee:	68bb      	ldr	r3, [r7, #8]
}
   118f0:	4618      	mov	r0, r3
   118f2:	f107 0718 	add.w	r7, r7, #24
   118f6:	46bd      	mov	sp, r7
   118f8:	bd80      	pop	{r7, pc}
   118fa:	bf00      	nop

000118fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   118fc:	b580      	push	{r7, lr}
   118fe:	b088      	sub	sp, #32
   11900:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   11902:	f243 03ac 	movw	r3, #12460	; 0x30ac
   11906:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1190a:	681b      	ldr	r3, [r3, #0]
   1190c:	2b00      	cmp	r3, #0
   1190e:	d007      	beq.n	11920 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   11910:	f243 0398 	movw	r3, #12440	; 0x3098
   11914:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11918:	f04f 0201 	mov.w	r2, #1
   1191c:	601a      	str	r2, [r3, #0]
   1191e:	e0bc      	b.n	11a9a <vTaskSwitchContext+0x19e>
	}
	else
	{
		xYieldPending = pdFALSE;
   11920:	f243 0398 	movw	r3, #12440	; 0x3098
   11924:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11928:	f04f 0200 	mov.w	r2, #0
   1192c:	601a      	str	r2, [r3, #0]
		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTotalRunTime );
				#else
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   1192e:	f7ef f971 	bl	c14 <ulGetRunTimeCounterValue>
   11932:	4602      	mov	r2, r0
   11934:	f243 03b4 	movw	r3, #12468	; 0x30b4
   11938:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1193c:	601a      	str	r2, [r3, #0]
				stored in ulTaskSwitchedInTime.  Note that there is no overflow
				protection here so count values are only valid until the timer
				overflows.  The guard against negative values is to protect
				against suspect run time stat counter implementations - which
				are provided by the application, not the kernel. */
				if( ulTotalRunTime > ulTaskSwitchedInTime )
   1193e:	f243 03b4 	movw	r3, #12468	; 0x30b4
   11942:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11946:	681a      	ldr	r2, [r3, #0]
   11948:	f243 03b0 	movw	r3, #12464	; 0x30b0
   1194c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11950:	681b      	ldr	r3, [r3, #0]
   11952:	429a      	cmp	r2, r3
   11954:	d913      	bls.n	1197e <vTaskSwitchContext+0x82>
				{
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
   11956:	f642 73ac 	movw	r3, #12204	; 0x2fac
   1195a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1195e:	681a      	ldr	r2, [r3, #0]
   11960:	6d11      	ldr	r1, [r2, #80]	; 0x50
   11962:	f243 03b4 	movw	r3, #12468	; 0x30b4
   11966:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1196a:	6818      	ldr	r0, [r3, #0]
   1196c:	f243 03b0 	movw	r3, #12464	; 0x30b0
   11970:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11974:	681b      	ldr	r3, [r3, #0]
   11976:	ebc3 0300 	rsb	r3, r3, r0
   1197a:	440b      	add	r3, r1
   1197c:	6513      	str	r3, [r2, #80]	; 0x50
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
   1197e:	f243 03b4 	movw	r3, #12468	; 0x30b4
   11982:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11986:	681a      	ldr	r2, [r3, #0]
   11988:	f243 03b0 	movw	r3, #12464	; 0x30b0
   1198c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11990:	601a      	str	r2, [r3, #0]
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
   11992:	f642 73ac 	movw	r3, #12204	; 0x2fac
   11996:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1199a:	681b      	ldr	r3, [r3, #0]
   1199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   1199e:	607b      	str	r3, [r7, #4]
   119a0:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
   119a4:	60bb      	str	r3, [r7, #8]
   119a6:	687b      	ldr	r3, [r7, #4]
   119a8:	681a      	ldr	r2, [r3, #0]
   119aa:	68bb      	ldr	r3, [r7, #8]
   119ac:	429a      	cmp	r2, r3
   119ae:	d114      	bne.n	119da <vTaskSwitchContext+0xde>
   119b0:	687b      	ldr	r3, [r7, #4]
   119b2:	f103 0304 	add.w	r3, r3, #4
   119b6:	681a      	ldr	r2, [r3, #0]
   119b8:	68bb      	ldr	r3, [r7, #8]
   119ba:	429a      	cmp	r2, r3
   119bc:	d10d      	bne.n	119da <vTaskSwitchContext+0xde>
   119be:	687b      	ldr	r3, [r7, #4]
   119c0:	f103 0308 	add.w	r3, r3, #8
   119c4:	681a      	ldr	r2, [r3, #0]
   119c6:	68bb      	ldr	r3, [r7, #8]
   119c8:	429a      	cmp	r2, r3
   119ca:	d106      	bne.n	119da <vTaskSwitchContext+0xde>
   119cc:	687b      	ldr	r3, [r7, #4]
   119ce:	f103 030c 	add.w	r3, r3, #12
   119d2:	681a      	ldr	r2, [r3, #0]
   119d4:	68bb      	ldr	r3, [r7, #8]
   119d6:	429a      	cmp	r2, r3
   119d8:	d00f      	beq.n	119fa <vTaskSwitchContext+0xfe>
   119da:	f642 73ac 	movw	r3, #12204	; 0x2fac
   119de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119e2:	681a      	ldr	r2, [r3, #0]
   119e4:	f642 73ac 	movw	r3, #12204	; 0x2fac
   119e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119ec:	681b      	ldr	r3, [r3, #0]
   119ee:	f103 0334 	add.w	r3, r3, #52	; 0x34
   119f2:	4610      	mov	r0, r2
   119f4:	4619      	mov	r1, r3
   119f6:	f7ef f8c5 	bl	b84 <vApplicationStackOverflowHook>
		}
		#endif

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   119fa:	f243 038c 	movw	r3, #12428	; 0x308c
   119fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a02:	681b      	ldr	r3, [r3, #0]
   11a04:	617b      	str	r3, [r7, #20]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
   11a06:	697b      	ldr	r3, [r7, #20]
   11a08:	fab3 f383 	clz	r3, r3
   11a0c:	76fb      	strb	r3, [r7, #27]
		return ucReturn;
   11a0e:	7efb      	ldrb	r3, [r7, #27]
   11a10:	f1c3 031f 	rsb	r3, r3, #31
   11a14:	60fb      	str	r3, [r7, #12]
   11a16:	68fa      	ldr	r2, [r7, #12]
   11a18:	4613      	mov	r3, r2
   11a1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11a1e:	4413      	add	r3, r2
   11a20:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11a24:	461a      	mov	r2, r3
   11a26:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   11a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a2e:	4413      	add	r3, r2
   11a30:	681b      	ldr	r3, [r3, #0]
   11a32:	2b00      	cmp	r3, #0
   11a34:	d109      	bne.n	11a4a <vTaskSwitchContext+0x14e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   11a36:	f04f 0328 	mov.w	r3, #40	; 0x28
   11a3a:	f383 8811 	msr	BASEPRI, r3
   11a3e:	f3bf 8f6f 	isb	sy
   11a42:	f3bf 8f4f 	dsb	sy
   11a46:	61fb      	str	r3, [r7, #28]
   11a48:	e7fe      	b.n	11a48 <vTaskSwitchContext+0x14c>
   11a4a:	68fa      	ldr	r2, [r7, #12]
   11a4c:	4613      	mov	r3, r2
   11a4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11a52:	4413      	add	r3, r2
   11a54:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11a58:	461a      	mov	r2, r3
   11a5a:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   11a5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a62:	4413      	add	r3, r2
   11a64:	613b      	str	r3, [r7, #16]
   11a66:	693b      	ldr	r3, [r7, #16]
   11a68:	685b      	ldr	r3, [r3, #4]
   11a6a:	685a      	ldr	r2, [r3, #4]
   11a6c:	693b      	ldr	r3, [r7, #16]
   11a6e:	605a      	str	r2, [r3, #4]
   11a70:	693b      	ldr	r3, [r7, #16]
   11a72:	685a      	ldr	r2, [r3, #4]
   11a74:	693b      	ldr	r3, [r7, #16]
   11a76:	f103 0308 	add.w	r3, r3, #8
   11a7a:	429a      	cmp	r2, r3
   11a7c:	d104      	bne.n	11a88 <vTaskSwitchContext+0x18c>
   11a7e:	693b      	ldr	r3, [r7, #16]
   11a80:	685b      	ldr	r3, [r3, #4]
   11a82:	685a      	ldr	r2, [r3, #4]
   11a84:	693b      	ldr	r3, [r7, #16]
   11a86:	605a      	str	r2, [r3, #4]
   11a88:	693b      	ldr	r3, [r7, #16]
   11a8a:	685b      	ldr	r3, [r3, #4]
   11a8c:	68db      	ldr	r3, [r3, #12]
   11a8e:	461a      	mov	r2, r3
   11a90:	f642 73ac 	movw	r3, #12204	; 0x2fac
   11a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a98:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   11a9a:	f107 0720 	add.w	r7, r7, #32
   11a9e:	46bd      	mov	sp, r7
   11aa0:	bd80      	pop	{r7, pc}
   11aa2:	bf00      	nop

00011aa4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
   11aa4:	b580      	push	{r7, lr}
   11aa6:	b084      	sub	sp, #16
   11aa8:	af00      	add	r7, sp, #0
   11aaa:	6078      	str	r0, [r7, #4]
   11aac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
   11aae:	687b      	ldr	r3, [r7, #4]
   11ab0:	2b00      	cmp	r3, #0
   11ab2:	d109      	bne.n	11ac8 <vTaskPlaceOnEventList+0x24>
   11ab4:	f04f 0328 	mov.w	r3, #40	; 0x28
   11ab8:	f383 8811 	msr	BASEPRI, r3
   11abc:	f3bf 8f6f 	isb	sy
   11ac0:	f3bf 8f4f 	dsb	sy
   11ac4:	60fb      	str	r3, [r7, #12]
   11ac6:	e7fe      	b.n	11ac6 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11ac8:	f642 73ac 	movw	r3, #12204	; 0x2fac
   11acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ad0:	681b      	ldr	r3, [r3, #0]
   11ad2:	f103 0318 	add.w	r3, r3, #24
   11ad6:	6878      	ldr	r0, [r7, #4]
   11ad8:	4619      	mov	r1, r3
   11ada:	f7fd fa8d 	bl	eff8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11ade:	6838      	ldr	r0, [r7, #0]
   11ae0:	f04f 0101 	mov.w	r1, #1
   11ae4:	f001 fb6a 	bl	131bc <prvAddCurrentTaskToDelayedList>
}
   11ae8:	f107 0710 	add.w	r7, r7, #16
   11aec:	46bd      	mov	sp, r7
   11aee:	bd80      	pop	{r7, pc}

00011af0 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
   11af0:	b580      	push	{r7, lr}
   11af2:	b086      	sub	sp, #24
   11af4:	af00      	add	r7, sp, #0
   11af6:	60f8      	str	r0, [r7, #12]
   11af8:	60b9      	str	r1, [r7, #8]
   11afa:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
   11afc:	68fb      	ldr	r3, [r7, #12]
   11afe:	2b00      	cmp	r3, #0
   11b00:	d109      	bne.n	11b16 <vTaskPlaceOnUnorderedEventList+0x26>
   11b02:	f04f 0328 	mov.w	r3, #40	; 0x28
   11b06:	f383 8811 	msr	BASEPRI, r3
   11b0a:	f3bf 8f6f 	isb	sy
   11b0e:	f3bf 8f4f 	dsb	sy
   11b12:	613b      	str	r3, [r7, #16]
   11b14:	e7fe      	b.n	11b14 <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
   11b16:	f243 03ac 	movw	r3, #12460	; 0x30ac
   11b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b1e:	681b      	ldr	r3, [r3, #0]
   11b20:	2b00      	cmp	r3, #0
   11b22:	d109      	bne.n	11b38 <vTaskPlaceOnUnorderedEventList+0x48>
   11b24:	f04f 0328 	mov.w	r3, #40	; 0x28
   11b28:	f383 8811 	msr	BASEPRI, r3
   11b2c:	f3bf 8f6f 	isb	sy
   11b30:	f3bf 8f4f 	dsb	sy
   11b34:	617b      	str	r3, [r7, #20]
   11b36:	e7fe      	b.n	11b36 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   11b38:	f642 73ac 	movw	r3, #12204	; 0x2fac
   11b3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b40:	681b      	ldr	r3, [r3, #0]
   11b42:	68ba      	ldr	r2, [r7, #8]
   11b44:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
   11b48:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11b4a:	f642 73ac 	movw	r3, #12204	; 0x2fac
   11b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b52:	681b      	ldr	r3, [r3, #0]
   11b54:	f103 0318 	add.w	r3, r3, #24
   11b58:	68f8      	ldr	r0, [r7, #12]
   11b5a:	4619      	mov	r1, r3
   11b5c:	f7fd fa28 	bl	efb0 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11b60:	6878      	ldr	r0, [r7, #4]
   11b62:	f04f 0101 	mov.w	r1, #1
   11b66:	f001 fb29 	bl	131bc <prvAddCurrentTaskToDelayedList>
}
   11b6a:	f107 0718 	add.w	r7, r7, #24
   11b6e:	46bd      	mov	sp, r7
   11b70:	bd80      	pop	{r7, pc}
   11b72:	bf00      	nop

00011b74 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   11b74:	b580      	push	{r7, lr}
   11b76:	b086      	sub	sp, #24
   11b78:	af00      	add	r7, sp, #0
   11b7a:	60f8      	str	r0, [r7, #12]
   11b7c:	60b9      	str	r1, [r7, #8]
   11b7e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
   11b80:	68fb      	ldr	r3, [r7, #12]
   11b82:	2b00      	cmp	r3, #0
   11b84:	d109      	bne.n	11b9a <vTaskPlaceOnEventListRestricted+0x26>
   11b86:	f04f 0328 	mov.w	r3, #40	; 0x28
   11b8a:	f383 8811 	msr	BASEPRI, r3
   11b8e:	f3bf 8f6f 	isb	sy
   11b92:	f3bf 8f4f 	dsb	sy
   11b96:	617b      	str	r3, [r7, #20]
   11b98:	e7fe      	b.n	11b98 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11b9a:	f642 73ac 	movw	r3, #12204	; 0x2fac
   11b9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ba2:	681b      	ldr	r3, [r3, #0]
   11ba4:	f103 0318 	add.w	r3, r3, #24
   11ba8:	68f8      	ldr	r0, [r7, #12]
   11baa:	4619      	mov	r1, r3
   11bac:	f7fd fa00 	bl	efb0 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
   11bb0:	687b      	ldr	r3, [r7, #4]
   11bb2:	2b00      	cmp	r3, #0
   11bb4:	d002      	beq.n	11bbc <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
   11bb6:	f04f 33ff 	mov.w	r3, #4294967295
   11bba:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
   11bbc:	68b8      	ldr	r0, [r7, #8]
   11bbe:	6879      	ldr	r1, [r7, #4]
   11bc0:	f001 fafc 	bl	131bc <prvAddCurrentTaskToDelayedList>
	}
   11bc4:	f107 0718 	add.w	r7, r7, #24
   11bc8:	46bd      	mov	sp, r7
   11bca:	bd80      	pop	{r7, pc}

00011bcc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   11bcc:	b580      	push	{r7, lr}
   11bce:	b086      	sub	sp, #24
   11bd0:	af00      	add	r7, sp, #0
   11bd2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11bd4:	687b      	ldr	r3, [r7, #4]
   11bd6:	68db      	ldr	r3, [r3, #12]
   11bd8:	68db      	ldr	r3, [r3, #12]
   11bda:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   11bdc:	68fb      	ldr	r3, [r7, #12]
   11bde:	2b00      	cmp	r3, #0
   11be0:	d109      	bne.n	11bf6 <xTaskRemoveFromEventList+0x2a>
   11be2:	f04f 0328 	mov.w	r3, #40	; 0x28
   11be6:	f383 8811 	msr	BASEPRI, r3
   11bea:	f3bf 8f6f 	isb	sy
   11bee:	f3bf 8f4f 	dsb	sy
   11bf2:	617b      	str	r3, [r7, #20]
   11bf4:	e7fe      	b.n	11bf4 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   11bf6:	68fb      	ldr	r3, [r7, #12]
   11bf8:	f103 0318 	add.w	r3, r3, #24
   11bfc:	4618      	mov	r0, r3
   11bfe:	f7fd fa35 	bl	f06c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11c02:	f243 03ac 	movw	r3, #12460	; 0x30ac
   11c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c0a:	681b      	ldr	r3, [r3, #0]
   11c0c:	2b00      	cmp	r3, #0
   11c0e:	d12d      	bne.n	11c6c <xTaskRemoveFromEventList+0xa0>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   11c10:	68fb      	ldr	r3, [r7, #12]
   11c12:	f103 0304 	add.w	r3, r3, #4
   11c16:	4618      	mov	r0, r3
   11c18:	f7fd fa28 	bl	f06c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
   11c1c:	68fb      	ldr	r3, [r7, #12]
   11c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11c20:	f04f 0201 	mov.w	r2, #1
   11c24:	fa02 f203 	lsl.w	r2, r2, r3
   11c28:	f243 038c 	movw	r3, #12428	; 0x308c
   11c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c30:	681b      	ldr	r3, [r3, #0]
   11c32:	ea42 0203 	orr.w	r2, r2, r3
   11c36:	f243 038c 	movw	r3, #12428	; 0x308c
   11c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c3e:	601a      	str	r2, [r3, #0]
   11c40:	68fb      	ldr	r3, [r7, #12]
   11c42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11c44:	4613      	mov	r3, r2
   11c46:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11c4a:	4413      	add	r3, r2
   11c4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11c50:	461a      	mov	r2, r3
   11c52:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   11c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c5a:	441a      	add	r2, r3
   11c5c:	68fb      	ldr	r3, [r7, #12]
   11c5e:	f103 0304 	add.w	r3, r3, #4
   11c62:	4610      	mov	r0, r2
   11c64:	4619      	mov	r1, r3
   11c66:	f7fd f9a3 	bl	efb0 <vListInsertEnd>
   11c6a:	e009      	b.n	11c80 <xTaskRemoveFromEventList+0xb4>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   11c6c:	68fb      	ldr	r3, [r7, #12]
   11c6e:	f103 0318 	add.w	r3, r3, #24
   11c72:	f243 0044 	movw	r0, #12356	; 0x3044
   11c76:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11c7a:	4619      	mov	r1, r3
   11c7c:	f7fd f998 	bl	efb0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   11c80:	68fb      	ldr	r3, [r7, #12]
   11c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11c84:	f642 73ac 	movw	r3, #12204	; 0x2fac
   11c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c8c:	681b      	ldr	r3, [r3, #0]
   11c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11c90:	429a      	cmp	r2, r3
   11c92:	d90a      	bls.n	11caa <xTaskRemoveFromEventList+0xde>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   11c94:	f04f 0301 	mov.w	r3, #1
   11c98:	613b      	str	r3, [r7, #16]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   11c9a:	f243 0398 	movw	r3, #12440	; 0x3098
   11c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ca2:	f04f 0201 	mov.w	r2, #1
   11ca6:	601a      	str	r2, [r3, #0]
   11ca8:	e002      	b.n	11cb0 <xTaskRemoveFromEventList+0xe4>
	}
	else
	{
		xReturn = pdFALSE;
   11caa:	f04f 0300 	mov.w	r3, #0
   11cae:	613b      	str	r3, [r7, #16]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
   11cb0:	693b      	ldr	r3, [r7, #16]
}
   11cb2:	4618      	mov	r0, r3
   11cb4:	f107 0718 	add.w	r7, r7, #24
   11cb8:	46bd      	mov	sp, r7
   11cba:	bd80      	pop	{r7, pc}

00011cbc <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
   11cbc:	b580      	push	{r7, lr}
   11cbe:	b086      	sub	sp, #24
   11cc0:	af00      	add	r7, sp, #0
   11cc2:	6078      	str	r0, [r7, #4]
   11cc4:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
   11cc6:	f243 03ac 	movw	r3, #12460	; 0x30ac
   11cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cce:	681b      	ldr	r3, [r3, #0]
   11cd0:	2b00      	cmp	r3, #0
   11cd2:	d109      	bne.n	11ce8 <vTaskRemoveFromUnorderedEventList+0x2c>
   11cd4:	f04f 0328 	mov.w	r3, #40	; 0x28
   11cd8:	f383 8811 	msr	BASEPRI, r3
   11cdc:	f3bf 8f6f 	isb	sy
   11ce0:	f3bf 8f4f 	dsb	sy
   11ce4:	613b      	str	r3, [r7, #16]
   11ce6:	e7fe      	b.n	11ce6 <vTaskRemoveFromUnorderedEventList+0x2a>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   11ce8:	683b      	ldr	r3, [r7, #0]
   11cea:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
   11cee:	687b      	ldr	r3, [r7, #4]
   11cf0:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11cf2:	687b      	ldr	r3, [r7, #4]
   11cf4:	68db      	ldr	r3, [r3, #12]
   11cf6:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   11cf8:	68fb      	ldr	r3, [r7, #12]
   11cfa:	2b00      	cmp	r3, #0
   11cfc:	d109      	bne.n	11d12 <vTaskRemoveFromUnorderedEventList+0x56>
   11cfe:	f04f 0328 	mov.w	r3, #40	; 0x28
   11d02:	f383 8811 	msr	BASEPRI, r3
   11d06:	f3bf 8f6f 	isb	sy
   11d0a:	f3bf 8f4f 	dsb	sy
   11d0e:	617b      	str	r3, [r7, #20]
   11d10:	e7fe      	b.n	11d10 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
   11d12:	6878      	ldr	r0, [r7, #4]
   11d14:	f7fd f9aa 	bl	f06c <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   11d18:	68fb      	ldr	r3, [r7, #12]
   11d1a:	f103 0304 	add.w	r3, r3, #4
   11d1e:	4618      	mov	r0, r3
   11d20:	f7fd f9a4 	bl	f06c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
   11d24:	68fb      	ldr	r3, [r7, #12]
   11d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11d28:	f04f 0201 	mov.w	r2, #1
   11d2c:	fa02 f203 	lsl.w	r2, r2, r3
   11d30:	f243 038c 	movw	r3, #12428	; 0x308c
   11d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d38:	681b      	ldr	r3, [r3, #0]
   11d3a:	ea42 0203 	orr.w	r2, r2, r3
   11d3e:	f243 038c 	movw	r3, #12428	; 0x308c
   11d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d46:	601a      	str	r2, [r3, #0]
   11d48:	68fb      	ldr	r3, [r7, #12]
   11d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11d4c:	4613      	mov	r3, r2
   11d4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11d52:	4413      	add	r3, r2
   11d54:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11d58:	461a      	mov	r2, r3
   11d5a:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   11d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d62:	441a      	add	r2, r3
   11d64:	68fb      	ldr	r3, [r7, #12]
   11d66:	f103 0304 	add.w	r3, r3, #4
   11d6a:	4610      	mov	r0, r2
   11d6c:	4619      	mov	r1, r3
   11d6e:	f7fd f91f 	bl	efb0 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   11d72:	68fb      	ldr	r3, [r7, #12]
   11d74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11d76:	f642 73ac 	movw	r3, #12204	; 0x2fac
   11d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d7e:	681b      	ldr	r3, [r3, #0]
   11d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11d82:	429a      	cmp	r2, r3
   11d84:	d906      	bls.n	11d94 <vTaskRemoveFromUnorderedEventList+0xd8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
   11d86:	f243 0398 	movw	r3, #12440	; 0x3098
   11d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d8e:	f04f 0201 	mov.w	r2, #1
   11d92:	601a      	str	r2, [r3, #0]
	}
}
   11d94:	f107 0718 	add.w	r7, r7, #24
   11d98:	46bd      	mov	sp, r7
   11d9a:	bd80      	pop	{r7, pc}

00011d9c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   11d9c:	b580      	push	{r7, lr}
   11d9e:	b084      	sub	sp, #16
   11da0:	af00      	add	r7, sp, #0
   11da2:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
   11da4:	687b      	ldr	r3, [r7, #4]
   11da6:	2b00      	cmp	r3, #0
   11da8:	d109      	bne.n	11dbe <vTaskSetTimeOutState+0x22>
   11daa:	f04f 0328 	mov.w	r3, #40	; 0x28
   11dae:	f383 8811 	msr	BASEPRI, r3
   11db2:	f3bf 8f6f 	isb	sy
   11db6:	f3bf 8f4f 	dsb	sy
   11dba:	60fb      	str	r3, [r7, #12]
   11dbc:	e7fe      	b.n	11dbc <vTaskSetTimeOutState+0x20>
	taskENTER_CRITICAL();
   11dbe:	f002 f993 	bl	140e8 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
   11dc2:	f243 039c 	movw	r3, #12444	; 0x309c
   11dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dca:	681a      	ldr	r2, [r3, #0]
   11dcc:	687b      	ldr	r3, [r7, #4]
   11dce:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
   11dd0:	f243 0388 	movw	r3, #12424	; 0x3088
   11dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dd8:	681a      	ldr	r2, [r3, #0]
   11dda:	687b      	ldr	r3, [r7, #4]
   11ddc:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
   11dde:	f002 f9bb 	bl	14158 <vPortExitCritical>
}
   11de2:	f107 0710 	add.w	r7, r7, #16
   11de6:	46bd      	mov	sp, r7
   11de8:	bd80      	pop	{r7, pc}
   11dea:	bf00      	nop

00011dec <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   11dec:	b480      	push	{r7}
   11dee:	b083      	sub	sp, #12
   11df0:	af00      	add	r7, sp, #0
   11df2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   11df4:	f243 039c 	movw	r3, #12444	; 0x309c
   11df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11dfc:	681a      	ldr	r2, [r3, #0]
   11dfe:	687b      	ldr	r3, [r7, #4]
   11e00:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   11e02:	f243 0388 	movw	r3, #12424	; 0x3088
   11e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e0a:	681a      	ldr	r2, [r3, #0]
   11e0c:	687b      	ldr	r3, [r7, #4]
   11e0e:	605a      	str	r2, [r3, #4]
}
   11e10:	f107 070c 	add.w	r7, r7, #12
   11e14:	46bd      	mov	sp, r7
   11e16:	bc80      	pop	{r7}
   11e18:	4770      	bx	lr
   11e1a:	bf00      	nop

00011e1c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
   11e1c:	b580      	push	{r7, lr}
   11e1e:	b088      	sub	sp, #32
   11e20:	af00      	add	r7, sp, #0
   11e22:	6078      	str	r0, [r7, #4]
   11e24:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
   11e26:	687b      	ldr	r3, [r7, #4]
   11e28:	2b00      	cmp	r3, #0
   11e2a:	d109      	bne.n	11e40 <xTaskCheckForTimeOut+0x24>
   11e2c:	f04f 0328 	mov.w	r3, #40	; 0x28
   11e30:	f383 8811 	msr	BASEPRI, r3
   11e34:	f3bf 8f6f 	isb	sy
   11e38:	f3bf 8f4f 	dsb	sy
   11e3c:	61bb      	str	r3, [r7, #24]
   11e3e:	e7fe      	b.n	11e3e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
   11e40:	683b      	ldr	r3, [r7, #0]
   11e42:	2b00      	cmp	r3, #0
   11e44:	d109      	bne.n	11e5a <xTaskCheckForTimeOut+0x3e>
   11e46:	f04f 0328 	mov.w	r3, #40	; 0x28
   11e4a:	f383 8811 	msr	BASEPRI, r3
   11e4e:	f3bf 8f6f 	isb	sy
   11e52:	f3bf 8f4f 	dsb	sy
   11e56:	61fb      	str	r3, [r7, #28]
   11e58:	e7fe      	b.n	11e58 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
   11e5a:	f002 f945 	bl	140e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
   11e5e:	f243 0388 	movw	r3, #12424	; 0x3088
   11e62:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e66:	681b      	ldr	r3, [r3, #0]
   11e68:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
   11e6a:	687b      	ldr	r3, [r7, #4]
   11e6c:	685b      	ldr	r3, [r3, #4]
   11e6e:	693a      	ldr	r2, [r7, #16]
   11e70:	ebc3 0302 	rsb	r3, r3, r2
   11e74:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
   11e76:	683b      	ldr	r3, [r7, #0]
   11e78:	681b      	ldr	r3, [r3, #0]
   11e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
   11e7e:	d103      	bne.n	11e88 <xTaskCheckForTimeOut+0x6c>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
   11e80:	f04f 0300 	mov.w	r3, #0
   11e84:	60fb      	str	r3, [r7, #12]
   11e86:	e02b      	b.n	11ee0 <xTaskCheckForTimeOut+0xc4>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   11e88:	687b      	ldr	r3, [r7, #4]
   11e8a:	681a      	ldr	r2, [r3, #0]
   11e8c:	f243 039c 	movw	r3, #12444	; 0x309c
   11e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e94:	681b      	ldr	r3, [r3, #0]
   11e96:	429a      	cmp	r2, r3
   11e98:	d008      	beq.n	11eac <xTaskCheckForTimeOut+0x90>
   11e9a:	687b      	ldr	r3, [r7, #4]
   11e9c:	685a      	ldr	r2, [r3, #4]
   11e9e:	693b      	ldr	r3, [r7, #16]
   11ea0:	429a      	cmp	r2, r3
   11ea2:	d803      	bhi.n	11eac <xTaskCheckForTimeOut+0x90>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
   11ea4:	f04f 0301 	mov.w	r3, #1
   11ea8:	60fb      	str	r3, [r7, #12]
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   11eaa:	e019      	b.n	11ee0 <xTaskCheckForTimeOut+0xc4>
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
   11eac:	683b      	ldr	r3, [r7, #0]
   11eae:	681a      	ldr	r2, [r3, #0]
   11eb0:	697b      	ldr	r3, [r7, #20]
   11eb2:	429a      	cmp	r2, r3
   11eb4:	d90d      	bls.n	11ed2 <xTaskCheckForTimeOut+0xb6>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
   11eb6:	683b      	ldr	r3, [r7, #0]
   11eb8:	681a      	ldr	r2, [r3, #0]
   11eba:	697b      	ldr	r3, [r7, #20]
   11ebc:	ebc3 0202 	rsb	r2, r3, r2
   11ec0:	683b      	ldr	r3, [r7, #0]
   11ec2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
   11ec4:	6878      	ldr	r0, [r7, #4]
   11ec6:	f7ff ff91 	bl	11dec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
   11eca:	f04f 0300 	mov.w	r3, #0
   11ece:	60fb      	str	r3, [r7, #12]
   11ed0:	e006      	b.n	11ee0 <xTaskCheckForTimeOut+0xc4>
		}
		else
		{
			*pxTicksToWait = 0;
   11ed2:	683b      	ldr	r3, [r7, #0]
   11ed4:	f04f 0200 	mov.w	r2, #0
   11ed8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
   11eda:	f04f 0301 	mov.w	r3, #1
   11ede:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   11ee0:	f002 f93a 	bl	14158 <vPortExitCritical>

	return xReturn;
   11ee4:	68fb      	ldr	r3, [r7, #12]
}
   11ee6:	4618      	mov	r0, r3
   11ee8:	f107 0720 	add.w	r7, r7, #32
   11eec:	46bd      	mov	sp, r7
   11eee:	bd80      	pop	{r7, pc}

00011ef0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
   11ef0:	b480      	push	{r7}
   11ef2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
   11ef4:	f243 0398 	movw	r3, #12440	; 0x3098
   11ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11efc:	f04f 0201 	mov.w	r2, #1
   11f00:	601a      	str	r2, [r3, #0]
}
   11f02:	46bd      	mov	sp, r7
   11f04:	bc80      	pop	{r7}
   11f06:	4770      	bx	lr

00011f08 <uxTaskGetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )
	{
   11f08:	b480      	push	{r7}
   11f0a:	b085      	sub	sp, #20
   11f0c:	af00      	add	r7, sp, #0
   11f0e:	6078      	str	r0, [r7, #4]
	UBaseType_t uxReturn;
	TCB_t const *pxTCB;

		if( xTask != NULL )
   11f10:	687b      	ldr	r3, [r7, #4]
   11f12:	2b00      	cmp	r3, #0
   11f14:	d005      	beq.n	11f22 <uxTaskGetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   11f16:	687b      	ldr	r3, [r7, #4]
   11f18:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxTaskNumber;
   11f1a:	68fb      	ldr	r3, [r7, #12]
   11f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   11f1e:	60bb      	str	r3, [r7, #8]
   11f20:	e002      	b.n	11f28 <uxTaskGetTaskNumber+0x20>
		}
		else
		{
			uxReturn = 0U;
   11f22:	f04f 0300 	mov.w	r3, #0
   11f26:	60bb      	str	r3, [r7, #8]
		}

		return uxReturn;
   11f28:	68bb      	ldr	r3, [r7, #8]
	}
   11f2a:	4618      	mov	r0, r3
   11f2c:	f107 0714 	add.w	r7, r7, #20
   11f30:	46bd      	mov	sp, r7
   11f32:	bc80      	pop	{r7}
   11f34:	4770      	bx	lr
   11f36:	bf00      	nop

00011f38 <vTaskSetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskSetTaskNumber( TaskHandle_t xTask, const UBaseType_t uxHandle )
	{
   11f38:	b480      	push	{r7}
   11f3a:	b085      	sub	sp, #20
   11f3c:	af00      	add	r7, sp, #0
   11f3e:	6078      	str	r0, [r7, #4]
   11f40:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;

		if( xTask != NULL )
   11f42:	687b      	ldr	r3, [r7, #4]
   11f44:	2b00      	cmp	r3, #0
   11f46:	d004      	beq.n	11f52 <vTaskSetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   11f48:	687b      	ldr	r3, [r7, #4]
   11f4a:	60fb      	str	r3, [r7, #12]
			pxTCB->uxTaskNumber = uxHandle;
   11f4c:	68fb      	ldr	r3, [r7, #12]
   11f4e:	683a      	ldr	r2, [r7, #0]
   11f50:	645a      	str	r2, [r3, #68]	; 0x44
		}
	}
   11f52:	f107 0714 	add.w	r7, r7, #20
   11f56:	46bd      	mov	sp, r7
   11f58:	bc80      	pop	{r7}
   11f5a:	4770      	bx	lr

00011f5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   11f5c:	b580      	push	{r7, lr}
   11f5e:	b082      	sub	sp, #8
   11f60:	af00      	add	r7, sp, #0
   11f62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
   11f64:	f000 f868 	bl	12038 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   11f68:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   11f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f70:	681b      	ldr	r3, [r3, #0]
   11f72:	2b01      	cmp	r3, #1
   11f74:	d90a      	bls.n	11f8c <prvIdleTask+0x30>
			{
				taskYIELD();
   11f76:	f64e 5304 	movw	r3, #60676	; 0xed04
   11f7a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   11f7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   11f82:	601a      	str	r2, [r3, #0]
   11f84:	f3bf 8f4f 	dsb	sy
   11f88:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
   11f8c:	f7ee fe0a 	bl	ba4 <vApplicationIdleHook>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
   11f90:	e7e8      	b.n	11f64 <prvIdleTask+0x8>
   11f92:	bf00      	nop

00011f94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
   11f94:	b580      	push	{r7, lr}
   11f96:	b082      	sub	sp, #8
   11f98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   11f9a:	f04f 0300 	mov.w	r3, #0
   11f9e:	607b      	str	r3, [r7, #4]
   11fa0:	e013      	b.n	11fca <prvInitialiseTaskLists+0x36>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   11fa2:	687a      	ldr	r2, [r7, #4]
   11fa4:	4613      	mov	r3, r2
   11fa6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11faa:	4413      	add	r3, r2
   11fac:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11fb0:	461a      	mov	r2, r3
   11fb2:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   11fb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fba:	4413      	add	r3, r2
   11fbc:	4618      	mov	r0, r3
   11fbe:	f7fc ffc5 	bl	ef4c <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   11fc2:	687b      	ldr	r3, [r7, #4]
   11fc4:	f103 0301 	add.w	r3, r3, #1
   11fc8:	607b      	str	r3, [r7, #4]
   11fca:	687b      	ldr	r3, [r7, #4]
   11fcc:	2b04      	cmp	r3, #4
   11fce:	d9e8      	bls.n	11fa2 <prvInitialiseTaskLists+0xe>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
   11fd0:	f243 0014 	movw	r0, #12308	; 0x3014
   11fd4:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11fd8:	f7fc ffb8 	bl	ef4c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
   11fdc:	f243 0028 	movw	r0, #12328	; 0x3028
   11fe0:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11fe4:	f7fc ffb2 	bl	ef4c <vListInitialise>
	vListInitialise( &xPendingReadyList );
   11fe8:	f243 0044 	movw	r0, #12356	; 0x3044
   11fec:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11ff0:	f7fc ffac 	bl	ef4c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
   11ff4:	f243 0058 	movw	r0, #12376	; 0x3058
   11ff8:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11ffc:	f7fc ffa6 	bl	ef4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
   12000:	f243 0070 	movw	r0, #12400	; 0x3070
   12004:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12008:	f7fc ffa0 	bl	ef4c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   1200c:	f243 033c 	movw	r3, #12348	; 0x303c
   12010:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12014:	f243 0214 	movw	r2, #12308	; 0x3014
   12018:	f2c2 0200 	movt	r2, #8192	; 0x2000
   1201c:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   1201e:	f243 0340 	movw	r3, #12352	; 0x3040
   12022:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12026:	f243 0228 	movw	r2, #12328	; 0x3028
   1202a:	f2c2 0200 	movt	r2, #8192	; 0x2000
   1202e:	601a      	str	r2, [r3, #0]
}
   12030:	f107 0708 	add.w	r7, r7, #8
   12034:	46bd      	mov	sp, r7
   12036:	bd80      	pop	{r7, pc}

00012038 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
   12038:	b580      	push	{r7, lr}
   1203a:	b082      	sub	sp, #8
   1203c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   1203e:	e02b      	b.n	12098 <prvCheckTasksWaitingTermination+0x60>
		{
			taskENTER_CRITICAL();
   12040:	f002 f852 	bl	140e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12044:	f243 0358 	movw	r3, #12376	; 0x3058
   12048:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1204c:	68db      	ldr	r3, [r3, #12]
   1204e:	68db      	ldr	r3, [r3, #12]
   12050:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   12052:	687b      	ldr	r3, [r7, #4]
   12054:	f103 0304 	add.w	r3, r3, #4
   12058:	4618      	mov	r0, r3
   1205a:	f7fd f807 	bl	f06c <uxListRemove>
				--uxCurrentNumberOfTasks;
   1205e:	f243 0384 	movw	r3, #12420	; 0x3084
   12062:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12066:	681b      	ldr	r3, [r3, #0]
   12068:	f103 32ff 	add.w	r2, r3, #4294967295
   1206c:	f243 0384 	movw	r3, #12420	; 0x3084
   12070:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12074:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
   12076:	f243 036c 	movw	r3, #12396	; 0x306c
   1207a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1207e:	681b      	ldr	r3, [r3, #0]
   12080:	f103 32ff 	add.w	r2, r3, #4294967295
   12084:	f243 036c 	movw	r3, #12396	; 0x306c
   12088:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1208c:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
   1208e:	f002 f863 	bl	14158 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
   12092:	6878      	ldr	r0, [r7, #4]
   12094:	f000 f8f8 	bl	12288 <prvDeleteTCB>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   12098:	f243 036c 	movw	r3, #12396	; 0x306c
   1209c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120a0:	681b      	ldr	r3, [r3, #0]
   120a2:	2b00      	cmp	r3, #0
   120a4:	d1cc      	bne.n	12040 <prvCheckTasksWaitingTermination+0x8>

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
   120a6:	f107 0708 	add.w	r7, r7, #8
   120aa:	46bd      	mov	sp, r7
   120ac:	bd80      	pop	{r7, pc}
   120ae:	bf00      	nop

000120b0 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
   120b0:	b580      	push	{r7, lr}
   120b2:	b086      	sub	sp, #24
   120b4:	af00      	add	r7, sp, #0
   120b6:	60f8      	str	r0, [r7, #12]
   120b8:	60b9      	str	r1, [r7, #8]
   120ba:	607a      	str	r2, [r7, #4]
   120bc:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
   120be:	68fb      	ldr	r3, [r7, #12]
   120c0:	2b00      	cmp	r3, #0
   120c2:	d105      	bne.n	120d0 <vTaskGetInfo+0x20>
   120c4:	f642 73ac 	movw	r3, #12204	; 0x2fac
   120c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120cc:	681b      	ldr	r3, [r3, #0]
   120ce:	e000      	b.n	120d2 <vTaskGetInfo+0x22>
   120d0:	68fb      	ldr	r3, [r7, #12]
   120d2:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
   120d4:	68bb      	ldr	r3, [r7, #8]
   120d6:	697a      	ldr	r2, [r7, #20]
   120d8:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
   120da:	697b      	ldr	r3, [r7, #20]
   120dc:	f103 0234 	add.w	r2, r3, #52	; 0x34
   120e0:	68bb      	ldr	r3, [r7, #8]
   120e2:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
   120e4:	697b      	ldr	r3, [r7, #20]
   120e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   120e8:	68bb      	ldr	r3, [r7, #8]
   120ea:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
   120ec:	697b      	ldr	r3, [r7, #20]
   120ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   120f0:	68bb      	ldr	r3, [r7, #8]
   120f2:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
   120f4:	697b      	ldr	r3, [r7, #20]
   120f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   120f8:	68bb      	ldr	r3, [r7, #8]
   120fa:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
   120fc:	697b      	ldr	r3, [r7, #20]
   120fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12100:	68bb      	ldr	r3, [r7, #8]
   12102:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
   12104:	697b      	ldr	r3, [r7, #20]
   12106:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   12108:	68bb      	ldr	r3, [r7, #8]
   1210a:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
   1210c:	78fb      	ldrb	r3, [r7, #3]
   1210e:	2b05      	cmp	r3, #5
   12110:	d01f      	beq.n	12152 <vTaskGetInfo+0xa2>
		{
			if( pxTCB == pxCurrentTCB )
   12112:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12116:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1211a:	681b      	ldr	r3, [r3, #0]
   1211c:	697a      	ldr	r2, [r7, #20]
   1211e:	429a      	cmp	r2, r3
   12120:	d104      	bne.n	1212c <vTaskGetInfo+0x7c>
			{
				pxTaskStatus->eCurrentState = eRunning;
   12122:	68bb      	ldr	r3, [r7, #8]
   12124:	f04f 0200 	mov.w	r2, #0
   12128:	731a      	strb	r2, [r3, #12]
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   1212a:	e01b      	b.n	12164 <vTaskGetInfo+0xb4>
			{
				pxTaskStatus->eCurrentState = eRunning;
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
   1212c:	68bb      	ldr	r3, [r7, #8]
   1212e:	78fa      	ldrb	r2, [r7, #3]
   12130:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
   12132:	78fb      	ldrb	r3, [r7, #3]
   12134:	2b03      	cmp	r3, #3
   12136:	d114      	bne.n	12162 <vTaskGetInfo+0xb2>
					{
						vTaskSuspendAll();
   12138:	f7ff f8f6 	bl	11328 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   1213c:	697b      	ldr	r3, [r7, #20]
   1213e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12140:	2b00      	cmp	r3, #0
   12142:	d003      	beq.n	1214c <vTaskGetInfo+0x9c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
   12144:	68bb      	ldr	r3, [r7, #8]
   12146:	f04f 0202 	mov.w	r2, #2
   1214a:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
   1214c:	f7ff f8fe 	bl	1134c <xTaskResumeAll>
   12150:	e008      	b.n	12164 <vTaskGetInfo+0xb4>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
   12152:	6978      	ldr	r0, [r7, #20]
   12154:	f7fe fd06 	bl	10b64 <eTaskGetState>
   12158:	4603      	mov	r3, r0
   1215a:	461a      	mov	r2, r3
   1215c:	68bb      	ldr	r3, [r7, #8]
   1215e:	731a      	strb	r2, [r3, #12]
   12160:	e000      	b.n	12164 <vTaskGetInfo+0xb4>
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   12162:	bf00      	nop
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
   12164:	687b      	ldr	r3, [r7, #4]
   12166:	2b00      	cmp	r3, #0
   12168:	d009      	beq.n	1217e <vTaskGetInfo+0xce>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
   1216a:	697b      	ldr	r3, [r7, #20]
   1216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   1216e:	4618      	mov	r0, r3
   12170:	f000 f86a 	bl	12248 <prvTaskCheckFreeStackSpace>
   12174:	4603      	mov	r3, r0
   12176:	461a      	mov	r2, r3
   12178:	68bb      	ldr	r3, [r7, #8]
   1217a:	841a      	strh	r2, [r3, #32]
   1217c:	e003      	b.n	12186 <vTaskGetInfo+0xd6>
			}
			#endif
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
   1217e:	68bb      	ldr	r3, [r7, #8]
   12180:	f04f 0200 	mov.w	r2, #0
   12184:	841a      	strh	r2, [r3, #32]
		}
	}
   12186:	f107 0718 	add.w	r7, r7, #24
   1218a:	46bd      	mov	sp, r7
   1218c:	bd80      	pop	{r7, pc}
   1218e:	bf00      	nop

00012190 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
   12190:	b580      	push	{r7, lr}
   12192:	b08a      	sub	sp, #40	; 0x28
   12194:	af00      	add	r7, sp, #0
   12196:	60f8      	str	r0, [r7, #12]
   12198:	60b9      	str	r1, [r7, #8]
   1219a:	4613      	mov	r3, r2
   1219c:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
   1219e:	f04f 0300 	mov.w	r3, #0
   121a2:	61fb      	str	r3, [r7, #28]

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
   121a4:	68bb      	ldr	r3, [r7, #8]
   121a6:	681b      	ldr	r3, [r3, #0]
   121a8:	2b00      	cmp	r3, #0
   121aa:	d046      	beq.n	1223a <prvListTasksWithinSingleList+0xaa>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   121ac:	68bb      	ldr	r3, [r7, #8]
   121ae:	623b      	str	r3, [r7, #32]
   121b0:	6a3b      	ldr	r3, [r7, #32]
   121b2:	685b      	ldr	r3, [r3, #4]
   121b4:	685a      	ldr	r2, [r3, #4]
   121b6:	6a3b      	ldr	r3, [r7, #32]
   121b8:	605a      	str	r2, [r3, #4]
   121ba:	6a3b      	ldr	r3, [r7, #32]
   121bc:	685a      	ldr	r2, [r3, #4]
   121be:	6a3b      	ldr	r3, [r7, #32]
   121c0:	f103 0308 	add.w	r3, r3, #8
   121c4:	429a      	cmp	r2, r3
   121c6:	d104      	bne.n	121d2 <prvListTasksWithinSingleList+0x42>
   121c8:	6a3b      	ldr	r3, [r7, #32]
   121ca:	685b      	ldr	r3, [r3, #4]
   121cc:	685a      	ldr	r2, [r3, #4]
   121ce:	6a3b      	ldr	r3, [r7, #32]
   121d0:	605a      	str	r2, [r3, #4]
   121d2:	6a3b      	ldr	r3, [r7, #32]
   121d4:	685b      	ldr	r3, [r3, #4]
   121d6:	68db      	ldr	r3, [r3, #12]
   121d8:	61bb      	str	r3, [r7, #24]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   121da:	68bb      	ldr	r3, [r7, #8]
   121dc:	627b      	str	r3, [r7, #36]	; 0x24
   121de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   121e0:	685b      	ldr	r3, [r3, #4]
   121e2:	685a      	ldr	r2, [r3, #4]
   121e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   121e6:	605a      	str	r2, [r3, #4]
   121e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   121ea:	685a      	ldr	r2, [r3, #4]
   121ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   121ee:	f103 0308 	add.w	r3, r3, #8
   121f2:	429a      	cmp	r2, r3
   121f4:	d104      	bne.n	12200 <prvListTasksWithinSingleList+0x70>
   121f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   121f8:	685b      	ldr	r3, [r3, #4]
   121fa:	685a      	ldr	r2, [r3, #4]
   121fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   121fe:	605a      	str	r2, [r3, #4]
   12200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12202:	685b      	ldr	r3, [r3, #4]
   12204:	68db      	ldr	r3, [r3, #12]
   12206:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
   12208:	69fa      	ldr	r2, [r7, #28]
   1220a:	4613      	mov	r3, r2
   1220c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12210:	4413      	add	r3, r2
   12212:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12216:	461a      	mov	r2, r3
   12218:	68fb      	ldr	r3, [r7, #12]
   1221a:	441a      	add	r2, r3
   1221c:	79fb      	ldrb	r3, [r7, #7]
   1221e:	6978      	ldr	r0, [r7, #20]
   12220:	4611      	mov	r1, r2
   12222:	f04f 0201 	mov.w	r2, #1
   12226:	f7ff ff43 	bl	120b0 <vTaskGetInfo>
				uxTask++;
   1222a:	69fb      	ldr	r3, [r7, #28]
   1222c:	f103 0301 	add.w	r3, r3, #1
   12230:	61fb      	str	r3, [r7, #28]
			} while( pxNextTCB != pxFirstTCB );
   12232:	697a      	ldr	r2, [r7, #20]
   12234:	69bb      	ldr	r3, [r7, #24]
   12236:	429a      	cmp	r2, r3
   12238:	d1cf      	bne.n	121da <prvListTasksWithinSingleList+0x4a>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
   1223a:	69fb      	ldr	r3, [r7, #28]
	}
   1223c:	4618      	mov	r0, r3
   1223e:	f107 0728 	add.w	r7, r7, #40	; 0x28
   12242:	46bd      	mov	sp, r7
   12244:	bd80      	pop	{r7, pc}
   12246:	bf00      	nop

00012248 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
   12248:	b480      	push	{r7}
   1224a:	b085      	sub	sp, #20
   1224c:	af00      	add	r7, sp, #0
   1224e:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
   12250:	f04f 0300 	mov.w	r3, #0
   12254:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   12256:	e007      	b.n	12268 <prvTaskCheckFreeStackSpace+0x20>
		{
			pucStackByte -= portSTACK_GROWTH;
   12258:	687b      	ldr	r3, [r7, #4]
   1225a:	f103 0301 	add.w	r3, r3, #1
   1225e:	607b      	str	r3, [r7, #4]
			ulCount++;
   12260:	68fb      	ldr	r3, [r7, #12]
   12262:	f103 0301 	add.w	r3, r3, #1
   12266:	60fb      	str	r3, [r7, #12]

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   12268:	687b      	ldr	r3, [r7, #4]
   1226a:	781b      	ldrb	r3, [r3, #0]
   1226c:	2ba5      	cmp	r3, #165	; 0xa5
   1226e:	d0f3      	beq.n	12258 <prvTaskCheckFreeStackSpace+0x10>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
   12270:	68fb      	ldr	r3, [r7, #12]
   12272:	ea4f 0393 	mov.w	r3, r3, lsr #2
   12276:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
   12278:	68fb      	ldr	r3, [r7, #12]
   1227a:	b29b      	uxth	r3, r3
	}
   1227c:	4618      	mov	r0, r3
   1227e:	f107 0714 	add.w	r7, r7, #20
   12282:	46bd      	mov	sp, r7
   12284:	bc80      	pop	{r7}
   12286:	4770      	bx	lr

00012288 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
   12288:	b580      	push	{r7, lr}
   1228a:	b082      	sub	sp, #8
   1228c:	af00      	add	r7, sp, #0
   1228e:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
   12290:	687b      	ldr	r3, [r7, #4]
   12292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   12294:	4618      	mov	r0, r3
   12296:	f001 fd61 	bl	13d5c <vPortFree>
			vPortFree( pxTCB );
   1229a:	6878      	ldr	r0, [r7, #4]
   1229c:	f001 fd5e 	bl	13d5c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
   122a0:	f107 0708 	add.w	r7, r7, #8
   122a4:	46bd      	mov	sp, r7
   122a6:	bd80      	pop	{r7, pc}

000122a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   122a8:	b480      	push	{r7}
   122aa:	b083      	sub	sp, #12
   122ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   122ae:	f243 033c 	movw	r3, #12348	; 0x303c
   122b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122b6:	681b      	ldr	r3, [r3, #0]
   122b8:	681b      	ldr	r3, [r3, #0]
   122ba:	2b00      	cmp	r3, #0
   122bc:	d107      	bne.n	122ce <prvResetNextTaskUnblockTime+0x26>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   122be:	f243 03a4 	movw	r3, #12452	; 0x30a4
   122c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122c6:	f04f 32ff 	mov.w	r2, #4294967295
   122ca:	601a      	str	r2, [r3, #0]
   122cc:	e00e      	b.n	122ec <prvResetNextTaskUnblockTime+0x44>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   122ce:	f243 033c 	movw	r3, #12348	; 0x303c
   122d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122d6:	681b      	ldr	r3, [r3, #0]
   122d8:	68db      	ldr	r3, [r3, #12]
   122da:	68db      	ldr	r3, [r3, #12]
   122dc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
   122de:	687b      	ldr	r3, [r7, #4]
   122e0:	685a      	ldr	r2, [r3, #4]
   122e2:	f243 03a4 	movw	r3, #12452	; 0x30a4
   122e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122ea:	601a      	str	r2, [r3, #0]
	}
}
   122ec:	f107 070c 	add.w	r7, r7, #12
   122f0:	46bd      	mov	sp, r7
   122f2:	bc80      	pop	{r7}
   122f4:	4770      	bx	lr
   122f6:	bf00      	nop

000122f8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
   122f8:	b480      	push	{r7}
   122fa:	b083      	sub	sp, #12
   122fc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   122fe:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12302:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12306:	681b      	ldr	r3, [r3, #0]
   12308:	607b      	str	r3, [r7, #4]

		return xReturn;
   1230a:	687b      	ldr	r3, [r7, #4]
	}
   1230c:	4618      	mov	r0, r3
   1230e:	f107 070c 	add.w	r7, r7, #12
   12312:	46bd      	mov	sp, r7
   12314:	bc80      	pop	{r7}
   12316:	4770      	bx	lr

00012318 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
   12318:	b480      	push	{r7}
   1231a:	b083      	sub	sp, #12
   1231c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
   1231e:	f243 0390 	movw	r3, #12432	; 0x3090
   12322:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12326:	681b      	ldr	r3, [r3, #0]
   12328:	2b00      	cmp	r3, #0
   1232a:	d103      	bne.n	12334 <xTaskGetSchedulerState+0x1c>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   1232c:	f04f 0301 	mov.w	r3, #1
   12330:	607b      	str	r3, [r7, #4]
   12332:	e00d      	b.n	12350 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   12334:	f243 03ac 	movw	r3, #12460	; 0x30ac
   12338:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1233c:	681b      	ldr	r3, [r3, #0]
   1233e:	2b00      	cmp	r3, #0
   12340:	d103      	bne.n	1234a <xTaskGetSchedulerState+0x32>
			{
				xReturn = taskSCHEDULER_RUNNING;
   12342:	f04f 0302 	mov.w	r3, #2
   12346:	607b      	str	r3, [r7, #4]
   12348:	e002      	b.n	12350 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   1234a:	f04f 0300 	mov.w	r3, #0
   1234e:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
   12350:	687b      	ldr	r3, [r7, #4]
	}
   12352:	4618      	mov	r0, r3
   12354:	f107 070c 	add.w	r7, r7, #12
   12358:	46bd      	mov	sp, r7
   1235a:	bc80      	pop	{r7}
   1235c:	4770      	bx	lr
   1235e:	bf00      	nop

00012360 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
   12360:	b580      	push	{r7, lr}
   12362:	b084      	sub	sp, #16
   12364:	af00      	add	r7, sp, #0
   12366:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
   12368:	687b      	ldr	r3, [r7, #4]
   1236a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   1236c:	f04f 0300 	mov.w	r3, #0
   12370:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
   12372:	687b      	ldr	r3, [r7, #4]
   12374:	2b00      	cmp	r3, #0
   12376:	f000 80a2 	beq.w	124be <xTaskPriorityInherit+0x15e>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
   1237a:	68bb      	ldr	r3, [r7, #8]
   1237c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1237e:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12382:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12386:	681b      	ldr	r3, [r3, #0]
   12388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1238a:	429a      	cmp	r2, r3
   1238c:	f080 808a 	bcs.w	124a4 <xTaskPriorityInherit+0x144>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   12390:	68bb      	ldr	r3, [r7, #8]
   12392:	699b      	ldr	r3, [r3, #24]
   12394:	2b00      	cmp	r3, #0
   12396:	db09      	blt.n	123ac <xTaskPriorityInherit+0x4c>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12398:	f642 73ac 	movw	r3, #12204	; 0x2fac
   1239c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   123a0:	681b      	ldr	r3, [r3, #0]
   123a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   123a4:	f1c3 0205 	rsb	r2, r3, #5
   123a8:	68bb      	ldr	r3, [r7, #8]
   123aa:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
   123ac:	68bb      	ldr	r3, [r7, #8]
   123ae:	6959      	ldr	r1, [r3, #20]
   123b0:	68bb      	ldr	r3, [r7, #8]
   123b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   123b4:	4613      	mov	r3, r2
   123b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   123ba:	4413      	add	r3, r2
   123bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   123c0:	461a      	mov	r2, r3
   123c2:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   123c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   123ca:	4413      	add	r3, r2
   123cc:	4299      	cmp	r1, r3
   123ce:	d15d      	bne.n	1248c <xTaskPriorityInherit+0x12c>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   123d0:	68bb      	ldr	r3, [r7, #8]
   123d2:	f103 0304 	add.w	r3, r3, #4
   123d6:	4618      	mov	r0, r3
   123d8:	f7fc fe48 	bl	f06c <uxListRemove>
   123dc:	4603      	mov	r3, r0
   123de:	2b00      	cmp	r3, #0
   123e0:	d124      	bne.n	1242c <xTaskPriorityInherit+0xcc>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
   123e2:	68bb      	ldr	r3, [r7, #8]
   123e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   123e6:	4613      	mov	r3, r2
   123e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   123ec:	4413      	add	r3, r2
   123ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
   123f2:	461a      	mov	r2, r3
   123f4:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   123f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   123fc:	4413      	add	r3, r2
   123fe:	681b      	ldr	r3, [r3, #0]
   12400:	2b00      	cmp	r3, #0
   12402:	d113      	bne.n	1242c <xTaskPriorityInherit+0xcc>
   12404:	68bb      	ldr	r3, [r7, #8]
   12406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12408:	f04f 0201 	mov.w	r2, #1
   1240c:	fa02 f303 	lsl.w	r3, r2, r3
   12410:	ea6f 0203 	mvn.w	r2, r3
   12414:	f243 038c 	movw	r3, #12428	; 0x308c
   12418:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1241c:	681b      	ldr	r3, [r3, #0]
   1241e:	ea02 0203 	and.w	r2, r2, r3
   12422:	f243 038c 	movw	r3, #12428	; 0x308c
   12426:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1242a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   1242c:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12430:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12434:	681b      	ldr	r3, [r3, #0]
   12436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12438:	68bb      	ldr	r3, [r7, #8]
   1243a:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
   1243c:	68bb      	ldr	r3, [r7, #8]
   1243e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12440:	f04f 0201 	mov.w	r2, #1
   12444:	fa02 f203 	lsl.w	r2, r2, r3
   12448:	f243 038c 	movw	r3, #12428	; 0x308c
   1244c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12450:	681b      	ldr	r3, [r3, #0]
   12452:	ea42 0203 	orr.w	r2, r2, r3
   12456:	f243 038c 	movw	r3, #12428	; 0x308c
   1245a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1245e:	601a      	str	r2, [r3, #0]
   12460:	68bb      	ldr	r3, [r7, #8]
   12462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12464:	4613      	mov	r3, r2
   12466:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1246a:	4413      	add	r3, r2
   1246c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12470:	461a      	mov	r2, r3
   12472:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   12476:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1247a:	441a      	add	r2, r3
   1247c:	68bb      	ldr	r3, [r7, #8]
   1247e:	f103 0304 	add.w	r3, r3, #4
   12482:	4610      	mov	r0, r2
   12484:	4619      	mov	r1, r3
   12486:	f7fc fd93 	bl	efb0 <vListInsertEnd>
   1248a:	e007      	b.n	1249c <xTaskPriorityInherit+0x13c>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   1248c:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12490:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12494:	681b      	ldr	r3, [r3, #0]
   12496:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12498:	68bb      	ldr	r3, [r7, #8]
   1249a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
   1249c:	f04f 0301 	mov.w	r3, #1
   124a0:	60fb      	str	r3, [r7, #12]
   124a2:	e00c      	b.n	124be <xTaskPriorityInherit+0x15e>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
   124a4:	68bb      	ldr	r3, [r7, #8]
   124a6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   124a8:	f642 73ac 	movw	r3, #12204	; 0x2fac
   124ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124b0:	681b      	ldr	r3, [r3, #0]
   124b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   124b4:	429a      	cmp	r2, r3
   124b6:	d202      	bcs.n	124be <xTaskPriorityInherit+0x15e>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
   124b8:	f04f 0301 	mov.w	r3, #1
   124bc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   124be:	68fb      	ldr	r3, [r7, #12]
	}
   124c0:	4618      	mov	r0, r3
   124c2:	f107 0710 	add.w	r7, r7, #16
   124c6:	46bd      	mov	sp, r7
   124c8:	bd80      	pop	{r7, pc}
   124ca:	bf00      	nop

000124cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   124cc:	b580      	push	{r7, lr}
   124ce:	b086      	sub	sp, #24
   124d0:	af00      	add	r7, sp, #0
   124d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
   124d4:	687b      	ldr	r3, [r7, #4]
   124d6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   124d8:	f04f 0300 	mov.w	r3, #0
   124dc:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   124de:	687b      	ldr	r3, [r7, #4]
   124e0:	2b00      	cmp	r3, #0
   124e2:	f000 8092 	beq.w	1260a <xTaskPriorityDisinherit+0x13e>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
   124e6:	f642 73ac 	movw	r3, #12204	; 0x2fac
   124ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124ee:	681b      	ldr	r3, [r3, #0]
   124f0:	68ba      	ldr	r2, [r7, #8]
   124f2:	429a      	cmp	r2, r3
   124f4:	d009      	beq.n	1250a <xTaskPriorityDisinherit+0x3e>
   124f6:	f04f 0328 	mov.w	r3, #40	; 0x28
   124fa:	f383 8811 	msr	BASEPRI, r3
   124fe:	f3bf 8f6f 	isb	sy
   12502:	f3bf 8f4f 	dsb	sy
   12506:	613b      	str	r3, [r7, #16]
   12508:	e7fe      	b.n	12508 <xTaskPriorityDisinherit+0x3c>
			configASSERT( pxTCB->uxMutexesHeld );
   1250a:	68bb      	ldr	r3, [r7, #8]
   1250c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1250e:	2b00      	cmp	r3, #0
   12510:	d109      	bne.n	12526 <xTaskPriorityDisinherit+0x5a>
   12512:	f04f 0328 	mov.w	r3, #40	; 0x28
   12516:	f383 8811 	msr	BASEPRI, r3
   1251a:	f3bf 8f6f 	isb	sy
   1251e:	f3bf 8f4f 	dsb	sy
   12522:	617b      	str	r3, [r7, #20]
   12524:	e7fe      	b.n	12524 <xTaskPriorityDisinherit+0x58>
			( pxTCB->uxMutexesHeld )--;
   12526:	68bb      	ldr	r3, [r7, #8]
   12528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1252a:	f103 32ff 	add.w	r2, r3, #4294967295
   1252e:	68bb      	ldr	r3, [r7, #8]
   12530:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   12532:	68bb      	ldr	r3, [r7, #8]
   12534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12536:	68bb      	ldr	r3, [r7, #8]
   12538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   1253a:	429a      	cmp	r2, r3
   1253c:	d065      	beq.n	1260a <xTaskPriorityDisinherit+0x13e>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   1253e:	68bb      	ldr	r3, [r7, #8]
   12540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   12542:	2b00      	cmp	r3, #0
   12544:	d161      	bne.n	1260a <xTaskPriorityDisinherit+0x13e>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   12546:	68bb      	ldr	r3, [r7, #8]
   12548:	f103 0304 	add.w	r3, r3, #4
   1254c:	4618      	mov	r0, r3
   1254e:	f7fc fd8d 	bl	f06c <uxListRemove>
   12552:	4603      	mov	r3, r0
   12554:	2b00      	cmp	r3, #0
   12556:	d124      	bne.n	125a2 <xTaskPriorityDisinherit+0xd6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   12558:	68bb      	ldr	r3, [r7, #8]
   1255a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1255c:	4613      	mov	r3, r2
   1255e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12562:	4413      	add	r3, r2
   12564:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12568:	461a      	mov	r2, r3
   1256a:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   1256e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12572:	4413      	add	r3, r2
   12574:	681b      	ldr	r3, [r3, #0]
   12576:	2b00      	cmp	r3, #0
   12578:	d113      	bne.n	125a2 <xTaskPriorityDisinherit+0xd6>
   1257a:	68bb      	ldr	r3, [r7, #8]
   1257c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1257e:	f04f 0201 	mov.w	r2, #1
   12582:	fa02 f303 	lsl.w	r3, r2, r3
   12586:	ea6f 0203 	mvn.w	r2, r3
   1258a:	f243 038c 	movw	r3, #12428	; 0x308c
   1258e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12592:	681b      	ldr	r3, [r3, #0]
   12594:	ea02 0203 	and.w	r2, r2, r3
   12598:	f243 038c 	movw	r3, #12428	; 0x308c
   1259c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125a0:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   125a2:	68bb      	ldr	r3, [r7, #8]
   125a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   125a6:	68bb      	ldr	r3, [r7, #8]
   125a8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   125aa:	68bb      	ldr	r3, [r7, #8]
   125ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   125ae:	f1c3 0205 	rsb	r2, r3, #5
   125b2:	68bb      	ldr	r3, [r7, #8]
   125b4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   125b6:	68bb      	ldr	r3, [r7, #8]
   125b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   125ba:	f04f 0201 	mov.w	r2, #1
   125be:	fa02 f203 	lsl.w	r2, r2, r3
   125c2:	f243 038c 	movw	r3, #12428	; 0x308c
   125c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125ca:	681b      	ldr	r3, [r3, #0]
   125cc:	ea42 0203 	orr.w	r2, r2, r3
   125d0:	f243 038c 	movw	r3, #12428	; 0x308c
   125d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125d8:	601a      	str	r2, [r3, #0]
   125da:	68bb      	ldr	r3, [r7, #8]
   125dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   125de:	4613      	mov	r3, r2
   125e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   125e4:	4413      	add	r3, r2
   125e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   125ea:	461a      	mov	r2, r3
   125ec:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   125f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125f4:	441a      	add	r2, r3
   125f6:	68bb      	ldr	r3, [r7, #8]
   125f8:	f103 0304 	add.w	r3, r3, #4
   125fc:	4610      	mov	r0, r2
   125fe:	4619      	mov	r1, r3
   12600:	f7fc fcd6 	bl	efb0 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
   12604:	f04f 0301 	mov.w	r3, #1
   12608:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   1260a:	68fb      	ldr	r3, [r7, #12]
	}
   1260c:	4618      	mov	r0, r3
   1260e:	f107 0718 	add.w	r7, r7, #24
   12612:	46bd      	mov	sp, r7
   12614:	bd80      	pop	{r7, pc}
   12616:	bf00      	nop

00012618 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
   12618:	b580      	push	{r7, lr}
   1261a:	b088      	sub	sp, #32
   1261c:	af00      	add	r7, sp, #0
   1261e:	6078      	str	r0, [r7, #4]
   12620:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
   12622:	687b      	ldr	r3, [r7, #4]
   12624:	60bb      	str	r3, [r7, #8]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
   12626:	f04f 0301 	mov.w	r3, #1
   1262a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
   1262c:	687b      	ldr	r3, [r7, #4]
   1262e:	2b00      	cmp	r3, #0
   12630:	f000 80ac 	beq.w	1278c <vTaskPriorityDisinheritAfterTimeout+0x174>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
   12634:	68bb      	ldr	r3, [r7, #8]
   12636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   12638:	2b00      	cmp	r3, #0
   1263a:	d109      	bne.n	12650 <vTaskPriorityDisinheritAfterTimeout+0x38>
   1263c:	f04f 0328 	mov.w	r3, #40	; 0x28
   12640:	f383 8811 	msr	BASEPRI, r3
   12644:	f3bf 8f6f 	isb	sy
   12648:	f3bf 8f4f 	dsb	sy
   1264c:	61bb      	str	r3, [r7, #24]
   1264e:	e7fe      	b.n	1264e <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
   12650:	68bb      	ldr	r3, [r7, #8]
   12652:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12654:	683b      	ldr	r3, [r7, #0]
   12656:	429a      	cmp	r2, r3
   12658:	d202      	bcs.n	12660 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
   1265a:	683b      	ldr	r3, [r7, #0]
   1265c:	613b      	str	r3, [r7, #16]
   1265e:	e002      	b.n	12666 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
   12660:	68bb      	ldr	r3, [r7, #8]
   12662:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   12664:	613b      	str	r3, [r7, #16]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
   12666:	68bb      	ldr	r3, [r7, #8]
   12668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1266a:	693b      	ldr	r3, [r7, #16]
   1266c:	429a      	cmp	r2, r3
   1266e:	f000 808d 	beq.w	1278c <vTaskPriorityDisinheritAfterTimeout+0x174>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
   12672:	68bb      	ldr	r3, [r7, #8]
   12674:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   12676:	697b      	ldr	r3, [r7, #20]
   12678:	429a      	cmp	r2, r3
   1267a:	f040 8087 	bne.w	1278c <vTaskPriorityDisinheritAfterTimeout+0x174>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
   1267e:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12682:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12686:	681b      	ldr	r3, [r3, #0]
   12688:	68ba      	ldr	r2, [r7, #8]
   1268a:	429a      	cmp	r2, r3
   1268c:	d109      	bne.n	126a2 <vTaskPriorityDisinheritAfterTimeout+0x8a>
   1268e:	f04f 0328 	mov.w	r3, #40	; 0x28
   12692:	f383 8811 	msr	BASEPRI, r3
   12696:	f3bf 8f6f 	isb	sy
   1269a:	f3bf 8f4f 	dsb	sy
   1269e:	61fb      	str	r3, [r7, #28]
   126a0:	e7fe      	b.n	126a0 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
   126a2:	68bb      	ldr	r3, [r7, #8]
   126a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   126a6:	60fb      	str	r3, [r7, #12]
					pxTCB->uxPriority = uxPriorityToUse;
   126a8:	68bb      	ldr	r3, [r7, #8]
   126aa:	693a      	ldr	r2, [r7, #16]
   126ac:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   126ae:	68bb      	ldr	r3, [r7, #8]
   126b0:	699b      	ldr	r3, [r3, #24]
   126b2:	2b00      	cmp	r3, #0
   126b4:	db04      	blt.n	126c0 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   126b6:	693b      	ldr	r3, [r7, #16]
   126b8:	f1c3 0205 	rsb	r2, r3, #5
   126bc:	68bb      	ldr	r3, [r7, #8]
   126be:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   126c0:	68bb      	ldr	r3, [r7, #8]
   126c2:	6959      	ldr	r1, [r3, #20]
   126c4:	68fa      	ldr	r2, [r7, #12]
   126c6:	4613      	mov	r3, r2
   126c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   126cc:	4413      	add	r3, r2
   126ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
   126d2:	461a      	mov	r2, r3
   126d4:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   126d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   126dc:	4413      	add	r3, r2
   126de:	4299      	cmp	r1, r3
   126e0:	d154      	bne.n	1278c <vTaskPriorityDisinheritAfterTimeout+0x174>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   126e2:	68bb      	ldr	r3, [r7, #8]
   126e4:	f103 0304 	add.w	r3, r3, #4
   126e8:	4618      	mov	r0, r3
   126ea:	f7fc fcbf 	bl	f06c <uxListRemove>
   126ee:	4603      	mov	r3, r0
   126f0:	2b00      	cmp	r3, #0
   126f2:	d124      	bne.n	1273e <vTaskPriorityDisinheritAfterTimeout+0x126>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   126f4:	68bb      	ldr	r3, [r7, #8]
   126f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   126f8:	4613      	mov	r3, r2
   126fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
   126fe:	4413      	add	r3, r2
   12700:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12704:	461a      	mov	r2, r3
   12706:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   1270a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1270e:	4413      	add	r3, r2
   12710:	681b      	ldr	r3, [r3, #0]
   12712:	2b00      	cmp	r3, #0
   12714:	d113      	bne.n	1273e <vTaskPriorityDisinheritAfterTimeout+0x126>
   12716:	68bb      	ldr	r3, [r7, #8]
   12718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1271a:	f04f 0201 	mov.w	r2, #1
   1271e:	fa02 f303 	lsl.w	r3, r2, r3
   12722:	ea6f 0203 	mvn.w	r2, r3
   12726:	f243 038c 	movw	r3, #12428	; 0x308c
   1272a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1272e:	681b      	ldr	r3, [r3, #0]
   12730:	ea02 0203 	and.w	r2, r2, r3
   12734:	f243 038c 	movw	r3, #12428	; 0x308c
   12738:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1273c:	601a      	str	r2, [r3, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
   1273e:	68bb      	ldr	r3, [r7, #8]
   12740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12742:	f04f 0201 	mov.w	r2, #1
   12746:	fa02 f203 	lsl.w	r2, r2, r3
   1274a:	f243 038c 	movw	r3, #12428	; 0x308c
   1274e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12752:	681b      	ldr	r3, [r3, #0]
   12754:	ea42 0203 	orr.w	r2, r2, r3
   12758:	f243 038c 	movw	r3, #12428	; 0x308c
   1275c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12760:	601a      	str	r2, [r3, #0]
   12762:	68bb      	ldr	r3, [r7, #8]
   12764:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12766:	4613      	mov	r3, r2
   12768:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1276c:	4413      	add	r3, r2
   1276e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12772:	461a      	mov	r2, r3
   12774:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   12778:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1277c:	441a      	add	r2, r3
   1277e:	68bb      	ldr	r3, [r7, #8]
   12780:	f103 0304 	add.w	r3, r3, #4
   12784:	4610      	mov	r0, r2
   12786:	4619      	mov	r1, r3
   12788:	f7fc fc12 	bl	efb0 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   1278c:	f107 0720 	add.w	r7, r7, #32
   12790:	46bd      	mov	sp, r7
   12792:	bd80      	pop	{r7, pc}

00012794 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
   12794:	b580      	push	{r7, lr}
   12796:	b084      	sub	sp, #16
   12798:	af00      	add	r7, sp, #0
   1279a:	6078      	str	r0, [r7, #4]
   1279c:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
   1279e:	6878      	ldr	r0, [r7, #4]
   127a0:	6839      	ldr	r1, [r7, #0]
   127a2:	f002 fcb7 	bl	15114 <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   127a6:	6878      	ldr	r0, [r7, #4]
   127a8:	f002 fd12 	bl	151d0 <strlen>
   127ac:	4603      	mov	r3, r0
   127ae:	60fb      	str	r3, [r7, #12]
   127b0:	e009      	b.n	127c6 <prvWriteNameToBuffer+0x32>
		{
			pcBuffer[ x ] = ' ';
   127b2:	687a      	ldr	r2, [r7, #4]
   127b4:	68fb      	ldr	r3, [r7, #12]
   127b6:	4413      	add	r3, r2
   127b8:	f04f 0220 	mov.w	r2, #32
   127bc:	701a      	strb	r2, [r3, #0]
		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   127be:	68fb      	ldr	r3, [r7, #12]
   127c0:	f103 0301 	add.w	r3, r3, #1
   127c4:	60fb      	str	r3, [r7, #12]
   127c6:	68fb      	ldr	r3, [r7, #12]
   127c8:	2b08      	cmp	r3, #8
   127ca:	d9f2      	bls.n	127b2 <prvWriteNameToBuffer+0x1e>
		{
			pcBuffer[ x ] = ' ';
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
   127cc:	687a      	ldr	r2, [r7, #4]
   127ce:	68fb      	ldr	r3, [r7, #12]
   127d0:	4413      	add	r3, r2
   127d2:	f04f 0200 	mov.w	r2, #0
   127d6:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
   127d8:	687a      	ldr	r2, [r7, #4]
   127da:	68fb      	ldr	r3, [r7, #12]
   127dc:	4413      	add	r3, r2
	}
   127de:	4618      	mov	r0, r3
   127e0:	f107 0710 	add.w	r7, r7, #16
   127e4:	46bd      	mov	sp, r7
   127e6:	bd80      	pop	{r7, pc}

000127e8 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
   127e8:	b580      	push	{r7, lr}
   127ea:	b088      	sub	sp, #32
   127ec:	af02      	add	r7, sp, #8
   127ee:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   127f0:	687b      	ldr	r3, [r7, #4]
   127f2:	f04f 0200 	mov.w	r2, #0
   127f6:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   127f8:	f243 0384 	movw	r3, #12420	; 0x3084
   127fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12800:	681b      	ldr	r3, [r3, #0]
   12802:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   12804:	f243 0384 	movw	r3, #12420	; 0x3084
   12808:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1280c:	681a      	ldr	r2, [r3, #0]
   1280e:	4613      	mov	r3, r2
   12810:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12814:	4413      	add	r3, r2
   12816:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1281a:	4618      	mov	r0, r3
   1281c:	f001 f9e8 	bl	13bf0 <pvPortMalloc>
   12820:	4603      	mov	r3, r0
   12822:	60bb      	str	r3, [r7, #8]

		if( pxTaskStatusArray != NULL )
   12824:	68bb      	ldr	r3, [r7, #8]
   12826:	2b00      	cmp	r3, #0
   12828:	f000 8091 	beq.w	1294e <vTaskList+0x166>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
   1282c:	68b8      	ldr	r0, [r7, #8]
   1282e:	68f9      	ldr	r1, [r7, #12]
   12830:	f04f 0200 	mov.w	r2, #0
   12834:	f7fe feb0 	bl	11598 <uxTaskGetSystemState>
   12838:	4603      	mov	r3, r0
   1283a:	60fb      	str	r3, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   1283c:	f04f 0300 	mov.w	r3, #0
   12840:	613b      	str	r3, [r7, #16]
   12842:	e07c      	b.n	1293e <vTaskList+0x156>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
   12844:	693a      	ldr	r2, [r7, #16]
   12846:	4613      	mov	r3, r2
   12848:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1284c:	4413      	add	r3, r2
   1284e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12852:	461a      	mov	r2, r3
   12854:	68bb      	ldr	r3, [r7, #8]
   12856:	4413      	add	r3, r2
   12858:	7b1b      	ldrb	r3, [r3, #12]
   1285a:	2b04      	cmp	r3, #4
   1285c:	d820      	bhi.n	128a0 <vTaskList+0xb8>
   1285e:	a201      	add	r2, pc, #4	; (adr r2, 12864 <vTaskList+0x7c>)
   12860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12864:	00012879 	.word	0x00012879
   12868:	00012881 	.word	0x00012881
   1286c:	00012889 	.word	0x00012889
   12870:	00012891 	.word	0x00012891
   12874:	00012899 	.word	0x00012899
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
   12878:	f04f 0358 	mov.w	r3, #88	; 0x58
   1287c:	75fb      	strb	r3, [r7, #23]
										break;
   1287e:	e012      	b.n	128a6 <vTaskList+0xbe>

					case eReady:		cStatus = tskREADY_CHAR;
   12880:	f04f 0352 	mov.w	r3, #82	; 0x52
   12884:	75fb      	strb	r3, [r7, #23]
										break;
   12886:	e00e      	b.n	128a6 <vTaskList+0xbe>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
   12888:	f04f 0342 	mov.w	r3, #66	; 0x42
   1288c:	75fb      	strb	r3, [r7, #23]
										break;
   1288e:	e00a      	b.n	128a6 <vTaskList+0xbe>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
   12890:	f04f 0353 	mov.w	r3, #83	; 0x53
   12894:	75fb      	strb	r3, [r7, #23]
										break;
   12896:	e006      	b.n	128a6 <vTaskList+0xbe>

					case eDeleted:		cStatus = tskDELETED_CHAR;
   12898:	f04f 0344 	mov.w	r3, #68	; 0x44
   1289c:	75fb      	strb	r3, [r7, #23]
										break;
   1289e:	e002      	b.n	128a6 <vTaskList+0xbe>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
   128a0:	f04f 0300 	mov.w	r3, #0
   128a4:	75fb      	strb	r3, [r7, #23]
										break;
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   128a6:	693a      	ldr	r2, [r7, #16]
   128a8:	4613      	mov	r3, r2
   128aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   128ae:	4413      	add	r3, r2
   128b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128b4:	461a      	mov	r2, r3
   128b6:	68bb      	ldr	r3, [r7, #8]
   128b8:	4413      	add	r3, r2
   128ba:	685b      	ldr	r3, [r3, #4]
   128bc:	6878      	ldr	r0, [r7, #4]
   128be:	4619      	mov	r1, r3
   128c0:	f7ff ff68 	bl	12794 <prvWriteNameToBuffer>
   128c4:	4603      	mov	r3, r0
   128c6:	607b      	str	r3, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   128c8:	f897 e017 	ldrb.w	lr, [r7, #23]
   128cc:	693a      	ldr	r2, [r7, #16]
   128ce:	4613      	mov	r3, r2
   128d0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   128d4:	4413      	add	r3, r2
   128d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128da:	461a      	mov	r2, r3
   128dc:	68bb      	ldr	r3, [r7, #8]
   128de:	4413      	add	r3, r2
   128e0:	f8d3 c010 	ldr.w	ip, [r3, #16]
   128e4:	693a      	ldr	r2, [r7, #16]
   128e6:	4613      	mov	r3, r2
   128e8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   128ec:	4413      	add	r3, r2
   128ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128f2:	461a      	mov	r2, r3
   128f4:	68bb      	ldr	r3, [r7, #8]
   128f6:	4413      	add	r3, r2
   128f8:	8c1b      	ldrh	r3, [r3, #32]
   128fa:	4619      	mov	r1, r3
   128fc:	693a      	ldr	r2, [r7, #16]
   128fe:	4613      	mov	r3, r2
   12900:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12904:	4413      	add	r3, r2
   12906:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1290a:	461a      	mov	r2, r3
   1290c:	68bb      	ldr	r3, [r7, #8]
   1290e:	4413      	add	r3, r2
   12910:	689b      	ldr	r3, [r3, #8]
   12912:	9100      	str	r1, [sp, #0]
   12914:	9301      	str	r3, [sp, #4]
   12916:	6878      	ldr	r0, [r7, #4]
   12918:	f247 21c4 	movw	r1, #29380	; 0x72c4
   1291c:	f2c0 0102 	movt	r1, #2
   12920:	4672      	mov	r2, lr
   12922:	4663      	mov	r3, ip
   12924:	f002 fb4c 	bl	14fc0 <sprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   12928:	6878      	ldr	r0, [r7, #4]
   1292a:	f002 fc51 	bl	151d0 <strlen>
   1292e:	4603      	mov	r3, r0
   12930:	687a      	ldr	r2, [r7, #4]
   12932:	4413      	add	r3, r2
   12934:	607b      	str	r3, [r7, #4]
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   12936:	693b      	ldr	r3, [r7, #16]
   12938:	f103 0301 	add.w	r3, r3, #1
   1293c:	613b      	str	r3, [r7, #16]
   1293e:	693a      	ldr	r2, [r7, #16]
   12940:	68fb      	ldr	r3, [r7, #12]
   12942:	429a      	cmp	r2, r3
   12944:	f4ff af7e 	bcc.w	12844 <vTaskList+0x5c>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   12948:	68b8      	ldr	r0, [r7, #8]
   1294a:	f001 fa07 	bl	13d5c <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   1294e:	f107 0718 	add.w	r7, r7, #24
   12952:	46bd      	mov	sp, r7
   12954:	bd80      	pop	{r7, pc}
   12956:	bf00      	nop

00012958 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
   12958:	b580      	push	{r7, lr}
   1295a:	b088      	sub	sp, #32
   1295c:	af00      	add	r7, sp, #0
   1295e:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   12960:	687b      	ldr	r3, [r7, #4]
   12962:	f04f 0200 	mov.w	r2, #0
   12966:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   12968:	f243 0384 	movw	r3, #12420	; 0x3084
   1296c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12970:	681b      	ldr	r3, [r3, #0]
   12972:	617b      	str	r3, [r7, #20]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   12974:	f243 0384 	movw	r3, #12420	; 0x3084
   12978:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1297c:	681a      	ldr	r2, [r3, #0]
   1297e:	4613      	mov	r3, r2
   12980:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12984:	4413      	add	r3, r2
   12986:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1298a:	4618      	mov	r0, r3
   1298c:	f001 f930 	bl	13bf0 <pvPortMalloc>
   12990:	4603      	mov	r3, r0
   12992:	613b      	str	r3, [r7, #16]

		if( pxTaskStatusArray != NULL )
   12994:	693b      	ldr	r3, [r7, #16]
   12996:	2b00      	cmp	r3, #0
   12998:	d076      	beq.n	12a88 <vTaskGetRunTimeStats+0x130>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
   1299a:	f107 030c 	add.w	r3, r7, #12
   1299e:	6938      	ldr	r0, [r7, #16]
   129a0:	6979      	ldr	r1, [r7, #20]
   129a2:	461a      	mov	r2, r3
   129a4:	f7fe fdf8 	bl	11598 <uxTaskGetSystemState>
   129a8:	4603      	mov	r3, r0
   129aa:	617b      	str	r3, [r7, #20]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
   129ac:	68fa      	ldr	r2, [r7, #12]
   129ae:	f248 531f 	movw	r3, #34079	; 0x851f
   129b2:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
   129b6:	fba3 1302 	umull	r1, r3, r3, r2
   129ba:	ea4f 1353 	mov.w	r3, r3, lsr #5
   129be:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
   129c0:	68fb      	ldr	r3, [r7, #12]
   129c2:	2b00      	cmp	r3, #0
   129c4:	d05d      	beq.n	12a82 <vTaskGetRunTimeStats+0x12a>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   129c6:	f04f 0300 	mov.w	r3, #0
   129ca:	61bb      	str	r3, [r7, #24]
   129cc:	e055      	b.n	12a7a <vTaskGetRunTimeStats+0x122>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
   129ce:	69ba      	ldr	r2, [r7, #24]
   129d0:	4613      	mov	r3, r2
   129d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   129d6:	4413      	add	r3, r2
   129d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   129dc:	461a      	mov	r2, r3
   129de:	693b      	ldr	r3, [r7, #16]
   129e0:	4413      	add	r3, r2
   129e2:	699a      	ldr	r2, [r3, #24]
   129e4:	68fb      	ldr	r3, [r7, #12]
   129e6:	fbb2 f3f3 	udiv	r3, r2, r3
   129ea:	61fb      	str	r3, [r7, #28]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   129ec:	69ba      	ldr	r2, [r7, #24]
   129ee:	4613      	mov	r3, r2
   129f0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   129f4:	4413      	add	r3, r2
   129f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   129fa:	461a      	mov	r2, r3
   129fc:	693b      	ldr	r3, [r7, #16]
   129fe:	4413      	add	r3, r2
   12a00:	685b      	ldr	r3, [r3, #4]
   12a02:	6878      	ldr	r0, [r7, #4]
   12a04:	4619      	mov	r1, r3
   12a06:	f7ff fec5 	bl	12794 <prvWriteNameToBuffer>
   12a0a:	4603      	mov	r3, r0
   12a0c:	607b      	str	r3, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
   12a0e:	69fb      	ldr	r3, [r7, #28]
   12a10:	2b00      	cmp	r3, #0
   12a12:	d014      	beq.n	12a3e <vTaskGetRunTimeStats+0xe6>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12a14:	69ba      	ldr	r2, [r7, #24]
   12a16:	4613      	mov	r3, r2
   12a18:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12a1c:	4413      	add	r3, r2
   12a1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12a22:	461a      	mov	r2, r3
   12a24:	693b      	ldr	r3, [r7, #16]
   12a26:	4413      	add	r3, r2
   12a28:	699b      	ldr	r3, [r3, #24]
   12a2a:	6878      	ldr	r0, [r7, #4]
   12a2c:	f247 21d4 	movw	r1, #29396	; 0x72d4
   12a30:	f2c0 0102 	movt	r1, #2
   12a34:	461a      	mov	r2, r3
   12a36:	69fb      	ldr	r3, [r7, #28]
   12a38:	f002 fac2 	bl	14fc0 <sprintf>
   12a3c:	e012      	b.n	12a64 <vTaskGetRunTimeStats+0x10c>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12a3e:	69ba      	ldr	r2, [r7, #24]
   12a40:	4613      	mov	r3, r2
   12a42:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12a46:	4413      	add	r3, r2
   12a48:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12a4c:	461a      	mov	r2, r3
   12a4e:	693b      	ldr	r3, [r7, #16]
   12a50:	4413      	add	r3, r2
   12a52:	699b      	ldr	r3, [r3, #24]
   12a54:	6878      	ldr	r0, [r7, #4]
   12a56:	f247 21e0 	movw	r1, #29408	; 0x72e0
   12a5a:	f2c0 0102 	movt	r1, #2
   12a5e:	461a      	mov	r2, r3
   12a60:	f002 faae 	bl	14fc0 <sprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   12a64:	6878      	ldr	r0, [r7, #4]
   12a66:	f002 fbb3 	bl	151d0 <strlen>
   12a6a:	4603      	mov	r3, r0
   12a6c:	687a      	ldr	r2, [r7, #4]
   12a6e:	4413      	add	r3, r2
   12a70:	607b      	str	r3, [r7, #4]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   12a72:	69bb      	ldr	r3, [r7, #24]
   12a74:	f103 0301 	add.w	r3, r3, #1
   12a78:	61bb      	str	r3, [r7, #24]
   12a7a:	69ba      	ldr	r2, [r7, #24]
   12a7c:	697b      	ldr	r3, [r7, #20]
   12a7e:	429a      	cmp	r2, r3
   12a80:	d3a5      	bcc.n	129ce <vTaskGetRunTimeStats+0x76>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   12a82:	6938      	ldr	r0, [r7, #16]
   12a84:	f001 f96a 	bl	13d5c <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12a88:	f107 0720 	add.w	r7, r7, #32
   12a8c:	46bd      	mov	sp, r7
   12a8e:	bd80      	pop	{r7, pc}

00012a90 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
   12a90:	b480      	push	{r7}
   12a92:	b083      	sub	sp, #12
   12a94:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
   12a96:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a9e:	681b      	ldr	r3, [r3, #0]
   12aa0:	699b      	ldr	r3, [r3, #24]
   12aa2:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12aa4:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12aac:	681a      	ldr	r2, [r3, #0]
   12aae:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ab6:	681b      	ldr	r3, [r3, #0]
   12ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12aba:	f1c3 0305 	rsb	r3, r3, #5
   12abe:	6193      	str	r3, [r2, #24]

	return uxReturn;
   12ac0:	687b      	ldr	r3, [r7, #4]
}
   12ac2:	4618      	mov	r0, r3
   12ac4:	f107 070c 	add.w	r7, r7, #12
   12ac8:	46bd      	mov	sp, r7
   12aca:	bc80      	pop	{r7}
   12acc:	4770      	bx	lr
   12ace:	bf00      	nop

00012ad0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
   12ad0:	b480      	push	{r7}
   12ad2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
   12ad4:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12adc:	681b      	ldr	r3, [r3, #0]
   12ade:	2b00      	cmp	r3, #0
   12ae0:	d008      	beq.n	12af4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
   12ae2:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12aea:	681b      	ldr	r3, [r3, #0]
   12aec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   12aee:	f102 0201 	add.w	r2, r2, #1
   12af2:	64da      	str	r2, [r3, #76]	; 0x4c
		}

		return pxCurrentTCB;
   12af4:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12afc:	681b      	ldr	r3, [r3, #0]
	}
   12afe:	4618      	mov	r0, r3
   12b00:	46bd      	mov	sp, r7
   12b02:	bc80      	pop	{r7}
   12b04:	4770      	bx	lr
   12b06:	bf00      	nop

00012b08 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
   12b08:	b580      	push	{r7, lr}
   12b0a:	b084      	sub	sp, #16
   12b0c:	af00      	add	r7, sp, #0
   12b0e:	6078      	str	r0, [r7, #4]
   12b10:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
   12b12:	f001 fae9 	bl	140e8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
   12b16:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b1e:	681b      	ldr	r3, [r3, #0]
   12b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12b22:	2b00      	cmp	r3, #0
   12b24:	d11b      	bne.n	12b5e <ulTaskNotifyTake+0x56>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   12b26:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b2e:	681b      	ldr	r3, [r3, #0]
   12b30:	f04f 0201 	mov.w	r2, #1
   12b34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   12b38:	683b      	ldr	r3, [r7, #0]
   12b3a:	2b00      	cmp	r3, #0
   12b3c:	d00f      	beq.n	12b5e <ulTaskNotifyTake+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   12b3e:	6838      	ldr	r0, [r7, #0]
   12b40:	f04f 0101 	mov.w	r1, #1
   12b44:	f000 fb3a 	bl	131bc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   12b48:	f64e 5304 	movw	r3, #60676	; 0xed04
   12b4c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12b50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12b54:	601a      	str	r2, [r3, #0]
   12b56:	f3bf 8f4f 	dsb	sy
   12b5a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12b5e:	f001 fafb 	bl	14158 <vPortExitCritical>

		taskENTER_CRITICAL();
   12b62:	f001 fac1 	bl	140e8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
   12b66:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b6e:	681b      	ldr	r3, [r3, #0]
   12b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12b72:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
   12b74:	68fb      	ldr	r3, [r7, #12]
   12b76:	2b00      	cmp	r3, #0
   12b78:	d014      	beq.n	12ba4 <ulTaskNotifyTake+0x9c>
			{
				if( xClearCountOnExit != pdFALSE )
   12b7a:	687b      	ldr	r3, [r7, #4]
   12b7c:	2b00      	cmp	r3, #0
   12b7e:	d008      	beq.n	12b92 <ulTaskNotifyTake+0x8a>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
   12b80:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b88:	681b      	ldr	r3, [r3, #0]
   12b8a:	f04f 0200 	mov.w	r2, #0
   12b8e:	655a      	str	r2, [r3, #84]	; 0x54
   12b90:	e008      	b.n	12ba4 <ulTaskNotifyTake+0x9c>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
   12b92:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b9a:	681b      	ldr	r3, [r3, #0]
   12b9c:	68fa      	ldr	r2, [r7, #12]
   12b9e:	f102 32ff 	add.w	r2, r2, #4294967295
   12ba2:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   12ba4:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12bac:	681b      	ldr	r3, [r3, #0]
   12bae:	f04f 0200 	mov.w	r2, #0
   12bb2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   12bb6:	f001 facf 	bl	14158 <vPortExitCritical>

		return ulReturn;
   12bba:	68fb      	ldr	r3, [r7, #12]
	}
   12bbc:	4618      	mov	r0, r3
   12bbe:	f107 0710 	add.w	r7, r7, #16
   12bc2:	46bd      	mov	sp, r7
   12bc4:	bd80      	pop	{r7, pc}
   12bc6:	bf00      	nop

00012bc8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
   12bc8:	b580      	push	{r7, lr}
   12bca:	b086      	sub	sp, #24
   12bcc:	af00      	add	r7, sp, #0
   12bce:	60f8      	str	r0, [r7, #12]
   12bd0:	60b9      	str	r1, [r7, #8]
   12bd2:	607a      	str	r2, [r7, #4]
   12bd4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
   12bd6:	f001 fa87 	bl	140e8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   12bda:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12be2:	681b      	ldr	r3, [r3, #0]
   12be4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12be8:	b2db      	uxtb	r3, r3
   12bea:	2b02      	cmp	r3, #2
   12bec:	d027      	beq.n	12c3e <xTaskNotifyWait+0x76>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
   12bee:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12bf6:	681b      	ldr	r3, [r3, #0]
   12bf8:	6d59      	ldr	r1, [r3, #84]	; 0x54
   12bfa:	68fa      	ldr	r2, [r7, #12]
   12bfc:	ea6f 0202 	mvn.w	r2, r2
   12c00:	ea01 0202 	and.w	r2, r1, r2
   12c04:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   12c06:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c0e:	681b      	ldr	r3, [r3, #0]
   12c10:	f04f 0201 	mov.w	r2, #1
   12c14:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   12c18:	683b      	ldr	r3, [r7, #0]
   12c1a:	2b00      	cmp	r3, #0
   12c1c:	d00f      	beq.n	12c3e <xTaskNotifyWait+0x76>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   12c1e:	6838      	ldr	r0, [r7, #0]
   12c20:	f04f 0101 	mov.w	r1, #1
   12c24:	f000 faca 	bl	131bc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   12c28:	f64e 5304 	movw	r3, #60676	; 0xed04
   12c2c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12c30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12c34:	601a      	str	r2, [r3, #0]
   12c36:	f3bf 8f4f 	dsb	sy
   12c3a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12c3e:	f001 fa8b 	bl	14158 <vPortExitCritical>

		taskENTER_CRITICAL();
   12c42:	f001 fa51 	bl	140e8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
   12c46:	687b      	ldr	r3, [r7, #4]
   12c48:	2b00      	cmp	r3, #0
   12c4a:	d007      	beq.n	12c5c <xTaskNotifyWait+0x94>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
   12c4c:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12c50:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c54:	681b      	ldr	r3, [r3, #0]
   12c56:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12c58:	687b      	ldr	r3, [r7, #4]
   12c5a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   12c5c:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c64:	681b      	ldr	r3, [r3, #0]
   12c66:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12c6a:	b2db      	uxtb	r3, r3
   12c6c:	2b02      	cmp	r3, #2
   12c6e:	d003      	beq.n	12c78 <xTaskNotifyWait+0xb0>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
   12c70:	f04f 0300 	mov.w	r3, #0
   12c74:	617b      	str	r3, [r7, #20]
   12c76:	e00e      	b.n	12c96 <xTaskNotifyWait+0xce>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
   12c78:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c80:	681b      	ldr	r3, [r3, #0]
   12c82:	6d59      	ldr	r1, [r3, #84]	; 0x54
   12c84:	68ba      	ldr	r2, [r7, #8]
   12c86:	ea6f 0202 	mvn.w	r2, r2
   12c8a:	ea01 0202 	and.w	r2, r1, r2
   12c8e:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
   12c90:	f04f 0301 	mov.w	r3, #1
   12c94:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   12c96:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c9e:	681b      	ldr	r3, [r3, #0]
   12ca0:	f04f 0200 	mov.w	r2, #0
   12ca4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   12ca8:	f001 fa56 	bl	14158 <vPortExitCritical>

		return xReturn;
   12cac:	697b      	ldr	r3, [r7, #20]
	}
   12cae:	4618      	mov	r0, r3
   12cb0:	f107 0718 	add.w	r7, r7, #24
   12cb4:	46bd      	mov	sp, r7
   12cb6:	bd80      	pop	{r7, pc}

00012cb8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
   12cb8:	b580      	push	{r7, lr}
   12cba:	b08a      	sub	sp, #40	; 0x28
   12cbc:	af00      	add	r7, sp, #0
   12cbe:	60f8      	str	r0, [r7, #12]
   12cc0:	60b9      	str	r1, [r7, #8]
   12cc2:	603b      	str	r3, [r7, #0]
   12cc4:	4613      	mov	r3, r2
   12cc6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
   12cc8:	f04f 0301 	mov.w	r3, #1
   12ccc:	617b      	str	r3, [r7, #20]
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
   12cce:	68fb      	ldr	r3, [r7, #12]
   12cd0:	2b00      	cmp	r3, #0
   12cd2:	d109      	bne.n	12ce8 <xTaskGenericNotify+0x30>
   12cd4:	f04f 0328 	mov.w	r3, #40	; 0x28
   12cd8:	f383 8811 	msr	BASEPRI, r3
   12cdc:	f3bf 8f6f 	isb	sy
   12ce0:	f3bf 8f4f 	dsb	sy
   12ce4:	61fb      	str	r3, [r7, #28]
   12ce6:	e7fe      	b.n	12ce6 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
   12ce8:	68fb      	ldr	r3, [r7, #12]
   12cea:	613b      	str	r3, [r7, #16]

		taskENTER_CRITICAL();
   12cec:	f001 f9fc 	bl	140e8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
   12cf0:	683b      	ldr	r3, [r7, #0]
   12cf2:	2b00      	cmp	r3, #0
   12cf4:	d003      	beq.n	12cfe <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   12cf6:	693b      	ldr	r3, [r7, #16]
   12cf8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12cfa:	683b      	ldr	r3, [r7, #0]
   12cfc:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   12cfe:	693b      	ldr	r3, [r7, #16]
   12d00:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12d04:	76fb      	strb	r3, [r7, #27]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   12d06:	693b      	ldr	r3, [r7, #16]
   12d08:	f04f 0202 	mov.w	r2, #2
   12d0c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   12d10:	79fb      	ldrb	r3, [r7, #7]
   12d12:	2b04      	cmp	r3, #4
   12d14:	d82a      	bhi.n	12d6c <xTaskGenericNotify+0xb4>
   12d16:	a201      	add	r2, pc, #4	; (adr r2, 12d1c <xTaskGenericNotify+0x64>)
   12d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12d1c:	00012d8b 	.word	0x00012d8b
   12d20:	00012d31 	.word	0x00012d31
   12d24:	00012d41 	.word	0x00012d41
   12d28:	00012d4f 	.word	0x00012d4f
   12d2c:	00012d57 	.word	0x00012d57
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   12d30:	693b      	ldr	r3, [r7, #16]
   12d32:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12d34:	68bb      	ldr	r3, [r7, #8]
   12d36:	ea42 0203 	orr.w	r2, r2, r3
   12d3a:	693b      	ldr	r3, [r7, #16]
   12d3c:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12d3e:	e025      	b.n	12d8c <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   12d40:	693b      	ldr	r3, [r7, #16]
   12d42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12d44:	f103 0201 	add.w	r2, r3, #1
   12d48:	693b      	ldr	r3, [r7, #16]
   12d4a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12d4c:	e01e      	b.n	12d8c <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   12d4e:	693b      	ldr	r3, [r7, #16]
   12d50:	68ba      	ldr	r2, [r7, #8]
   12d52:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12d54:	e01a      	b.n	12d8c <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   12d56:	7efb      	ldrb	r3, [r7, #27]
   12d58:	2b02      	cmp	r3, #2
   12d5a:	d003      	beq.n	12d64 <xTaskGenericNotify+0xac>
					{
						pxTCB->ulNotifiedValue = ulValue;
   12d5c:	693b      	ldr	r3, [r7, #16]
   12d5e:	68ba      	ldr	r2, [r7, #8]
   12d60:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   12d62:	e013      	b.n	12d8c <xTaskGenericNotify+0xd4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   12d64:	f04f 0300 	mov.w	r3, #0
   12d68:	617b      	str	r3, [r7, #20]
					}
					break;
   12d6a:	e00f      	b.n	12d8c <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   12d6c:	693b      	ldr	r3, [r7, #16]
   12d6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12d70:	f1b3 3fff 	cmp.w	r3, #4294967295
   12d74:	d00a      	beq.n	12d8c <xTaskGenericNotify+0xd4>
   12d76:	f04f 0328 	mov.w	r3, #40	; 0x28
   12d7a:	f383 8811 	msr	BASEPRI, r3
   12d7e:	f3bf 8f6f 	isb	sy
   12d82:	f3bf 8f4f 	dsb	sy
   12d86:	623b      	str	r3, [r7, #32]
   12d88:	e7fe      	b.n	12d88 <xTaskGenericNotify+0xd0>
					break;

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
   12d8a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   12d8c:	7efb      	ldrb	r3, [r7, #27]
   12d8e:	2b01      	cmp	r3, #1
   12d90:	d14f      	bne.n	12e32 <xTaskGenericNotify+0x17a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   12d92:	693b      	ldr	r3, [r7, #16]
   12d94:	f103 0304 	add.w	r3, r3, #4
   12d98:	4618      	mov	r0, r3
   12d9a:	f7fc f967 	bl	f06c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
   12d9e:	693b      	ldr	r3, [r7, #16]
   12da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12da2:	f04f 0201 	mov.w	r2, #1
   12da6:	fa02 f203 	lsl.w	r2, r2, r3
   12daa:	f243 038c 	movw	r3, #12428	; 0x308c
   12dae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12db2:	681b      	ldr	r3, [r3, #0]
   12db4:	ea42 0203 	orr.w	r2, r2, r3
   12db8:	f243 038c 	movw	r3, #12428	; 0x308c
   12dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12dc0:	601a      	str	r2, [r3, #0]
   12dc2:	693b      	ldr	r3, [r7, #16]
   12dc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12dc6:	4613      	mov	r3, r2
   12dc8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12dcc:	4413      	add	r3, r2
   12dce:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12dd2:	461a      	mov	r2, r3
   12dd4:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   12dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ddc:	441a      	add	r2, r3
   12dde:	693b      	ldr	r3, [r7, #16]
   12de0:	f103 0304 	add.w	r3, r3, #4
   12de4:	4610      	mov	r0, r2
   12de6:	4619      	mov	r1, r3
   12de8:	f7fc f8e2 	bl	efb0 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   12dec:	693b      	ldr	r3, [r7, #16]
   12dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12df0:	2b00      	cmp	r3, #0
   12df2:	d009      	beq.n	12e08 <xTaskGenericNotify+0x150>
   12df4:	f04f 0328 	mov.w	r3, #40	; 0x28
   12df8:	f383 8811 	msr	BASEPRI, r3
   12dfc:	f3bf 8f6f 	isb	sy
   12e00:	f3bf 8f4f 	dsb	sy
   12e04:	627b      	str	r3, [r7, #36]	; 0x24
   12e06:	e7fe      	b.n	12e06 <xTaskGenericNotify+0x14e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   12e08:	693b      	ldr	r3, [r7, #16]
   12e0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12e0c:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e14:	681b      	ldr	r3, [r3, #0]
   12e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12e18:	429a      	cmp	r2, r3
   12e1a:	d90a      	bls.n	12e32 <xTaskGenericNotify+0x17a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
   12e1c:	f64e 5304 	movw	r3, #60676	; 0xed04
   12e20:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12e24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12e28:	601a      	str	r2, [r3, #0]
   12e2a:	f3bf 8f4f 	dsb	sy
   12e2e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12e32:	f001 f991 	bl	14158 <vPortExitCritical>

		return xReturn;
   12e36:	697b      	ldr	r3, [r7, #20]
	}
   12e38:	4618      	mov	r0, r3
   12e3a:	f107 0728 	add.w	r7, r7, #40	; 0x28
   12e3e:	46bd      	mov	sp, r7
   12e40:	bd80      	pop	{r7, pc}
   12e42:	bf00      	nop

00012e44 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
   12e44:	b580      	push	{r7, lr}
   12e46:	b08e      	sub	sp, #56	; 0x38
   12e48:	af00      	add	r7, sp, #0
   12e4a:	60f8      	str	r0, [r7, #12]
   12e4c:	60b9      	str	r1, [r7, #8]
   12e4e:	603b      	str	r3, [r7, #0]
   12e50:	4613      	mov	r3, r2
   12e52:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
   12e54:	f04f 0301 	mov.w	r3, #1
   12e58:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   12e5a:	68fb      	ldr	r3, [r7, #12]
   12e5c:	2b00      	cmp	r3, #0
   12e5e:	d109      	bne.n	12e74 <xTaskGenericNotifyFromISR+0x30>
   12e60:	f04f 0328 	mov.w	r3, #40	; 0x28
   12e64:	f383 8811 	msr	BASEPRI, r3
   12e68:	f3bf 8f6f 	isb	sy
   12e6c:	f3bf 8f4f 	dsb	sy
   12e70:	623b      	str	r3, [r7, #32]
   12e72:	e7fe      	b.n	12e72 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   12e74:	f001 fa1c 	bl	142b0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   12e78:	68fb      	ldr	r3, [r7, #12]
   12e7a:	613b      	str	r3, [r7, #16]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   12e7c:	f3ef 8211 	mrs	r2, BASEPRI
   12e80:	f04f 0328 	mov.w	r3, #40	; 0x28
   12e84:	f383 8811 	msr	BASEPRI, r3
   12e88:	f3bf 8f6f 	isb	sy
   12e8c:	f3bf 8f4f 	dsb	sy
   12e90:	62ba      	str	r2, [r7, #40]	; 0x28
   12e92:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   12e94:	6abb      	ldr	r3, [r7, #40]	; 0x28

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   12e96:	61fb      	str	r3, [r7, #28]
		{
			if( pulPreviousNotificationValue != NULL )
   12e98:	683b      	ldr	r3, [r7, #0]
   12e9a:	2b00      	cmp	r3, #0
   12e9c:	d003      	beq.n	12ea6 <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   12e9e:	693b      	ldr	r3, [r7, #16]
   12ea0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12ea2:	683b      	ldr	r3, [r7, #0]
   12ea4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   12ea6:	693b      	ldr	r3, [r7, #16]
   12ea8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12eac:	75fb      	strb	r3, [r7, #23]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   12eae:	693b      	ldr	r3, [r7, #16]
   12eb0:	f04f 0202 	mov.w	r2, #2
   12eb4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   12eb8:	79fb      	ldrb	r3, [r7, #7]
   12eba:	2b04      	cmp	r3, #4
   12ebc:	d82a      	bhi.n	12f14 <xTaskGenericNotifyFromISR+0xd0>
   12ebe:	a201      	add	r2, pc, #4	; (adr r2, 12ec4 <xTaskGenericNotifyFromISR+0x80>)
   12ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12ec4:	00012f33 	.word	0x00012f33
   12ec8:	00012ed9 	.word	0x00012ed9
   12ecc:	00012ee9 	.word	0x00012ee9
   12ed0:	00012ef7 	.word	0x00012ef7
   12ed4:	00012eff 	.word	0x00012eff
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   12ed8:	693b      	ldr	r3, [r7, #16]
   12eda:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12edc:	68bb      	ldr	r3, [r7, #8]
   12ede:	ea42 0203 	orr.w	r2, r2, r3
   12ee2:	693b      	ldr	r3, [r7, #16]
   12ee4:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12ee6:	e025      	b.n	12f34 <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   12ee8:	693b      	ldr	r3, [r7, #16]
   12eea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12eec:	f103 0201 	add.w	r2, r3, #1
   12ef0:	693b      	ldr	r3, [r7, #16]
   12ef2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12ef4:	e01e      	b.n	12f34 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   12ef6:	693b      	ldr	r3, [r7, #16]
   12ef8:	68ba      	ldr	r2, [r7, #8]
   12efa:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12efc:	e01a      	b.n	12f34 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   12efe:	7dfb      	ldrb	r3, [r7, #23]
   12f00:	2b02      	cmp	r3, #2
   12f02:	d003      	beq.n	12f0c <xTaskGenericNotifyFromISR+0xc8>
					{
						pxTCB->ulNotifiedValue = ulValue;
   12f04:	693b      	ldr	r3, [r7, #16]
   12f06:	68ba      	ldr	r2, [r7, #8]
   12f08:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   12f0a:	e013      	b.n	12f34 <xTaskGenericNotifyFromISR+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   12f0c:	f04f 0300 	mov.w	r3, #0
   12f10:	61bb      	str	r3, [r7, #24]
					}
					break;
   12f12:	e00f      	b.n	12f34 <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   12f14:	693b      	ldr	r3, [r7, #16]
   12f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12f18:	f1b3 3fff 	cmp.w	r3, #4294967295
   12f1c:	d00a      	beq.n	12f34 <xTaskGenericNotifyFromISR+0xf0>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   12f1e:	f04f 0328 	mov.w	r3, #40	; 0x28
   12f22:	f383 8811 	msr	BASEPRI, r3
   12f26:	f3bf 8f6f 	isb	sy
   12f2a:	f3bf 8f4f 	dsb	sy
   12f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
   12f30:	e7fe      	b.n	12f30 <xTaskGenericNotifyFromISR+0xec>
					break;

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
   12f32:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   12f34:	7dfb      	ldrb	r3, [r7, #23]
   12f36:	2b01      	cmp	r3, #1
   12f38:	d164      	bne.n	13004 <xTaskGenericNotifyFromISR+0x1c0>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   12f3a:	693b      	ldr	r3, [r7, #16]
   12f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12f3e:	2b00      	cmp	r3, #0
   12f40:	d009      	beq.n	12f56 <xTaskGenericNotifyFromISR+0x112>
   12f42:	f04f 0328 	mov.w	r3, #40	; 0x28
   12f46:	f383 8811 	msr	BASEPRI, r3
   12f4a:	f3bf 8f6f 	isb	sy
   12f4e:	f3bf 8f4f 	dsb	sy
   12f52:	633b      	str	r3, [r7, #48]	; 0x30
   12f54:	e7fe      	b.n	12f54 <xTaskGenericNotifyFromISR+0x110>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   12f56:	f243 03ac 	movw	r3, #12460	; 0x30ac
   12f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f5e:	681b      	ldr	r3, [r3, #0]
   12f60:	2b00      	cmp	r3, #0
   12f62:	d12d      	bne.n	12fc0 <xTaskGenericNotifyFromISR+0x17c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   12f64:	693b      	ldr	r3, [r7, #16]
   12f66:	f103 0304 	add.w	r3, r3, #4
   12f6a:	4618      	mov	r0, r3
   12f6c:	f7fc f87e 	bl	f06c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   12f70:	693b      	ldr	r3, [r7, #16]
   12f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12f74:	f04f 0201 	mov.w	r2, #1
   12f78:	fa02 f203 	lsl.w	r2, r2, r3
   12f7c:	f243 038c 	movw	r3, #12428	; 0x308c
   12f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f84:	681b      	ldr	r3, [r3, #0]
   12f86:	ea42 0203 	orr.w	r2, r2, r3
   12f8a:	f243 038c 	movw	r3, #12428	; 0x308c
   12f8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f92:	601a      	str	r2, [r3, #0]
   12f94:	693b      	ldr	r3, [r7, #16]
   12f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12f98:	4613      	mov	r3, r2
   12f9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12f9e:	4413      	add	r3, r2
   12fa0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12fa4:	461a      	mov	r2, r3
   12fa6:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   12faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12fae:	441a      	add	r2, r3
   12fb0:	693b      	ldr	r3, [r7, #16]
   12fb2:	f103 0304 	add.w	r3, r3, #4
   12fb6:	4610      	mov	r0, r2
   12fb8:	4619      	mov	r1, r3
   12fba:	f7fb fff9 	bl	efb0 <vListInsertEnd>
   12fbe:	e009      	b.n	12fd4 <xTaskGenericNotifyFromISR+0x190>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   12fc0:	693b      	ldr	r3, [r7, #16]
   12fc2:	f103 0318 	add.w	r3, r3, #24
   12fc6:	f243 0044 	movw	r0, #12356	; 0x3044
   12fca:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12fce:	4619      	mov	r1, r3
   12fd0:	f7fb ffee 	bl	efb0 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   12fd4:	693b      	ldr	r3, [r7, #16]
   12fd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12fd8:	f642 73ac 	movw	r3, #12204	; 0x2fac
   12fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12fe0:	681b      	ldr	r3, [r3, #0]
   12fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12fe4:	429a      	cmp	r2, r3
   12fe6:	d90d      	bls.n	13004 <xTaskGenericNotifyFromISR+0x1c0>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   12fe8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   12fea:	2b00      	cmp	r3, #0
   12fec:	d003      	beq.n	12ff6 <xTaskGenericNotifyFromISR+0x1b2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   12fee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   12ff0:	f04f 0201 	mov.w	r2, #1
   12ff4:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   12ff6:	f243 0398 	movw	r3, #12440	; 0x3098
   12ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ffe:	f04f 0201 	mov.w	r2, #1
   13002:	601a      	str	r2, [r3, #0]
   13004:	69fb      	ldr	r3, [r7, #28]
   13006:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   13008:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   1300a:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
   1300e:	69bb      	ldr	r3, [r7, #24]
	}
   13010:	4618      	mov	r0, r3
   13012:	f107 0738 	add.w	r7, r7, #56	; 0x38
   13016:	46bd      	mov	sp, r7
   13018:	bd80      	pop	{r7, pc}
   1301a:	bf00      	nop

0001301c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
   1301c:	b580      	push	{r7, lr}
   1301e:	b08a      	sub	sp, #40	; 0x28
   13020:	af00      	add	r7, sp, #0
   13022:	6078      	str	r0, [r7, #4]
   13024:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   13026:	687b      	ldr	r3, [r7, #4]
   13028:	2b00      	cmp	r3, #0
   1302a:	d109      	bne.n	13040 <vTaskNotifyGiveFromISR+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   1302c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13030:	f383 8811 	msr	BASEPRI, r3
   13034:	f3bf 8f6f 	isb	sy
   13038:	f3bf 8f4f 	dsb	sy
   1303c:	617b      	str	r3, [r7, #20]
   1303e:	e7fe      	b.n	1303e <vTaskNotifyGiveFromISR+0x22>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   13040:	f001 f936 	bl	142b0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   13044:	687b      	ldr	r3, [r7, #4]
   13046:	60bb      	str	r3, [r7, #8]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   13048:	f3ef 8211 	mrs	r2, BASEPRI
   1304c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13050:	f383 8811 	msr	BASEPRI, r3
   13054:	f3bf 8f6f 	isb	sy
   13058:	f3bf 8f4f 	dsb	sy
   1305c:	61fa      	str	r2, [r7, #28]
   1305e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   13060:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   13062:	613b      	str	r3, [r7, #16]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
   13064:	68bb      	ldr	r3, [r7, #8]
   13066:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   1306a:	73fb      	strb	r3, [r7, #15]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   1306c:	68bb      	ldr	r3, [r7, #8]
   1306e:	f04f 0202 	mov.w	r2, #2
   13072:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
   13076:	68bb      	ldr	r3, [r7, #8]
   13078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   1307a:	f103 0201 	add.w	r2, r3, #1
   1307e:	68bb      	ldr	r3, [r7, #8]
   13080:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   13082:	7bfb      	ldrb	r3, [r7, #15]
   13084:	2b01      	cmp	r3, #1
   13086:	d164      	bne.n	13152 <vTaskNotifyGiveFromISR+0x136>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   13088:	68bb      	ldr	r3, [r7, #8]
   1308a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1308c:	2b00      	cmp	r3, #0
   1308e:	d009      	beq.n	130a4 <vTaskNotifyGiveFromISR+0x88>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   13090:	f04f 0328 	mov.w	r3, #40	; 0x28
   13094:	f383 8811 	msr	BASEPRI, r3
   13098:	f3bf 8f6f 	isb	sy
   1309c:	f3bf 8f4f 	dsb	sy
   130a0:	623b      	str	r3, [r7, #32]
   130a2:	e7fe      	b.n	130a2 <vTaskNotifyGiveFromISR+0x86>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   130a4:	f243 03ac 	movw	r3, #12460	; 0x30ac
   130a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130ac:	681b      	ldr	r3, [r3, #0]
   130ae:	2b00      	cmp	r3, #0
   130b0:	d12d      	bne.n	1310e <vTaskNotifyGiveFromISR+0xf2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   130b2:	68bb      	ldr	r3, [r7, #8]
   130b4:	f103 0304 	add.w	r3, r3, #4
   130b8:	4618      	mov	r0, r3
   130ba:	f7fb ffd7 	bl	f06c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   130be:	68bb      	ldr	r3, [r7, #8]
   130c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   130c2:	f04f 0201 	mov.w	r2, #1
   130c6:	fa02 f203 	lsl.w	r2, r2, r3
   130ca:	f243 038c 	movw	r3, #12428	; 0x308c
   130ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130d2:	681b      	ldr	r3, [r3, #0]
   130d4:	ea42 0203 	orr.w	r2, r2, r3
   130d8:	f243 038c 	movw	r3, #12428	; 0x308c
   130dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130e0:	601a      	str	r2, [r3, #0]
   130e2:	68bb      	ldr	r3, [r7, #8]
   130e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   130e6:	4613      	mov	r3, r2
   130e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   130ec:	4413      	add	r3, r2
   130ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
   130f2:	461a      	mov	r2, r3
   130f4:	f642 73b0 	movw	r3, #12208	; 0x2fb0
   130f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130fc:	441a      	add	r2, r3
   130fe:	68bb      	ldr	r3, [r7, #8]
   13100:	f103 0304 	add.w	r3, r3, #4
   13104:	4610      	mov	r0, r2
   13106:	4619      	mov	r1, r3
   13108:	f7fb ff52 	bl	efb0 <vListInsertEnd>
   1310c:	e009      	b.n	13122 <vTaskNotifyGiveFromISR+0x106>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   1310e:	68bb      	ldr	r3, [r7, #8]
   13110:	f103 0318 	add.w	r3, r3, #24
   13114:	f243 0044 	movw	r0, #12356	; 0x3044
   13118:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1311c:	4619      	mov	r1, r3
   1311e:	f7fb ff47 	bl	efb0 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   13122:	68bb      	ldr	r3, [r7, #8]
   13124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   13126:	f642 73ac 	movw	r3, #12204	; 0x2fac
   1312a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1312e:	681b      	ldr	r3, [r3, #0]
   13130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13132:	429a      	cmp	r2, r3
   13134:	d90d      	bls.n	13152 <vTaskNotifyGiveFromISR+0x136>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   13136:	683b      	ldr	r3, [r7, #0]
   13138:	2b00      	cmp	r3, #0
   1313a:	d003      	beq.n	13144 <vTaskNotifyGiveFromISR+0x128>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   1313c:	683b      	ldr	r3, [r7, #0]
   1313e:	f04f 0201 	mov.w	r2, #1
   13142:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   13144:	f243 0398 	movw	r3, #12440	; 0x3098
   13148:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1314c:	f04f 0201 	mov.w	r2, #1
   13150:	601a      	str	r2, [r3, #0]
   13152:	693b      	ldr	r3, [r7, #16]
   13154:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   13156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13158:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
   1315c:	f107 0728 	add.w	r7, r7, #40	; 0x28
   13160:	46bd      	mov	sp, r7
   13162:	bd80      	pop	{r7, pc}

00013164 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
   13164:	b580      	push	{r7, lr}
   13166:	b084      	sub	sp, #16
   13168:	af00      	add	r7, sp, #0
   1316a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
   1316c:	687b      	ldr	r3, [r7, #4]
   1316e:	2b00      	cmp	r3, #0
   13170:	d105      	bne.n	1317e <xTaskNotifyStateClear+0x1a>
   13172:	f642 73ac 	movw	r3, #12204	; 0x2fac
   13176:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1317a:	681b      	ldr	r3, [r3, #0]
   1317c:	e000      	b.n	13180 <xTaskNotifyStateClear+0x1c>
   1317e:	687b      	ldr	r3, [r7, #4]
   13180:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
   13182:	f000 ffb1 	bl	140e8 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
   13186:	68bb      	ldr	r3, [r7, #8]
   13188:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   1318c:	b2db      	uxtb	r3, r3
   1318e:	2b02      	cmp	r3, #2
   13190:	d108      	bne.n	131a4 <xTaskNotifyStateClear+0x40>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   13192:	68bb      	ldr	r3, [r7, #8]
   13194:	f04f 0200 	mov.w	r2, #0
   13198:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				xReturn = pdPASS;
   1319c:	f04f 0301 	mov.w	r3, #1
   131a0:	60fb      	str	r3, [r7, #12]
   131a2:	e002      	b.n	131aa <xTaskNotifyStateClear+0x46>
			}
			else
			{
				xReturn = pdFAIL;
   131a4:	f04f 0300 	mov.w	r3, #0
   131a8:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
   131aa:	f000 ffd5 	bl	14158 <vPortExitCritical>

		return xReturn;
   131ae:	68fb      	ldr	r3, [r7, #12]
	}
   131b0:	4618      	mov	r0, r3
   131b2:	f107 0710 	add.w	r7, r7, #16
   131b6:	46bd      	mov	sp, r7
   131b8:	bd80      	pop	{r7, pc}
   131ba:	bf00      	nop

000131bc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
   131bc:	b580      	push	{r7, lr}
   131be:	b084      	sub	sp, #16
   131c0:	af00      	add	r7, sp, #0
   131c2:	6078      	str	r0, [r7, #4]
   131c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
   131c6:	f243 0388 	movw	r3, #12424	; 0x3088
   131ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131ce:	681b      	ldr	r3, [r3, #0]
   131d0:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   131d2:	f642 73ac 	movw	r3, #12204	; 0x2fac
   131d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131da:	681b      	ldr	r3, [r3, #0]
   131dc:	f103 0304 	add.w	r3, r3, #4
   131e0:	4618      	mov	r0, r3
   131e2:	f7fb ff43 	bl	f06c <uxListRemove>
   131e6:	4603      	mov	r3, r0
   131e8:	2b00      	cmp	r3, #0
   131ea:	d117      	bne.n	1321c <prvAddCurrentTaskToDelayedList+0x60>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
   131ec:	f642 73ac 	movw	r3, #12204	; 0x2fac
   131f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131f4:	681b      	ldr	r3, [r3, #0]
   131f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   131f8:	f04f 0201 	mov.w	r2, #1
   131fc:	fa02 f303 	lsl.w	r3, r2, r3
   13200:	ea6f 0203 	mvn.w	r2, r3
   13204:	f243 038c 	movw	r3, #12428	; 0x308c
   13208:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1320c:	681b      	ldr	r3, [r3, #0]
   1320e:	ea02 0203 	and.w	r2, r2, r3
   13212:	f243 038c 	movw	r3, #12428	; 0x308c
   13216:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1321a:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   1321c:	687b      	ldr	r3, [r7, #4]
   1321e:	f1b3 3fff 	cmp.w	r3, #4294967295
   13222:	d111      	bne.n	13248 <prvAddCurrentTaskToDelayedList+0x8c>
   13224:	683b      	ldr	r3, [r7, #0]
   13226:	2b00      	cmp	r3, #0
   13228:	d00e      	beq.n	13248 <prvAddCurrentTaskToDelayedList+0x8c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
   1322a:	f642 73ac 	movw	r3, #12204	; 0x2fac
   1322e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13232:	681b      	ldr	r3, [r3, #0]
   13234:	f103 0304 	add.w	r3, r3, #4
   13238:	f243 0070 	movw	r0, #12400	; 0x3070
   1323c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13240:	4619      	mov	r1, r3
   13242:	f7fb feb5 	bl	efb0 <vListInsertEnd>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   13246:	e03d      	b.n	132c4 <prvAddCurrentTaskToDelayedList+0x108>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
   13248:	68fa      	ldr	r2, [r7, #12]
   1324a:	687b      	ldr	r3, [r7, #4]
   1324c:	4413      	add	r3, r2
   1324e:	60bb      	str	r3, [r7, #8]

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
   13250:	f642 73ac 	movw	r3, #12204	; 0x2fac
   13254:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13258:	681b      	ldr	r3, [r3, #0]
   1325a:	68ba      	ldr	r2, [r7, #8]
   1325c:	605a      	str	r2, [r3, #4]

			if( xTimeToWake < xConstTickCount )
   1325e:	68ba      	ldr	r2, [r7, #8]
   13260:	68fb      	ldr	r3, [r7, #12]
   13262:	429a      	cmp	r2, r3
   13264:	d210      	bcs.n	13288 <prvAddCurrentTaskToDelayedList+0xcc>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   13266:	f243 0340 	movw	r3, #12352	; 0x3040
   1326a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1326e:	681a      	ldr	r2, [r3, #0]
   13270:	f642 73ac 	movw	r3, #12204	; 0x2fac
   13274:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13278:	681b      	ldr	r3, [r3, #0]
   1327a:	f103 0304 	add.w	r3, r3, #4
   1327e:	4610      	mov	r0, r2
   13280:	4619      	mov	r1, r3
   13282:	f7fb feb9 	bl	eff8 <vListInsert>
   13286:	e01d      	b.n	132c4 <prvAddCurrentTaskToDelayedList+0x108>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   13288:	f243 033c 	movw	r3, #12348	; 0x303c
   1328c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13290:	681a      	ldr	r2, [r3, #0]
   13292:	f642 73ac 	movw	r3, #12204	; 0x2fac
   13296:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1329a:	681b      	ldr	r3, [r3, #0]
   1329c:	f103 0304 	add.w	r3, r3, #4
   132a0:	4610      	mov	r0, r2
   132a2:	4619      	mov	r1, r3
   132a4:	f7fb fea8 	bl	eff8 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
   132a8:	f243 03a4 	movw	r3, #12452	; 0x30a4
   132ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   132b0:	681b      	ldr	r3, [r3, #0]
   132b2:	68ba      	ldr	r2, [r7, #8]
   132b4:	429a      	cmp	r2, r3
   132b6:	d205      	bcs.n	132c4 <prvAddCurrentTaskToDelayedList+0x108>
				{
					xNextTaskUnblockTime = xTimeToWake;
   132b8:	f243 03a4 	movw	r3, #12452	; 0x30a4
   132bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   132c0:	68ba      	ldr	r2, [r7, #8]
   132c2:	601a      	str	r2, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
   132c4:	f107 0710 	add.w	r7, r7, #16
   132c8:	46bd      	mov	sp, r7
   132ca:	bd80      	pop	{r7, pc}

000132cc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
   132cc:	b580      	push	{r7, lr}
   132ce:	b084      	sub	sp, #16
   132d0:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
   132d2:	f04f 0300 	mov.w	r3, #0
   132d6:	603b      	str	r3, [r7, #0]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   132d8:	f000 fbce 	bl	13a78 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
   132dc:	f243 03e8 	movw	r3, #12520	; 0x30e8
   132e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   132e4:	681b      	ldr	r3, [r3, #0]
   132e6:	2b00      	cmp	r3, #0
   132e8:	d017      	beq.n	1331a <xTimerCreateTimerTask+0x4e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
   132ea:	f04f 0302 	mov.w	r3, #2
   132ee:	9300      	str	r3, [sp, #0]
   132f0:	f243 03ec 	movw	r3, #12524	; 0x30ec
   132f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   132f8:	9301      	str	r3, [sp, #4]
   132fa:	f243 6029 	movw	r0, #13865	; 0x3629
   132fe:	f2c0 0001 	movt	r0, #1
   13302:	f247 21ec 	movw	r1, #29420	; 0x72ec
   13306:	f2c0 0102 	movt	r1, #2
   1330a:	f04f 02b4 	mov.w	r2, #180	; 0xb4
   1330e:	f04f 0300 	mov.w	r3, #0
   13312:	f7fd f925 	bl	10560 <xTaskCreate>
   13316:	4603      	mov	r3, r0
   13318:	603b      	str	r3, [r7, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   1331a:	683b      	ldr	r3, [r7, #0]
   1331c:	2b00      	cmp	r3, #0
   1331e:	d109      	bne.n	13334 <xTimerCreateTimerTask+0x68>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   13320:	f04f 0328 	mov.w	r3, #40	; 0x28
   13324:	f383 8811 	msr	BASEPRI, r3
   13328:	f3bf 8f6f 	isb	sy
   1332c:	f3bf 8f4f 	dsb	sy
   13330:	607b      	str	r3, [r7, #4]
   13332:	e7fe      	b.n	13332 <xTimerCreateTimerTask+0x66>
	return xReturn;
   13334:	683b      	ldr	r3, [r7, #0]
}
   13336:	4618      	mov	r0, r3
   13338:	f107 0708 	add.w	r7, r7, #8
   1333c:	46bd      	mov	sp, r7
   1333e:	bd80      	pop	{r7, pc}

00013340 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
   13340:	b580      	push	{r7, lr}
   13342:	b088      	sub	sp, #32
   13344:	af02      	add	r7, sp, #8
   13346:	60f8      	str	r0, [r7, #12]
   13348:	60b9      	str	r1, [r7, #8]
   1334a:	607a      	str	r2, [r7, #4]
   1334c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
   1334e:	f04f 002c 	mov.w	r0, #44	; 0x2c
   13352:	f000 fc4d 	bl	13bf0 <pvPortMalloc>
   13356:	4603      	mov	r3, r0
   13358:	617b      	str	r3, [r7, #20]

		if( pxNewTimer != NULL )
   1335a:	697b      	ldr	r3, [r7, #20]
   1335c:	2b00      	cmp	r3, #0
   1335e:	d009      	beq.n	13374 <xTimerCreate+0x34>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
   13360:	6a3b      	ldr	r3, [r7, #32]
   13362:	9300      	str	r3, [sp, #0]
   13364:	697b      	ldr	r3, [r7, #20]
   13366:	9301      	str	r3, [sp, #4]
   13368:	68f8      	ldr	r0, [r7, #12]
   1336a:	68b9      	ldr	r1, [r7, #8]
   1336c:	687a      	ldr	r2, [r7, #4]
   1336e:	683b      	ldr	r3, [r7, #0]
   13370:	f000 f806 	bl	13380 <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
   13374:	697b      	ldr	r3, [r7, #20]
	}
   13376:	4618      	mov	r0, r3
   13378:	f107 0718 	add.w	r7, r7, #24
   1337c:	46bd      	mov	sp, r7
   1337e:	bd80      	pop	{r7, pc}

00013380 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
   13380:	b580      	push	{r7, lr}
   13382:	b086      	sub	sp, #24
   13384:	af00      	add	r7, sp, #0
   13386:	60f8      	str	r0, [r7, #12]
   13388:	60b9      	str	r1, [r7, #8]
   1338a:	607a      	str	r2, [r7, #4]
   1338c:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
   1338e:	68bb      	ldr	r3, [r7, #8]
   13390:	2b00      	cmp	r3, #0
   13392:	d109      	bne.n	133a8 <prvInitialiseNewTimer+0x28>
   13394:	f04f 0328 	mov.w	r3, #40	; 0x28
   13398:	f383 8811 	msr	BASEPRI, r3
   1339c:	f3bf 8f6f 	isb	sy
   133a0:	f3bf 8f4f 	dsb	sy
   133a4:	617b      	str	r3, [r7, #20]
   133a6:	e7fe      	b.n	133a6 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
   133a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   133aa:	2b00      	cmp	r3, #0
   133ac:	d016      	beq.n	133dc <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
   133ae:	f000 fb63 	bl	13a78 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
   133b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   133b4:	68fa      	ldr	r2, [r7, #12]
   133b6:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
   133b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   133ba:	68ba      	ldr	r2, [r7, #8]
   133bc:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
   133be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   133c0:	687a      	ldr	r2, [r7, #4]
   133c2:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
   133c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   133c6:	683a      	ldr	r2, [r7, #0]
   133c8:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
   133ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   133cc:	6a3a      	ldr	r2, [r7, #32]
   133ce:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
   133d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   133d2:	f103 0304 	add.w	r3, r3, #4
   133d6:	4618      	mov	r0, r3
   133d8:	f7fb fddc 	bl	ef94 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
   133dc:	f107 0718 	add.w	r7, r7, #24
   133e0:	46bd      	mov	sp, r7
   133e2:	bd80      	pop	{r7, pc}

000133e4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
   133e4:	b580      	push	{r7, lr}
   133e6:	b08a      	sub	sp, #40	; 0x28
   133e8:	af00      	add	r7, sp, #0
   133ea:	60f8      	str	r0, [r7, #12]
   133ec:	60b9      	str	r1, [r7, #8]
   133ee:	607a      	str	r2, [r7, #4]
   133f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
   133f2:	f04f 0300 	mov.w	r3, #0
   133f6:	623b      	str	r3, [r7, #32]
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
   133f8:	68fb      	ldr	r3, [r7, #12]
   133fa:	2b00      	cmp	r3, #0
   133fc:	d109      	bne.n	13412 <xTimerGenericCommand+0x2e>
   133fe:	f04f 0328 	mov.w	r3, #40	; 0x28
   13402:	f383 8811 	msr	BASEPRI, r3
   13406:	f3bf 8f6f 	isb	sy
   1340a:	f3bf 8f4f 	dsb	sy
   1340e:	627b      	str	r3, [r7, #36]	; 0x24
   13410:	e7fe      	b.n	13410 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   13412:	f243 03e8 	movw	r3, #12520	; 0x30e8
   13416:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1341a:	681b      	ldr	r3, [r3, #0]
   1341c:	2b00      	cmp	r3, #0
   1341e:	d040      	beq.n	134a2 <xTimerGenericCommand+0xbe>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   13420:	68bb      	ldr	r3, [r7, #8]
   13422:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   13424:	687b      	ldr	r3, [r7, #4]
   13426:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
   13428:	68fb      	ldr	r3, [r7, #12]
   1342a:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   1342c:	68bb      	ldr	r3, [r7, #8]
   1342e:	2b05      	cmp	r3, #5
   13430:	dc27      	bgt.n	13482 <xTimerGenericCommand+0x9e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   13432:	f7fe ff71 	bl	12318 <xTaskGetSchedulerState>
   13436:	4603      	mov	r3, r0
   13438:	2b02      	cmp	r3, #2
   1343a:	d110      	bne.n	1345e <xTimerGenericCommand+0x7a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   1343c:	f243 03e8 	movw	r3, #12520	; 0x30e8
   13440:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13444:	681a      	ldr	r2, [r3, #0]
   13446:	f107 0314 	add.w	r3, r7, #20
   1344a:	4610      	mov	r0, r2
   1344c:	4619      	mov	r1, r3
   1344e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   13450:	f04f 0300 	mov.w	r3, #0
   13454:	f7fb ffc0 	bl	f3d8 <xQueueGenericSend>
   13458:	4603      	mov	r3, r0
   1345a:	623b      	str	r3, [r7, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   1345c:	e021      	b.n	134a2 <xTimerGenericCommand+0xbe>
   1345e:	f243 03e8 	movw	r3, #12520	; 0x30e8
   13462:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13466:	681a      	ldr	r2, [r3, #0]
   13468:	f107 0314 	add.w	r3, r7, #20
   1346c:	4610      	mov	r0, r2
   1346e:	4619      	mov	r1, r3
   13470:	f04f 0200 	mov.w	r2, #0
   13474:	f04f 0300 	mov.w	r3, #0
   13478:	f7fb ffae 	bl	f3d8 <xQueueGenericSend>
   1347c:	4603      	mov	r3, r0
   1347e:	623b      	str	r3, [r7, #32]
   13480:	e00f      	b.n	134a2 <xTimerGenericCommand+0xbe>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   13482:	f243 03e8 	movw	r3, #12520	; 0x30e8
   13486:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1348a:	681a      	ldr	r2, [r3, #0]
   1348c:	f107 0314 	add.w	r3, r7, #20
   13490:	4610      	mov	r0, r2
   13492:	4619      	mov	r1, r3
   13494:	683a      	ldr	r2, [r7, #0]
   13496:	f04f 0300 	mov.w	r3, #0
   1349a:	f7fc f8b5 	bl	f608 <xQueueGenericSendFromISR>
   1349e:	4603      	mov	r3, r0
   134a0:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
   134a2:	6a3b      	ldr	r3, [r7, #32]
}
   134a4:	4618      	mov	r0, r3
   134a6:	f107 0728 	add.w	r7, r7, #40	; 0x28
   134aa:	46bd      	mov	sp, r7
   134ac:	bd80      	pop	{r7, pc}
   134ae:	bf00      	nop

000134b0 <xTimerGetTimerDaemonTaskHandle>:
/*-----------------------------------------------------------*/

TaskHandle_t xTimerGetTimerDaemonTaskHandle( void )
{
   134b0:	b480      	push	{r7}
   134b2:	b083      	sub	sp, #12
   134b4:	af00      	add	r7, sp, #0
	/* If xTimerGetTimerDaemonTaskHandle() is called before the scheduler has been
	started, then xTimerTaskHandle will be NULL. */
	configASSERT( ( xTimerTaskHandle != NULL ) );
   134b6:	f243 03ec 	movw	r3, #12524	; 0x30ec
   134ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   134be:	681b      	ldr	r3, [r3, #0]
   134c0:	2b00      	cmp	r3, #0
   134c2:	d109      	bne.n	134d8 <xTimerGetTimerDaemonTaskHandle+0x28>
   134c4:	f04f 0328 	mov.w	r3, #40	; 0x28
   134c8:	f383 8811 	msr	BASEPRI, r3
   134cc:	f3bf 8f6f 	isb	sy
   134d0:	f3bf 8f4f 	dsb	sy
   134d4:	607b      	str	r3, [r7, #4]
   134d6:	e7fe      	b.n	134d6 <xTimerGetTimerDaemonTaskHandle+0x26>
	return xTimerTaskHandle;
   134d8:	f243 03ec 	movw	r3, #12524	; 0x30ec
   134dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   134e0:	681b      	ldr	r3, [r3, #0]
}
   134e2:	4618      	mov	r0, r3
   134e4:	f107 070c 	add.w	r7, r7, #12
   134e8:	46bd      	mov	sp, r7
   134ea:	bc80      	pop	{r7}
   134ec:	4770      	bx	lr
   134ee:	bf00      	nop

000134f0 <xTimerGetPeriod>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetPeriod( TimerHandle_t xTimer )
{
   134f0:	b480      	push	{r7}
   134f2:	b085      	sub	sp, #20
   134f4:	af00      	add	r7, sp, #0
   134f6:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   134f8:	687b      	ldr	r3, [r7, #4]
   134fa:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   134fc:	687b      	ldr	r3, [r7, #4]
   134fe:	2b00      	cmp	r3, #0
   13500:	d109      	bne.n	13516 <xTimerGetPeriod+0x26>
   13502:	f04f 0328 	mov.w	r3, #40	; 0x28
   13506:	f383 8811 	msr	BASEPRI, r3
   1350a:	f3bf 8f6f 	isb	sy
   1350e:	f3bf 8f4f 	dsb	sy
   13512:	60fb      	str	r3, [r7, #12]
   13514:	e7fe      	b.n	13514 <xTimerGetPeriod+0x24>
	return pxTimer->xTimerPeriodInTicks;
   13516:	68bb      	ldr	r3, [r7, #8]
   13518:	699b      	ldr	r3, [r3, #24]
}
   1351a:	4618      	mov	r0, r3
   1351c:	f107 0714 	add.w	r7, r7, #20
   13520:	46bd      	mov	sp, r7
   13522:	bc80      	pop	{r7}
   13524:	4770      	bx	lr
   13526:	bf00      	nop

00013528 <xTimerGetExpiryTime>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetExpiryTime( TimerHandle_t xTimer )
{
   13528:	b480      	push	{r7}
   1352a:	b087      	sub	sp, #28
   1352c:	af00      	add	r7, sp, #0
   1352e:	6078      	str	r0, [r7, #4]
Timer_t * pxTimer =  xTimer;
   13530:	687b      	ldr	r3, [r7, #4]
   13532:	60fb      	str	r3, [r7, #12]
TickType_t xReturn;

	configASSERT( xTimer );
   13534:	687b      	ldr	r3, [r7, #4]
   13536:	2b00      	cmp	r3, #0
   13538:	d109      	bne.n	1354e <xTimerGetExpiryTime+0x26>
   1353a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1353e:	f383 8811 	msr	BASEPRI, r3
   13542:	f3bf 8f6f 	isb	sy
   13546:	f3bf 8f4f 	dsb	sy
   1354a:	617b      	str	r3, [r7, #20]
   1354c:	e7fe      	b.n	1354c <xTimerGetExpiryTime+0x24>
	xReturn = listGET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ) );
   1354e:	68fb      	ldr	r3, [r7, #12]
   13550:	685b      	ldr	r3, [r3, #4]
   13552:	613b      	str	r3, [r7, #16]
	return xReturn;
   13554:	693b      	ldr	r3, [r7, #16]
}
   13556:	4618      	mov	r0, r3
   13558:	f107 071c 	add.w	r7, r7, #28
   1355c:	46bd      	mov	sp, r7
   1355e:	bc80      	pop	{r7}
   13560:	4770      	bx	lr
   13562:	bf00      	nop

00013564 <pcTimerGetName>:
/*-----------------------------------------------------------*/

const char * pcTimerGetName( TimerHandle_t xTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   13564:	b480      	push	{r7}
   13566:	b085      	sub	sp, #20
   13568:	af00      	add	r7, sp, #0
   1356a:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   1356c:	687b      	ldr	r3, [r7, #4]
   1356e:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   13570:	687b      	ldr	r3, [r7, #4]
   13572:	2b00      	cmp	r3, #0
   13574:	d109      	bne.n	1358a <pcTimerGetName+0x26>
   13576:	f04f 0328 	mov.w	r3, #40	; 0x28
   1357a:	f383 8811 	msr	BASEPRI, r3
   1357e:	f3bf 8f6f 	isb	sy
   13582:	f3bf 8f4f 	dsb	sy
   13586:	60fb      	str	r3, [r7, #12]
   13588:	e7fe      	b.n	13588 <pcTimerGetName+0x24>
	return pxTimer->pcTimerName;
   1358a:	68bb      	ldr	r3, [r7, #8]
   1358c:	681b      	ldr	r3, [r3, #0]
}
   1358e:	4618      	mov	r0, r3
   13590:	f107 0714 	add.w	r7, r7, #20
   13594:	46bd      	mov	sp, r7
   13596:	bc80      	pop	{r7}
   13598:	4770      	bx	lr
   1359a:	bf00      	nop

0001359c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
   1359c:	b580      	push	{r7, lr}
   1359e:	b088      	sub	sp, #32
   135a0:	af02      	add	r7, sp, #8
   135a2:	6078      	str	r0, [r7, #4]
   135a4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   135a6:	f243 03e0 	movw	r3, #12512	; 0x30e0
   135aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   135ae:	681b      	ldr	r3, [r3, #0]
   135b0:	68db      	ldr	r3, [r3, #12]
   135b2:	68db      	ldr	r3, [r3, #12]
   135b4:	613b      	str	r3, [r7, #16]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   135b6:	693b      	ldr	r3, [r7, #16]
   135b8:	f103 0304 	add.w	r3, r3, #4
   135bc:	4618      	mov	r0, r3
   135be:	f7fb fd55 	bl	f06c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   135c2:	693b      	ldr	r3, [r7, #16]
   135c4:	69db      	ldr	r3, [r3, #28]
   135c6:	2b01      	cmp	r3, #1
   135c8:	d126      	bne.n	13618 <prvProcessExpiredTimer+0x7c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
   135ca:	693b      	ldr	r3, [r7, #16]
   135cc:	699a      	ldr	r2, [r3, #24]
   135ce:	687b      	ldr	r3, [r7, #4]
   135d0:	4413      	add	r3, r2
   135d2:	6938      	ldr	r0, [r7, #16]
   135d4:	4619      	mov	r1, r3
   135d6:	683a      	ldr	r2, [r7, #0]
   135d8:	687b      	ldr	r3, [r7, #4]
   135da:	f000 f8e3 	bl	137a4 <prvInsertTimerInActiveList>
   135de:	4603      	mov	r3, r0
   135e0:	2b00      	cmp	r3, #0
   135e2:	d019      	beq.n	13618 <prvProcessExpiredTimer+0x7c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   135e4:	f04f 0300 	mov.w	r3, #0
   135e8:	9300      	str	r3, [sp, #0]
   135ea:	6938      	ldr	r0, [r7, #16]
   135ec:	f04f 0100 	mov.w	r1, #0
   135f0:	687a      	ldr	r2, [r7, #4]
   135f2:	f04f 0300 	mov.w	r3, #0
   135f6:	f7ff fef5 	bl	133e4 <xTimerGenericCommand>
   135fa:	4603      	mov	r3, r0
   135fc:	60fb      	str	r3, [r7, #12]
			configASSERT( xResult );
   135fe:	68fb      	ldr	r3, [r7, #12]
   13600:	2b00      	cmp	r3, #0
   13602:	d109      	bne.n	13618 <prvProcessExpiredTimer+0x7c>
   13604:	f04f 0328 	mov.w	r3, #40	; 0x28
   13608:	f383 8811 	msr	BASEPRI, r3
   1360c:	f3bf 8f6f 	isb	sy
   13610:	f3bf 8f4f 	dsb	sy
   13614:	617b      	str	r3, [r7, #20]
   13616:	e7fe      	b.n	13616 <prvProcessExpiredTimer+0x7a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13618:	693b      	ldr	r3, [r7, #16]
   1361a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1361c:	6938      	ldr	r0, [r7, #16]
   1361e:	4798      	blx	r3
}
   13620:	f107 0718 	add.w	r7, r7, #24
   13624:	46bd      	mov	sp, r7
   13626:	bd80      	pop	{r7, pc}

00013628 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   13628:	b580      	push	{r7, lr}
   1362a:	b084      	sub	sp, #16
   1362c:	af00      	add	r7, sp, #0
   1362e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   13630:	f107 0308 	add.w	r3, r7, #8
   13634:	4618      	mov	r0, r3
   13636:	f000 f863 	bl	13700 <prvGetNextExpireTime>
   1363a:	4603      	mov	r3, r0
   1363c:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
   1363e:	68bb      	ldr	r3, [r7, #8]
   13640:	68f8      	ldr	r0, [r7, #12]
   13642:	4619      	mov	r1, r3
   13644:	f000 f804 	bl	13650 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
   13648:	f000 f8f8 	bl	1383c <prvProcessReceivedCommands>
	}
   1364c:	e7f0      	b.n	13630 <prvTimerTask+0x8>
   1364e:	bf00      	nop

00013650 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
   13650:	b580      	push	{r7, lr}
   13652:	b084      	sub	sp, #16
   13654:	af00      	add	r7, sp, #0
   13656:	6078      	str	r0, [r7, #4]
   13658:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
   1365a:	f7fd fe65 	bl	11328 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   1365e:	f107 0308 	add.w	r3, r7, #8
   13662:	4618      	mov	r0, r3
   13664:	f000 f876 	bl	13754 <prvSampleTimeNow>
   13668:	4603      	mov	r3, r0
   1366a:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
   1366c:	68bb      	ldr	r3, [r7, #8]
   1366e:	2b00      	cmp	r3, #0
   13670:	d13e      	bne.n	136f0 <prvProcessTimerOrBlockTask+0xa0>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   13672:	683b      	ldr	r3, [r7, #0]
   13674:	2b00      	cmp	r3, #0
   13676:	d10b      	bne.n	13690 <prvProcessTimerOrBlockTask+0x40>
   13678:	687a      	ldr	r2, [r7, #4]
   1367a:	68fb      	ldr	r3, [r7, #12]
   1367c:	429a      	cmp	r2, r3
   1367e:	d807      	bhi.n	13690 <prvProcessTimerOrBlockTask+0x40>
			{
				( void ) xTaskResumeAll();
   13680:	f7fd fe64 	bl	1134c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
   13684:	6878      	ldr	r0, [r7, #4]
   13686:	68f9      	ldr	r1, [r7, #12]
   13688:	f7ff ff88 	bl	1359c <prvProcessExpiredTimer>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   1368c:	bf00      	nop
   1368e:	e033      	b.n	136f8 <prvProcessTimerOrBlockTask+0xa8>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
   13690:	683b      	ldr	r3, [r7, #0]
   13692:	2b00      	cmp	r3, #0
   13694:	d00d      	beq.n	136b2 <prvProcessTimerOrBlockTask+0x62>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
   13696:	f243 03e4 	movw	r3, #12516	; 0x30e4
   1369a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1369e:	681b      	ldr	r3, [r3, #0]
   136a0:	681b      	ldr	r3, [r3, #0]
   136a2:	2b00      	cmp	r3, #0
   136a4:	d102      	bne.n	136ac <prvProcessTimerOrBlockTask+0x5c>
   136a6:	f04f 0301 	mov.w	r3, #1
   136aa:	e001      	b.n	136b0 <prvProcessTimerOrBlockTask+0x60>
   136ac:	f04f 0300 	mov.w	r3, #0
   136b0:	603b      	str	r3, [r7, #0]
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
   136b2:	f243 03e8 	movw	r3, #12520	; 0x30e8
   136b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136ba:	681a      	ldr	r2, [r3, #0]
   136bc:	6879      	ldr	r1, [r7, #4]
   136be:	68fb      	ldr	r3, [r7, #12]
   136c0:	ebc3 0301 	rsb	r3, r3, r1
   136c4:	4610      	mov	r0, r2
   136c6:	4619      	mov	r1, r3
   136c8:	683a      	ldr	r2, [r7, #0]
   136ca:	f7fc ff0f 	bl	104ec <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
   136ce:	f7fd fe3d 	bl	1134c <xTaskResumeAll>
   136d2:	4603      	mov	r3, r0
   136d4:	2b00      	cmp	r3, #0
   136d6:	d10e      	bne.n	136f6 <prvProcessTimerOrBlockTask+0xa6>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   136d8:	f64e 5304 	movw	r3, #60676	; 0xed04
   136dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
   136e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   136e4:	601a      	str	r2, [r3, #0]
   136e6:	f3bf 8f4f 	dsb	sy
   136ea:	f3bf 8f6f 	isb	sy
   136ee:	e003      	b.n	136f8 <prvProcessTimerOrBlockTask+0xa8>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
   136f0:	f7fd fe2c 	bl	1134c <xTaskResumeAll>
   136f4:	e000      	b.n	136f8 <prvProcessTimerOrBlockTask+0xa8>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   136f6:	bf00      	nop
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
   136f8:	f107 0710 	add.w	r7, r7, #16
   136fc:	46bd      	mov	sp, r7
   136fe:	bd80      	pop	{r7, pc}

00013700 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
   13700:	b480      	push	{r7}
   13702:	b085      	sub	sp, #20
   13704:	af00      	add	r7, sp, #0
   13706:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   13708:	f243 03e0 	movw	r3, #12512	; 0x30e0
   1370c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13710:	681b      	ldr	r3, [r3, #0]
   13712:	681b      	ldr	r3, [r3, #0]
   13714:	2b00      	cmp	r3, #0
   13716:	d102      	bne.n	1371e <prvGetNextExpireTime+0x1e>
   13718:	f04f 0301 	mov.w	r3, #1
   1371c:	e001      	b.n	13722 <prvGetNextExpireTime+0x22>
   1371e:	f04f 0300 	mov.w	r3, #0
   13722:	687a      	ldr	r2, [r7, #4]
   13724:	6013      	str	r3, [r2, #0]
	if( *pxListWasEmpty == pdFALSE )
   13726:	687b      	ldr	r3, [r7, #4]
   13728:	681b      	ldr	r3, [r3, #0]
   1372a:	2b00      	cmp	r3, #0
   1372c:	d108      	bne.n	13740 <prvGetNextExpireTime+0x40>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   1372e:	f243 03e0 	movw	r3, #12512	; 0x30e0
   13732:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13736:	681b      	ldr	r3, [r3, #0]
   13738:	68db      	ldr	r3, [r3, #12]
   1373a:	681b      	ldr	r3, [r3, #0]
   1373c:	60fb      	str	r3, [r7, #12]
   1373e:	e002      	b.n	13746 <prvGetNextExpireTime+0x46>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
   13740:	f04f 0300 	mov.w	r3, #0
   13744:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
   13746:	68fb      	ldr	r3, [r7, #12]
}
   13748:	4618      	mov	r0, r3
   1374a:	f107 0714 	add.w	r7, r7, #20
   1374e:	46bd      	mov	sp, r7
   13750:	bc80      	pop	{r7}
   13752:	4770      	bx	lr

00013754 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
   13754:	b580      	push	{r7, lr}
   13756:	b084      	sub	sp, #16
   13758:	af00      	add	r7, sp, #0
   1375a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
   1375c:	f7fd fec6 	bl	114ec <xTaskGetTickCount>
   13760:	4603      	mov	r3, r0
   13762:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
   13764:	f243 03f0 	movw	r3, #12528	; 0x30f0
   13768:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1376c:	681b      	ldr	r3, [r3, #0]
   1376e:	68fa      	ldr	r2, [r7, #12]
   13770:	429a      	cmp	r2, r3
   13772:	d206      	bcs.n	13782 <prvSampleTimeNow+0x2e>
	{
		prvSwitchTimerLists();
   13774:	f000 f906 	bl	13984 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
   13778:	687b      	ldr	r3, [r7, #4]
   1377a:	f04f 0201 	mov.w	r2, #1
   1377e:	601a      	str	r2, [r3, #0]
   13780:	e003      	b.n	1378a <prvSampleTimeNow+0x36>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   13782:	687b      	ldr	r3, [r7, #4]
   13784:	f04f 0200 	mov.w	r2, #0
   13788:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
   1378a:	f243 03f0 	movw	r3, #12528	; 0x30f0
   1378e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13792:	68fa      	ldr	r2, [r7, #12]
   13794:	601a      	str	r2, [r3, #0]

	return xTimeNow;
   13796:	68fb      	ldr	r3, [r7, #12]
}
   13798:	4618      	mov	r0, r3
   1379a:	f107 0710 	add.w	r7, r7, #16
   1379e:	46bd      	mov	sp, r7
   137a0:	bd80      	pop	{r7, pc}
   137a2:	bf00      	nop

000137a4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   137a4:	b580      	push	{r7, lr}
   137a6:	b086      	sub	sp, #24
   137a8:	af00      	add	r7, sp, #0
   137aa:	60f8      	str	r0, [r7, #12]
   137ac:	60b9      	str	r1, [r7, #8]
   137ae:	607a      	str	r2, [r7, #4]
   137b0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
   137b2:	f04f 0300 	mov.w	r3, #0
   137b6:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   137b8:	68fb      	ldr	r3, [r7, #12]
   137ba:	68ba      	ldr	r2, [r7, #8]
   137bc:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   137be:	68fb      	ldr	r3, [r7, #12]
   137c0:	68fa      	ldr	r2, [r7, #12]
   137c2:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
   137c4:	68ba      	ldr	r2, [r7, #8]
   137c6:	687b      	ldr	r3, [r7, #4]
   137c8:	429a      	cmp	r2, r3
   137ca:	d818      	bhi.n	137fe <prvInsertTimerInActiveList+0x5a>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   137cc:	687a      	ldr	r2, [r7, #4]
   137ce:	683b      	ldr	r3, [r7, #0]
   137d0:	ebc3 0202 	rsb	r2, r3, r2
   137d4:	68fb      	ldr	r3, [r7, #12]
   137d6:	699b      	ldr	r3, [r3, #24]
   137d8:	429a      	cmp	r2, r3
   137da:	d303      	bcc.n	137e4 <prvInsertTimerInActiveList+0x40>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   137dc:	f04f 0301 	mov.w	r3, #1
   137e0:	617b      	str	r3, [r7, #20]
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   137e2:	e024      	b.n	1382e <prvInsertTimerInActiveList+0x8a>
   137e4:	f243 03e4 	movw	r3, #12516	; 0x30e4
   137e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   137ec:	681a      	ldr	r2, [r3, #0]
   137ee:	68fb      	ldr	r3, [r7, #12]
   137f0:	f103 0304 	add.w	r3, r3, #4
   137f4:	4610      	mov	r0, r2
   137f6:	4619      	mov	r1, r3
   137f8:	f7fb fbfe 	bl	eff8 <vListInsert>
   137fc:	e017      	b.n	1382e <prvInsertTimerInActiveList+0x8a>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   137fe:	687a      	ldr	r2, [r7, #4]
   13800:	683b      	ldr	r3, [r7, #0]
   13802:	429a      	cmp	r2, r3
   13804:	d207      	bcs.n	13816 <prvInsertTimerInActiveList+0x72>
   13806:	68ba      	ldr	r2, [r7, #8]
   13808:	683b      	ldr	r3, [r7, #0]
   1380a:	429a      	cmp	r2, r3
   1380c:	d303      	bcc.n	13816 <prvInsertTimerInActiveList+0x72>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   1380e:	f04f 0301 	mov.w	r3, #1
   13812:	617b      	str	r3, [r7, #20]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   13814:	e00b      	b.n	1382e <prvInsertTimerInActiveList+0x8a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   13816:	f243 03e0 	movw	r3, #12512	; 0x30e0
   1381a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1381e:	681a      	ldr	r2, [r3, #0]
   13820:	68fb      	ldr	r3, [r7, #12]
   13822:	f103 0304 	add.w	r3, r3, #4
   13826:	4610      	mov	r0, r2
   13828:	4619      	mov	r1, r3
   1382a:	f7fb fbe5 	bl	eff8 <vListInsert>
		}
	}

	return xProcessTimerNow;
   1382e:	697b      	ldr	r3, [r7, #20]
}
   13830:	4618      	mov	r0, r3
   13832:	f107 0718 	add.w	r7, r7, #24
   13836:	46bd      	mov	sp, r7
   13838:	bd80      	pop	{r7, pc}
   1383a:	bf00      	nop

0001383c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
   1383c:	b580      	push	{r7, lr}
   1383e:	b08c      	sub	sp, #48	; 0x30
   13840:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   13842:	e089      	b.n	13958 <prvProcessReceivedCommands+0x11c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   13844:	68bb      	ldr	r3, [r7, #8]
   13846:	2b00      	cmp	r3, #0
   13848:	f2c0 8086 	blt.w	13958 <prvProcessReceivedCommands+0x11c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   1384c:	693b      	ldr	r3, [r7, #16]
   1384e:	617b      	str	r3, [r7, #20]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
   13850:	697b      	ldr	r3, [r7, #20]
   13852:	695b      	ldr	r3, [r3, #20]
   13854:	2b00      	cmp	r3, #0
   13856:	d005      	beq.n	13864 <prvProcessReceivedCommands+0x28>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13858:	697b      	ldr	r3, [r7, #20]
   1385a:	f103 0304 	add.w	r3, r3, #4
   1385e:	4618      	mov	r0, r3
   13860:	f7fb fc04 	bl	f06c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   13864:	f107 0304 	add.w	r3, r7, #4
   13868:	4618      	mov	r0, r3
   1386a:	f7ff ff73 	bl	13754 <prvSampleTimeNow>
   1386e:	4603      	mov	r3, r0
   13870:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
   13872:	68bb      	ldr	r3, [r7, #8]
   13874:	2b09      	cmp	r3, #9
   13876:	d86f      	bhi.n	13958 <prvProcessReceivedCommands+0x11c>
   13878:	a201      	add	r2, pc, #4	; (adr r2, 13880 <prvProcessReceivedCommands+0x44>)
   1387a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1387e:	bf00      	nop
   13880:	000138a9 	.word	0x000138a9
   13884:	000138a9 	.word	0x000138a9
   13888:	000138a9 	.word	0x000138a9
   1388c:	00013959 	.word	0x00013959
   13890:	0001390f 	.word	0x0001390f
   13894:	00013947 	.word	0x00013947
   13898:	000138a9 	.word	0x000138a9
   1389c:	000138a9 	.word	0x000138a9
   138a0:	00013959 	.word	0x00013959
   138a4:	0001390f 	.word	0x0001390f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
   138a8:	68fa      	ldr	r2, [r7, #12]
   138aa:	697b      	ldr	r3, [r7, #20]
   138ac:	699b      	ldr	r3, [r3, #24]
   138ae:	441a      	add	r2, r3
   138b0:	68fb      	ldr	r3, [r7, #12]
   138b2:	6978      	ldr	r0, [r7, #20]
   138b4:	4611      	mov	r1, r2
   138b6:	69fa      	ldr	r2, [r7, #28]
   138b8:	f7ff ff74 	bl	137a4 <prvInsertTimerInActiveList>
   138bc:	4603      	mov	r3, r0
   138be:	2b00      	cmp	r3, #0
   138c0:	d045      	beq.n	1394e <prvProcessReceivedCommands+0x112>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   138c2:	697b      	ldr	r3, [r7, #20]
   138c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   138c6:	6978      	ldr	r0, [r7, #20]
   138c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   138ca:	697b      	ldr	r3, [r7, #20]
   138cc:	69db      	ldr	r3, [r3, #28]
   138ce:	2b01      	cmp	r3, #1
   138d0:	d13f      	bne.n	13952 <prvProcessReceivedCommands+0x116>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   138d2:	68fa      	ldr	r2, [r7, #12]
   138d4:	697b      	ldr	r3, [r7, #20]
   138d6:	699b      	ldr	r3, [r3, #24]
   138d8:	4413      	add	r3, r2
   138da:	f04f 0200 	mov.w	r2, #0
   138de:	9200      	str	r2, [sp, #0]
   138e0:	6978      	ldr	r0, [r7, #20]
   138e2:	f04f 0100 	mov.w	r1, #0
   138e6:	461a      	mov	r2, r3
   138e8:	f04f 0300 	mov.w	r3, #0
   138ec:	f7ff fd7a 	bl	133e4 <xTimerGenericCommand>
   138f0:	4603      	mov	r3, r0
   138f2:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
   138f4:	69bb      	ldr	r3, [r7, #24]
   138f6:	2b00      	cmp	r3, #0
   138f8:	d12d      	bne.n	13956 <prvProcessReceivedCommands+0x11a>
   138fa:	f04f 0328 	mov.w	r3, #40	; 0x28
   138fe:	f383 8811 	msr	BASEPRI, r3
   13902:	f3bf 8f6f 	isb	sy
   13906:	f3bf 8f4f 	dsb	sy
   1390a:	623b      	str	r3, [r7, #32]
   1390c:	e7fe      	b.n	1390c <prvProcessReceivedCommands+0xd0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   1390e:	68fa      	ldr	r2, [r7, #12]
   13910:	697b      	ldr	r3, [r7, #20]
   13912:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   13914:	697b      	ldr	r3, [r7, #20]
   13916:	699b      	ldr	r3, [r3, #24]
   13918:	2b00      	cmp	r3, #0
   1391a:	d109      	bne.n	13930 <prvProcessReceivedCommands+0xf4>
   1391c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13920:	f383 8811 	msr	BASEPRI, r3
   13924:	f3bf 8f6f 	isb	sy
   13928:	f3bf 8f4f 	dsb	sy
   1392c:	627b      	str	r3, [r7, #36]	; 0x24
   1392e:	e7fe      	b.n	1392e <prvProcessReceivedCommands+0xf2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   13930:	697b      	ldr	r3, [r7, #20]
   13932:	699a      	ldr	r2, [r3, #24]
   13934:	69fb      	ldr	r3, [r7, #28]
   13936:	4413      	add	r3, r2
   13938:	6978      	ldr	r0, [r7, #20]
   1393a:	4619      	mov	r1, r3
   1393c:	69fa      	ldr	r2, [r7, #28]
   1393e:	69fb      	ldr	r3, [r7, #28]
   13940:	f7ff ff30 	bl	137a4 <prvInsertTimerInActiveList>
					break;
   13944:	e008      	b.n	13958 <prvProcessReceivedCommands+0x11c>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
   13946:	6978      	ldr	r0, [r7, #20]
   13948:	f000 fa08 	bl	13d5c <vPortFree>
   1394c:	e004      	b.n	13958 <prvProcessReceivedCommands+0x11c>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
   1394e:	bf00      	nop
   13950:	e002      	b.n	13958 <prvProcessReceivedCommands+0x11c>
   13952:	bf00      	nop
   13954:	e000      	b.n	13958 <prvProcessReceivedCommands+0x11c>
   13956:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   13958:	f243 03e8 	movw	r3, #12520	; 0x30e8
   1395c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13960:	681a      	ldr	r2, [r3, #0]
   13962:	f107 0308 	add.w	r3, r7, #8
   13966:	4610      	mov	r0, r2
   13968:	4619      	mov	r1, r3
   1396a:	f04f 0200 	mov.w	r2, #0
   1396e:	f7fb ff83 	bl	f878 <xQueueReceive>
   13972:	4603      	mov	r3, r0
   13974:	2b00      	cmp	r3, #0
   13976:	f47f af65 	bne.w	13844 <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
   1397a:	f107 0728 	add.w	r7, r7, #40	; 0x28
   1397e:	46bd      	mov	sp, r7
   13980:	bd80      	pop	{r7, pc}
   13982:	bf00      	nop

00013984 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
   13984:	b580      	push	{r7, lr}
   13986:	b088      	sub	sp, #32
   13988:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   1398a:	e053      	b.n	13a34 <prvSwitchTimerLists+0xb0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   1398c:	f243 03e0 	movw	r3, #12512	; 0x30e0
   13990:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13994:	681b      	ldr	r3, [r3, #0]
   13996:	68db      	ldr	r3, [r3, #12]
   13998:	681b      	ldr	r3, [r3, #0]
   1399a:	603b      	str	r3, [r7, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1399c:	f243 03e0 	movw	r3, #12512	; 0x30e0
   139a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   139a4:	681b      	ldr	r3, [r3, #0]
   139a6:	68db      	ldr	r3, [r3, #12]
   139a8:	68db      	ldr	r3, [r3, #12]
   139aa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   139ac:	68fb      	ldr	r3, [r7, #12]
   139ae:	f103 0304 	add.w	r3, r3, #4
   139b2:	4618      	mov	r0, r3
   139b4:	f7fb fb5a 	bl	f06c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   139b8:	68fb      	ldr	r3, [r7, #12]
   139ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   139bc:	68f8      	ldr	r0, [r7, #12]
   139be:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   139c0:	68fb      	ldr	r3, [r7, #12]
   139c2:	69db      	ldr	r3, [r3, #28]
   139c4:	2b01      	cmp	r3, #1
   139c6:	d135      	bne.n	13a34 <prvSwitchTimerLists+0xb0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   139c8:	68fb      	ldr	r3, [r7, #12]
   139ca:	699a      	ldr	r2, [r3, #24]
   139cc:	683b      	ldr	r3, [r7, #0]
   139ce:	4413      	add	r3, r2
   139d0:	607b      	str	r3, [r7, #4]
			if( xReloadTime > xNextExpireTime )
   139d2:	687a      	ldr	r2, [r7, #4]
   139d4:	683b      	ldr	r3, [r7, #0]
   139d6:	429a      	cmp	r2, r3
   139d8:	d912      	bls.n	13a00 <prvSwitchTimerLists+0x7c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   139da:	68fb      	ldr	r3, [r7, #12]
   139dc:	687a      	ldr	r2, [r7, #4]
   139de:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   139e0:	68fb      	ldr	r3, [r7, #12]
   139e2:	68fa      	ldr	r2, [r7, #12]
   139e4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   139e6:	f243 03e0 	movw	r3, #12512	; 0x30e0
   139ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   139ee:	681a      	ldr	r2, [r3, #0]
   139f0:	68fb      	ldr	r3, [r7, #12]
   139f2:	f103 0304 	add.w	r3, r3, #4
   139f6:	4610      	mov	r0, r2
   139f8:	4619      	mov	r1, r3
   139fa:	f7fb fafd 	bl	eff8 <vListInsert>
   139fe:	e019      	b.n	13a34 <prvSwitchTimerLists+0xb0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   13a00:	f04f 0300 	mov.w	r3, #0
   13a04:	9300      	str	r3, [sp, #0]
   13a06:	68f8      	ldr	r0, [r7, #12]
   13a08:	f04f 0100 	mov.w	r1, #0
   13a0c:	683a      	ldr	r2, [r7, #0]
   13a0e:	f04f 0300 	mov.w	r3, #0
   13a12:	f7ff fce7 	bl	133e4 <xTimerGenericCommand>
   13a16:	4603      	mov	r3, r0
   13a18:	613b      	str	r3, [r7, #16]
				configASSERT( xResult );
   13a1a:	693b      	ldr	r3, [r7, #16]
   13a1c:	2b00      	cmp	r3, #0
   13a1e:	d109      	bne.n	13a34 <prvSwitchTimerLists+0xb0>
   13a20:	f04f 0328 	mov.w	r3, #40	; 0x28
   13a24:	f383 8811 	msr	BASEPRI, r3
   13a28:	f3bf 8f6f 	isb	sy
   13a2c:	f3bf 8f4f 	dsb	sy
   13a30:	617b      	str	r3, [r7, #20]
   13a32:	e7fe      	b.n	13a32 <prvSwitchTimerLists+0xae>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   13a34:	f243 03e0 	movw	r3, #12512	; 0x30e0
   13a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a3c:	681b      	ldr	r3, [r3, #0]
   13a3e:	681b      	ldr	r3, [r3, #0]
   13a40:	2b00      	cmp	r3, #0
   13a42:	d1a3      	bne.n	1398c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
   13a44:	f243 03e0 	movw	r3, #12512	; 0x30e0
   13a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a4c:	681b      	ldr	r3, [r3, #0]
   13a4e:	60bb      	str	r3, [r7, #8]
	pxCurrentTimerList = pxOverflowTimerList;
   13a50:	f243 03e4 	movw	r3, #12516	; 0x30e4
   13a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a58:	681a      	ldr	r2, [r3, #0]
   13a5a:	f243 03e0 	movw	r3, #12512	; 0x30e0
   13a5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a62:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
   13a64:	f243 03e4 	movw	r3, #12516	; 0x30e4
   13a68:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a6c:	68ba      	ldr	r2, [r7, #8]
   13a6e:	601a      	str	r2, [r3, #0]
}
   13a70:	f107 0718 	add.w	r7, r7, #24
   13a74:	46bd      	mov	sp, r7
   13a76:	bd80      	pop	{r7, pc}

00013a78 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   13a78:	b580      	push	{r7, lr}
   13a7a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   13a7c:	f000 fb34 	bl	140e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
   13a80:	f243 03e8 	movw	r3, #12520	; 0x30e8
   13a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a88:	681b      	ldr	r3, [r3, #0]
   13a8a:	2b00      	cmp	r3, #0
   13a8c:	d12b      	bne.n	13ae6 <prvCheckForValidListAndQueue+0x6e>
		{
			vListInitialise( &xActiveTimerList1 );
   13a8e:	f243 00b8 	movw	r0, #12472	; 0x30b8
   13a92:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13a96:	f7fb fa59 	bl	ef4c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
   13a9a:	f243 00cc 	movw	r0, #12492	; 0x30cc
   13a9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13aa2:	f7fb fa53 	bl	ef4c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
   13aa6:	f243 03e0 	movw	r3, #12512	; 0x30e0
   13aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13aae:	f243 02b8 	movw	r2, #12472	; 0x30b8
   13ab2:	f2c2 0200 	movt	r2, #8192	; 0x2000
   13ab6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   13ab8:	f243 03e4 	movw	r3, #12516	; 0x30e4
   13abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ac0:	f243 02cc 	movw	r2, #12492	; 0x30cc
   13ac4:	f2c2 0200 	movt	r2, #8192	; 0x2000
   13ac8:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   13aca:	f04f 000a 	mov.w	r0, #10
   13ace:	f04f 010c 	mov.w	r1, #12
   13ad2:	f04f 0200 	mov.w	r2, #0
   13ad6:	f7fb fb6b 	bl	f1b0 <xQueueGenericCreate>
   13ada:	4602      	mov	r2, r0
   13adc:	f243 03e8 	movw	r3, #12520	; 0x30e8
   13ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ae4:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   13ae6:	f000 fb37 	bl	14158 <vPortExitCritical>
}
   13aea:	bd80      	pop	{r7, pc}

00013aec <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
   13aec:	b580      	push	{r7, lr}
   13aee:	b086      	sub	sp, #24
   13af0:	af00      	add	r7, sp, #0
   13af2:	6078      	str	r0, [r7, #4]
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = xTimer;
   13af4:	687b      	ldr	r3, [r7, #4]
   13af6:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
   13af8:	687b      	ldr	r3, [r7, #4]
   13afa:	2b00      	cmp	r3, #0
   13afc:	d109      	bne.n	13b12 <xTimerIsTimerActive+0x26>
   13afe:	f04f 0328 	mov.w	r3, #40	; 0x28
   13b02:	f383 8811 	msr	BASEPRI, r3
   13b06:	f3bf 8f6f 	isb	sy
   13b0a:	f3bf 8f4f 	dsb	sy
   13b0e:	617b      	str	r3, [r7, #20]
   13b10:	e7fe      	b.n	13b10 <xTimerIsTimerActive+0x24>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
   13b12:	f000 fae9 	bl	140e8 <vPortEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdTRUE )
   13b16:	693b      	ldr	r3, [r7, #16]
   13b18:	695b      	ldr	r3, [r3, #20]
   13b1a:	2b00      	cmp	r3, #0
   13b1c:	d103      	bne.n	13b26 <xTimerIsTimerActive+0x3a>
		{
			xTimerIsInActiveList = pdFALSE;
   13b1e:	f04f 0300 	mov.w	r3, #0
   13b22:	60fb      	str	r3, [r7, #12]
   13b24:	e002      	b.n	13b2c <xTimerIsTimerActive+0x40>
		}
		else
		{
			xTimerIsInActiveList = pdTRUE;
   13b26:	f04f 0301 	mov.w	r3, #1
   13b2a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   13b2c:	f000 fb14 	bl	14158 <vPortExitCritical>

	return xTimerIsInActiveList;
   13b30:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Can't be pointer to const due to the typedef. */
   13b32:	4618      	mov	r0, r3
   13b34:	f107 0718 	add.w	r7, r7, #24
   13b38:	46bd      	mov	sp, r7
   13b3a:	bd80      	pop	{r7, pc}

00013b3c <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
   13b3c:	b580      	push	{r7, lr}
   13b3e:	b086      	sub	sp, #24
   13b40:	af00      	add	r7, sp, #0
   13b42:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
   13b44:	687b      	ldr	r3, [r7, #4]
   13b46:	60fb      	str	r3, [r7, #12]
void *pvReturn;

	configASSERT( xTimer );
   13b48:	687b      	ldr	r3, [r7, #4]
   13b4a:	2b00      	cmp	r3, #0
   13b4c:	d109      	bne.n	13b62 <pvTimerGetTimerID+0x26>
   13b4e:	f04f 0328 	mov.w	r3, #40	; 0x28
   13b52:	f383 8811 	msr	BASEPRI, r3
   13b56:	f3bf 8f6f 	isb	sy
   13b5a:	f3bf 8f4f 	dsb	sy
   13b5e:	617b      	str	r3, [r7, #20]
   13b60:	e7fe      	b.n	13b60 <pvTimerGetTimerID+0x24>

	taskENTER_CRITICAL();
   13b62:	f000 fac1 	bl	140e8 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
   13b66:	68fb      	ldr	r3, [r7, #12]
   13b68:	6a1b      	ldr	r3, [r3, #32]
   13b6a:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
   13b6c:	f000 faf4 	bl	14158 <vPortExitCritical>

	return pvReturn;
   13b70:	693b      	ldr	r3, [r7, #16]
}
   13b72:	4618      	mov	r0, r3
   13b74:	f107 0718 	add.w	r7, r7, #24
   13b78:	46bd      	mov	sp, r7
   13b7a:	bd80      	pop	{r7, pc}

00013b7c <vTimerSetTimerID>:
/*-----------------------------------------------------------*/

void vTimerSetTimerID( TimerHandle_t xTimer, void *pvNewID )
{
   13b7c:	b580      	push	{r7, lr}
   13b7e:	b084      	sub	sp, #16
   13b80:	af00      	add	r7, sp, #0
   13b82:	6078      	str	r0, [r7, #4]
   13b84:	6039      	str	r1, [r7, #0]
Timer_t * const pxTimer = xTimer;
   13b86:	687b      	ldr	r3, [r7, #4]
   13b88:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   13b8a:	687b      	ldr	r3, [r7, #4]
   13b8c:	2b00      	cmp	r3, #0
   13b8e:	d109      	bne.n	13ba4 <vTimerSetTimerID+0x28>
   13b90:	f04f 0328 	mov.w	r3, #40	; 0x28
   13b94:	f383 8811 	msr	BASEPRI, r3
   13b98:	f3bf 8f6f 	isb	sy
   13b9c:	f3bf 8f4f 	dsb	sy
   13ba0:	60fb      	str	r3, [r7, #12]
   13ba2:	e7fe      	b.n	13ba2 <vTimerSetTimerID+0x26>

	taskENTER_CRITICAL();
   13ba4:	f000 faa0 	bl	140e8 <vPortEnterCritical>
	{
		pxTimer->pvTimerID = pvNewID;
   13ba8:	68bb      	ldr	r3, [r7, #8]
   13baa:	683a      	ldr	r2, [r7, #0]
   13bac:	621a      	str	r2, [r3, #32]
	}
	taskEXIT_CRITICAL();
   13bae:	f000 fad3 	bl	14158 <vPortExitCritical>
}
   13bb2:	f107 0710 	add.w	r7, r7, #16
   13bb6:	46bd      	mov	sp, r7
   13bb8:	bd80      	pop	{r7, pc}
   13bba:	bf00      	nop

00013bbc <uxTimerGetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTimerGetTimerNumber( TimerHandle_t xTimer )
	{
   13bbc:	b480      	push	{r7}
   13bbe:	b083      	sub	sp, #12
   13bc0:	af00      	add	r7, sp, #0
   13bc2:	6078      	str	r0, [r7, #4]
		return ( ( Timer_t * ) xTimer )->uxTimerNumber;
   13bc4:	687b      	ldr	r3, [r7, #4]
   13bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	}
   13bc8:	4618      	mov	r0, r3
   13bca:	f107 070c 	add.w	r7, r7, #12
   13bce:	46bd      	mov	sp, r7
   13bd0:	bc80      	pop	{r7}
   13bd2:	4770      	bx	lr

00013bd4 <vTimerSetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTimerSetTimerNumber( TimerHandle_t xTimer, UBaseType_t uxTimerNumber )
	{
   13bd4:	b480      	push	{r7}
   13bd6:	b083      	sub	sp, #12
   13bd8:	af00      	add	r7, sp, #0
   13bda:	6078      	str	r0, [r7, #4]
   13bdc:	6039      	str	r1, [r7, #0]
		( ( Timer_t * ) xTimer )->uxTimerNumber = uxTimerNumber;
   13bde:	687b      	ldr	r3, [r7, #4]
   13be0:	683a      	ldr	r2, [r7, #0]
   13be2:	629a      	str	r2, [r3, #40]	; 0x28
	}
   13be4:	f107 070c 	add.w	r7, r7, #12
   13be8:	46bd      	mov	sp, r7
   13bea:	bc80      	pop	{r7}
   13bec:	4770      	bx	lr
   13bee:	bf00      	nop

00013bf0 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   13bf0:	b580      	push	{r7, lr}
   13bf2:	b088      	sub	sp, #32
   13bf4:	af00      	add	r7, sp, #0
   13bf6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
   13bf8:	f04f 0300 	mov.w	r3, #0
   13bfc:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
   13bfe:	f7fd fb93 	bl	11328 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
   13c02:	f64a 1304 	movw	r3, #43268	; 0xa904
   13c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c0a:	681b      	ldr	r3, [r3, #0]
   13c0c:	2b00      	cmp	r3, #0
   13c0e:	d108      	bne.n	13c22 <pvPortMalloc+0x32>
		{
			prvHeapInit();
   13c10:	f000 f8fa 	bl	13e08 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
   13c14:	f64a 1304 	movw	r3, #43268	; 0xa904
   13c18:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c1c:	f04f 0201 	mov.w	r2, #1
   13c20:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   13c22:	687b      	ldr	r3, [r7, #4]
   13c24:	2b00      	cmp	r3, #0
   13c26:	d012      	beq.n	13c4e <pvPortMalloc+0x5e>
		{
			xWantedSize += heapSTRUCT_SIZE;
   13c28:	f247 23f4 	movw	r3, #29428	; 0x72f4
   13c2c:	f2c0 0302 	movt	r3, #2
   13c30:	881b      	ldrh	r3, [r3, #0]
   13c32:	687a      	ldr	r2, [r7, #4]
   13c34:	4413      	add	r3, r2
   13c36:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
   13c38:	687b      	ldr	r3, [r7, #4]
   13c3a:	f003 0307 	and.w	r3, r3, #7
   13c3e:	2b00      	cmp	r3, #0
   13c40:	d005      	beq.n	13c4e <pvPortMalloc+0x5e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   13c42:	687b      	ldr	r3, [r7, #4]
   13c44:	f023 0307 	bic.w	r3, r3, #7
   13c48:	f103 0308 	add.w	r3, r3, #8
   13c4c:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
   13c4e:	687b      	ldr	r3, [r7, #4]
   13c50:	2b00      	cmp	r3, #0
   13c52:	d075      	beq.n	13d40 <pvPortMalloc+0x150>
   13c54:	687a      	ldr	r2, [r7, #4]
   13c56:	f247 73f7 	movw	r3, #30711	; 0x77f7
   13c5a:	429a      	cmp	r2, r3
   13c5c:	d870      	bhi.n	13d40 <pvPortMalloc+0x150>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
   13c5e:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c66:	60fb      	str	r3, [r7, #12]
			pxBlock = xStart.pxNextFreeBlock;
   13c68:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c70:	681b      	ldr	r3, [r3, #0]
   13c72:	60bb      	str	r3, [r7, #8]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   13c74:	e004      	b.n	13c80 <pvPortMalloc+0x90>
			{
				pxPreviousBlock = pxBlock;
   13c76:	68bb      	ldr	r3, [r7, #8]
   13c78:	60fb      	str	r3, [r7, #12]
				pxBlock = pxBlock->pxNextFreeBlock;
   13c7a:	68bb      	ldr	r3, [r7, #8]
   13c7c:	681b      	ldr	r3, [r3, #0]
   13c7e:	60bb      	str	r3, [r7, #8]
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   13c80:	68bb      	ldr	r3, [r7, #8]
   13c82:	685a      	ldr	r2, [r3, #4]
   13c84:	687b      	ldr	r3, [r7, #4]
   13c86:	429a      	cmp	r2, r3
   13c88:	d203      	bcs.n	13c92 <pvPortMalloc+0xa2>
   13c8a:	68bb      	ldr	r3, [r7, #8]
   13c8c:	681b      	ldr	r3, [r3, #0]
   13c8e:	2b00      	cmp	r3, #0
   13c90:	d1f1      	bne.n	13c76 <pvPortMalloc+0x86>
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
   13c92:	68ba      	ldr	r2, [r7, #8]
   13c94:	f64a 03fc 	movw	r3, #43260	; 0xa8fc
   13c98:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c9c:	429a      	cmp	r2, r3
   13c9e:	d04f      	beq.n	13d40 <pvPortMalloc+0x150>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   13ca0:	68fb      	ldr	r3, [r7, #12]
   13ca2:	681a      	ldr	r2, [r3, #0]
   13ca4:	f247 23f4 	movw	r3, #29428	; 0x72f4
   13ca8:	f2c0 0302 	movt	r3, #2
   13cac:	881b      	ldrh	r3, [r3, #0]
   13cae:	4413      	add	r3, r2
   13cb0:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   13cb2:	68bb      	ldr	r3, [r7, #8]
   13cb4:	681a      	ldr	r2, [r3, #0]
   13cb6:	68fb      	ldr	r3, [r7, #12]
   13cb8:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   13cba:	68bb      	ldr	r3, [r7, #8]
   13cbc:	685a      	ldr	r2, [r3, #4]
   13cbe:	687b      	ldr	r3, [r7, #4]
   13cc0:	ebc3 0202 	rsb	r2, r3, r2
   13cc4:	f247 23f4 	movw	r3, #29428	; 0x72f4
   13cc8:	f2c0 0302 	movt	r3, #2
   13ccc:	881b      	ldrh	r3, [r3, #0]
   13cce:	ea4f 0343 	mov.w	r3, r3, lsl #1
   13cd2:	429a      	cmp	r2, r3
   13cd4:	d926      	bls.n	13d24 <pvPortMalloc+0x134>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
   13cd6:	68ba      	ldr	r2, [r7, #8]
   13cd8:	687b      	ldr	r3, [r7, #4]
   13cda:	4413      	add	r3, r2
   13cdc:	613b      	str	r3, [r7, #16]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   13cde:	68bb      	ldr	r3, [r7, #8]
   13ce0:	685a      	ldr	r2, [r3, #4]
   13ce2:	687b      	ldr	r3, [r7, #4]
   13ce4:	ebc3 0202 	rsb	r2, r3, r2
   13ce8:	693b      	ldr	r3, [r7, #16]
   13cea:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
   13cec:	68bb      	ldr	r3, [r7, #8]
   13cee:	687a      	ldr	r2, [r7, #4]
   13cf0:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   13cf2:	693b      	ldr	r3, [r7, #16]
   13cf4:	685b      	ldr	r3, [r3, #4]
   13cf6:	61fb      	str	r3, [r7, #28]
   13cf8:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d00:	61bb      	str	r3, [r7, #24]
   13d02:	e002      	b.n	13d0a <pvPortMalloc+0x11a>
   13d04:	69bb      	ldr	r3, [r7, #24]
   13d06:	681b      	ldr	r3, [r3, #0]
   13d08:	61bb      	str	r3, [r7, #24]
   13d0a:	69bb      	ldr	r3, [r7, #24]
   13d0c:	681b      	ldr	r3, [r3, #0]
   13d0e:	685a      	ldr	r2, [r3, #4]
   13d10:	69fb      	ldr	r3, [r7, #28]
   13d12:	429a      	cmp	r2, r3
   13d14:	d3f6      	bcc.n	13d04 <pvPortMalloc+0x114>
   13d16:	69bb      	ldr	r3, [r7, #24]
   13d18:	681a      	ldr	r2, [r3, #0]
   13d1a:	693b      	ldr	r3, [r7, #16]
   13d1c:	601a      	str	r2, [r3, #0]
   13d1e:	69bb      	ldr	r3, [r7, #24]
   13d20:	693a      	ldr	r2, [r7, #16]
   13d22:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   13d24:	f240 03d4 	movw	r3, #212	; 0xd4
   13d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d2c:	681a      	ldr	r2, [r3, #0]
   13d2e:	68bb      	ldr	r3, [r7, #8]
   13d30:	685b      	ldr	r3, [r3, #4]
   13d32:	ebc3 0202 	rsb	r2, r3, r2
   13d36:	f240 03d4 	movw	r3, #212	; 0xd4
   13d3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d3e:	601a      	str	r2, [r3, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   13d40:	f7fd fb04 	bl	1134c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   13d44:	697b      	ldr	r3, [r7, #20]
   13d46:	2b00      	cmp	r3, #0
   13d48:	d101      	bne.n	13d4e <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
   13d4a:	f7ec ff17 	bl	b7c <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
   13d4e:	697b      	ldr	r3, [r7, #20]
}
   13d50:	4618      	mov	r0, r3
   13d52:	f107 0720 	add.w	r7, r7, #32
   13d56:	46bd      	mov	sp, r7
   13d58:	bd80      	pop	{r7, pc}
   13d5a:	bf00      	nop

00013d5c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   13d5c:	b580      	push	{r7, lr}
   13d5e:	b086      	sub	sp, #24
   13d60:	af00      	add	r7, sp, #0
   13d62:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
   13d64:	687b      	ldr	r3, [r7, #4]
   13d66:	60bb      	str	r3, [r7, #8]
BlockLink_t *pxLink;

	if( pv != NULL )
   13d68:	687b      	ldr	r3, [r7, #4]
   13d6a:	2b00      	cmp	r3, #0
   13d6c:	d035      	beq.n	13dda <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
   13d6e:	f247 23f4 	movw	r3, #29428	; 0x72f4
   13d72:	f2c0 0302 	movt	r3, #2
   13d76:	881b      	ldrh	r3, [r3, #0]
   13d78:	f1c3 0300 	rsb	r3, r3, #0
   13d7c:	68ba      	ldr	r2, [r7, #8]
   13d7e:	4413      	add	r3, r2
   13d80:	60bb      	str	r3, [r7, #8]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
   13d82:	68bb      	ldr	r3, [r7, #8]
   13d84:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
   13d86:	f7fd facf 	bl	11328 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
   13d8a:	68fb      	ldr	r3, [r7, #12]
   13d8c:	685b      	ldr	r3, [r3, #4]
   13d8e:	617b      	str	r3, [r7, #20]
   13d90:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d98:	613b      	str	r3, [r7, #16]
   13d9a:	e002      	b.n	13da2 <vPortFree+0x46>
   13d9c:	693b      	ldr	r3, [r7, #16]
   13d9e:	681b      	ldr	r3, [r3, #0]
   13da0:	613b      	str	r3, [r7, #16]
   13da2:	693b      	ldr	r3, [r7, #16]
   13da4:	681b      	ldr	r3, [r3, #0]
   13da6:	685a      	ldr	r2, [r3, #4]
   13da8:	697b      	ldr	r3, [r7, #20]
   13daa:	429a      	cmp	r2, r3
   13dac:	d3f6      	bcc.n	13d9c <vPortFree+0x40>
   13dae:	693b      	ldr	r3, [r7, #16]
   13db0:	681a      	ldr	r2, [r3, #0]
   13db2:	68fb      	ldr	r3, [r7, #12]
   13db4:	601a      	str	r2, [r3, #0]
   13db6:	693b      	ldr	r3, [r7, #16]
   13db8:	68fa      	ldr	r2, [r7, #12]
   13dba:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
   13dbc:	68fb      	ldr	r3, [r7, #12]
   13dbe:	685a      	ldr	r2, [r3, #4]
   13dc0:	f240 03d4 	movw	r3, #212	; 0xd4
   13dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13dc8:	681b      	ldr	r3, [r3, #0]
   13dca:	441a      	add	r2, r3
   13dcc:	f240 03d4 	movw	r3, #212	; 0xd4
   13dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13dd4:	601a      	str	r2, [r3, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
   13dd6:	f7fd fab9 	bl	1134c <xTaskResumeAll>
	}
}
   13dda:	f107 0718 	add.w	r7, r7, #24
   13dde:	46bd      	mov	sp, r7
   13de0:	bd80      	pop	{r7, pc}
   13de2:	bf00      	nop

00013de4 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
   13de4:	b480      	push	{r7}
   13de6:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
   13de8:	f240 03d4 	movw	r3, #212	; 0xd4
   13dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13df0:	681b      	ldr	r3, [r3, #0]
}
   13df2:	4618      	mov	r0, r3
   13df4:	46bd      	mov	sp, r7
   13df6:	bc80      	pop	{r7}
   13df8:	4770      	bx	lr
   13dfa:	bf00      	nop

00013dfc <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
   13dfc:	b480      	push	{r7}
   13dfe:	af00      	add	r7, sp, #0
	/* This just exists to keep the linker quiet. */
}
   13e00:	46bd      	mov	sp, r7
   13e02:	bc80      	pop	{r7}
   13e04:	4770      	bx	lr
   13e06:	bf00      	nop

00013e08 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
   13e08:	b480      	push	{r7}
   13e0a:	b083      	sub	sp, #12
   13e0c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
   13e0e:	4b18      	ldr	r3, [pc, #96]	; (13e70 <prvHeapInit+0x68>)
   13e10:	f023 0307 	bic.w	r3, r3, #7
   13e14:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
   13e16:	687a      	ldr	r2, [r7, #4]
   13e18:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e20:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
   13e22:	f64a 03f4 	movw	r3, #43252	; 0xa8f4
   13e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e2a:	f04f 0200 	mov.w	r2, #0
   13e2e:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
   13e30:	f64a 03fc 	movw	r3, #43260	; 0xa8fc
   13e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e38:	f247 72f8 	movw	r2, #30712	; 0x77f8
   13e3c:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
   13e3e:	f64a 03fc 	movw	r3, #43260	; 0xa8fc
   13e42:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e46:	f04f 0200 	mov.w	r2, #0
   13e4a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
   13e4c:	687b      	ldr	r3, [r7, #4]
   13e4e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
   13e50:	683b      	ldr	r3, [r7, #0]
   13e52:	f247 72f8 	movw	r2, #30712	; 0x77f8
   13e56:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
   13e58:	683a      	ldr	r2, [r7, #0]
   13e5a:	f64a 03fc 	movw	r3, #43260	; 0xa8fc
   13e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e62:	6013      	str	r3, [r2, #0]
}
   13e64:	f107 070c 	add.w	r7, r7, #12
   13e68:	46bd      	mov	sp, r7
   13e6a:	bc80      	pop	{r7}
   13e6c:	4770      	bx	lr
   13e6e:	bf00      	nop
   13e70:	200030fc 	.word	0x200030fc

00013e74 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
   13e74:	b480      	push	{r7}
   13e76:	b085      	sub	sp, #20
   13e78:	af00      	add	r7, sp, #0
   13e7a:	60f8      	str	r0, [r7, #12]
   13e7c:	60b9      	str	r1, [r7, #8]
   13e7e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
   13e80:	68fb      	ldr	r3, [r7, #12]
   13e82:	f1a3 0304 	sub.w	r3, r3, #4
   13e86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   13e88:	68fb      	ldr	r3, [r7, #12]
   13e8a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   13e8e:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   13e90:	68fb      	ldr	r3, [r7, #12]
   13e92:	f1a3 0304 	sub.w	r3, r3, #4
   13e96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
   13e98:	68bb      	ldr	r3, [r7, #8]
   13e9a:	f023 0201 	bic.w	r2, r3, #1
   13e9e:	68fb      	ldr	r3, [r7, #12]
   13ea0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   13ea2:	68fb      	ldr	r3, [r7, #12]
   13ea4:	f1a3 0304 	sub.w	r3, r3, #4
   13ea8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   13eaa:	f643 63dd 	movw	r3, #16093	; 0x3edd
   13eae:	f2c0 0301 	movt	r3, #1
   13eb2:	68fa      	ldr	r2, [r7, #12]
   13eb4:	6013      	str	r3, [r2, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
   13eb6:	68fb      	ldr	r3, [r7, #12]
   13eb8:	f1a3 0314 	sub.w	r3, r3, #20
   13ebc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   13ebe:	687a      	ldr	r2, [r7, #4]
   13ec0:	68fb      	ldr	r3, [r7, #12]
   13ec2:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
   13ec4:	68fb      	ldr	r3, [r7, #12]
   13ec6:	f1a3 0320 	sub.w	r3, r3, #32
   13eca:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
   13ecc:	68fb      	ldr	r3, [r7, #12]
}
   13ece:	4618      	mov	r0, r3
   13ed0:	f107 0714 	add.w	r7, r7, #20
   13ed4:	46bd      	mov	sp, r7
   13ed6:	bc80      	pop	{r7}
   13ed8:	4770      	bx	lr
   13eda:	bf00      	nop

00013edc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   13edc:	b480      	push	{r7}
   13ede:	b085      	sub	sp, #20
   13ee0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
   13ee2:	f04f 0300 	mov.w	r3, #0
   13ee6:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   13ee8:	f240 03d8 	movw	r3, #216	; 0xd8
   13eec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ef0:	681b      	ldr	r3, [r3, #0]
   13ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
   13ef6:	d009      	beq.n	13f0c <prvTaskExitError+0x30>
   13ef8:	f04f 0328 	mov.w	r3, #40	; 0x28
   13efc:	f383 8811 	msr	BASEPRI, r3
   13f00:	f3bf 8f6f 	isb	sy
   13f04:	f3bf 8f4f 	dsb	sy
   13f08:	60bb      	str	r3, [r7, #8]
   13f0a:	e7fe      	b.n	13f0a <prvTaskExitError+0x2e>
   13f0c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13f10:	f383 8811 	msr	BASEPRI, r3
   13f14:	f3bf 8f6f 	isb	sy
   13f18:	f3bf 8f4f 	dsb	sy
   13f1c:	60fb      	str	r3, [r7, #12]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
   13f1e:	687b      	ldr	r3, [r7, #4]
   13f20:	2b00      	cmp	r3, #0
   13f22:	d0fc      	beq.n	13f1e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
   13f24:	f107 0714 	add.w	r7, r7, #20
   13f28:	46bd      	mov	sp, r7
   13f2a:	bc80      	pop	{r7}
   13f2c:	4770      	bx	lr
   13f2e:	bf00      	nop

00013f30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   13f30:	4b07      	ldr	r3, [pc, #28]	; (13f50 <pxCurrentTCBConst2>)
   13f32:	6819      	ldr	r1, [r3, #0]
   13f34:	6808      	ldr	r0, [r1, #0]
   13f36:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   13f3a:	f380 8809 	msr	PSP, r0
   13f3e:	f3bf 8f6f 	isb	sy
   13f42:	f04f 0000 	mov.w	r0, #0
   13f46:	f380 8811 	msr	BASEPRI, r0
   13f4a:	f04e 0e0d 	orr.w	lr, lr, #13
   13f4e:	4770      	bx	lr

00013f50 <pxCurrentTCBConst2>:
   13f50:	20002fac 	.word	0x20002fac
   13f54:	f3af 8000 	nop.w
   13f58:	f3af 8000 	nop.w
   13f5c:	f3af 8000 	nop.w

00013f60 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   13f60:	4806      	ldr	r0, [pc, #24]	; (13f7c <prvPortStartFirstTask+0x1c>)
   13f62:	6800      	ldr	r0, [r0, #0]
   13f64:	6800      	ldr	r0, [r0, #0]
   13f66:	f380 8808 	msr	MSP, r0
   13f6a:	b662      	cpsie	i
   13f6c:	b661      	cpsie	f
   13f6e:	f3bf 8f4f 	dsb	sy
   13f72:	f3bf 8f6f 	isb	sy
   13f76:	df00      	svc	0
   13f78:	bf00      	nop
   13f7a:	0000      	.short	0x0000
   13f7c:	e000ed08 	.word	0xe000ed08

00013f80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
   13f80:	b580      	push	{r7, lr}
   13f82:	b084      	sub	sp, #16
   13f84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
   13f86:	f24e 4300 	movw	r3, #58368	; 0xe400
   13f8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   13f8e:	60bb      	str	r3, [r7, #8]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
   13f90:	68bb      	ldr	r3, [r7, #8]
   13f92:	781b      	ldrb	r3, [r3, #0]
   13f94:	b2db      	uxtb	r3, r3
   13f96:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
   13f98:	68bb      	ldr	r3, [r7, #8]
   13f9a:	f04f 32ff 	mov.w	r2, #4294967295
   13f9e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
   13fa0:	68bb      	ldr	r3, [r7, #8]
   13fa2:	781b      	ldrb	r3, [r3, #0]
   13fa4:	b2db      	uxtb	r3, r3
   13fa6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
   13fa8:	78fb      	ldrb	r3, [r7, #3]
   13faa:	b2db      	uxtb	r3, r3
   13fac:	461a      	mov	r2, r3
   13fae:	f002 0228 	and.w	r2, r2, #40	; 0x28
   13fb2:	f64a 1308 	movw	r3, #43272	; 0xa908
   13fb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13fba:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
   13fbc:	f64a 130c 	movw	r3, #43276	; 0xa90c
   13fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13fc4:	f04f 0207 	mov.w	r2, #7
   13fc8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   13fca:	e011      	b.n	13ff0 <xPortStartScheduler+0x70>
		{
			ulMaxPRIGROUPValue--;
   13fcc:	f64a 130c 	movw	r3, #43276	; 0xa90c
   13fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13fd4:	681b      	ldr	r3, [r3, #0]
   13fd6:	f103 32ff 	add.w	r2, r3, #4294967295
   13fda:	f64a 130c 	movw	r3, #43276	; 0xa90c
   13fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13fe2:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
   13fe4:	78fb      	ldrb	r3, [r7, #3]
   13fe6:	b2db      	uxtb	r3, r3
   13fe8:	ea4f 0343 	mov.w	r3, r3, lsl #1
   13fec:	b2db      	uxtb	r3, r3
   13fee:	70fb      	strb	r3, [r7, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   13ff0:	78fb      	ldrb	r3, [r7, #3]
   13ff2:	b2db      	uxtb	r3, r3
   13ff4:	b25b      	sxtb	r3, r3
   13ff6:	2b00      	cmp	r3, #0
   13ff8:	dbe8      	blt.n	13fcc <xPortStartScheduler+0x4c>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
   13ffa:	f64a 130c 	movw	r3, #43276	; 0xa90c
   13ffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14002:	681b      	ldr	r3, [r3, #0]
   14004:	f1c3 0307 	rsb	r3, r3, #7
   14008:	2b05      	cmp	r3, #5
   1400a:	d009      	beq.n	14020 <xPortStartScheduler+0xa0>
   1400c:	f04f 0328 	mov.w	r3, #40	; 0x28
   14010:	f383 8811 	msr	BASEPRI, r3
   14014:	f3bf 8f6f 	isb	sy
   14018:	f3bf 8f4f 	dsb	sy
   1401c:	60fb      	str	r3, [r7, #12]
   1401e:	e7fe      	b.n	1401e <xPortStartScheduler+0x9e>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
   14020:	f64a 130c 	movw	r3, #43276	; 0xa90c
   14024:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14028:	681b      	ldr	r3, [r3, #0]
   1402a:	ea4f 2203 	mov.w	r2, r3, lsl #8
   1402e:	f64a 130c 	movw	r3, #43276	; 0xa90c
   14032:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14036:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
   14038:	f64a 130c 	movw	r3, #43276	; 0xa90c
   1403c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14040:	681b      	ldr	r3, [r3, #0]
   14042:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   14046:	f64a 130c 	movw	r3, #43276	; 0xa90c
   1404a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1404e:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
   14050:	687b      	ldr	r3, [r7, #4]
   14052:	b2da      	uxtb	r2, r3
   14054:	68bb      	ldr	r3, [r7, #8]
   14056:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   14058:	f64e 5320 	movw	r3, #60704	; 0xed20
   1405c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14060:	f64e 5220 	movw	r2, #60704	; 0xed20
   14064:	f2ce 0200 	movt	r2, #57344	; 0xe000
   14068:	6812      	ldr	r2, [r2, #0]
   1406a:	f442 0278 	orr.w	r2, r2, #16252928	; 0xf80000
   1406e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   14070:	f64e 5320 	movw	r3, #60704	; 0xed20
   14074:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14078:	f64e 5220 	movw	r2, #60704	; 0xed20
   1407c:	f2ce 0200 	movt	r2, #57344	; 0xe000
   14080:	6812      	ldr	r2, [r2, #0]
   14082:	f042 4278 	orr.w	r2, r2, #4160749568	; 0xf8000000
   14086:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   14088:	f000 f8e4 	bl	14254 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   1408c:	f240 03d8 	movw	r3, #216	; 0xd8
   14090:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14094:	f04f 0200 	mov.w	r2, #0
   14098:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   1409a:	f7ff ff61 	bl	13f60 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
   1409e:	f7fd fc2d 	bl	118fc <vTaskSwitchContext>
	prvTaskExitError();
   140a2:	f7ff ff1b 	bl	13edc <prvTaskExitError>

	/* Should not get here! */
	return 0;
   140a6:	f04f 0300 	mov.w	r3, #0
}
   140aa:	4618      	mov	r0, r3
   140ac:	f107 0710 	add.w	r7, r7, #16
   140b0:	46bd      	mov	sp, r7
   140b2:	bd80      	pop	{r7, pc}

000140b4 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
   140b4:	b480      	push	{r7}
   140b6:	b083      	sub	sp, #12
   140b8:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
   140ba:	f240 03d8 	movw	r3, #216	; 0xd8
   140be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140c2:	681b      	ldr	r3, [r3, #0]
   140c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
   140c8:	d009      	beq.n	140de <vPortEndScheduler+0x2a>
   140ca:	f04f 0328 	mov.w	r3, #40	; 0x28
   140ce:	f383 8811 	msr	BASEPRI, r3
   140d2:	f3bf 8f6f 	isb	sy
   140d6:	f3bf 8f4f 	dsb	sy
   140da:	607b      	str	r3, [r7, #4]
   140dc:	e7fe      	b.n	140dc <vPortEndScheduler+0x28>
}
   140de:	f107 070c 	add.w	r7, r7, #12
   140e2:	46bd      	mov	sp, r7
   140e4:	bc80      	pop	{r7}
   140e6:	4770      	bx	lr

000140e8 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   140e8:	b480      	push	{r7}
   140ea:	b083      	sub	sp, #12
   140ec:	af00      	add	r7, sp, #0
   140ee:	f04f 0328 	mov.w	r3, #40	; 0x28
   140f2:	f383 8811 	msr	BASEPRI, r3
   140f6:	f3bf 8f6f 	isb	sy
   140fa:	f3bf 8f4f 	dsb	sy
   140fe:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
   14100:	f240 03d8 	movw	r3, #216	; 0xd8
   14104:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14108:	681b      	ldr	r3, [r3, #0]
   1410a:	f103 0201 	add.w	r2, r3, #1
   1410e:	f240 03d8 	movw	r3, #216	; 0xd8
   14112:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14116:	601a      	str	r2, [r3, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   14118:	f240 03d8 	movw	r3, #216	; 0xd8
   1411c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14120:	681b      	ldr	r3, [r3, #0]
   14122:	2b01      	cmp	r3, #1
   14124:	d112      	bne.n	1414c <vPortEnterCritical+0x64>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   14126:	f64e 5304 	movw	r3, #60676	; 0xed04
   1412a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1412e:	681b      	ldr	r3, [r3, #0]
   14130:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   14134:	2b00      	cmp	r3, #0
   14136:	d009      	beq.n	1414c <vPortEnterCritical+0x64>
   14138:	f04f 0328 	mov.w	r3, #40	; 0x28
   1413c:	f383 8811 	msr	BASEPRI, r3
   14140:	f3bf 8f6f 	isb	sy
   14144:	f3bf 8f4f 	dsb	sy
   14148:	607b      	str	r3, [r7, #4]
   1414a:	e7fe      	b.n	1414a <vPortEnterCritical+0x62>
	}
}
   1414c:	f107 070c 	add.w	r7, r7, #12
   14150:	46bd      	mov	sp, r7
   14152:	bc80      	pop	{r7}
   14154:	4770      	bx	lr
   14156:	bf00      	nop

00014158 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   14158:	b480      	push	{r7}
   1415a:	b083      	sub	sp, #12
   1415c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   1415e:	f240 03d8 	movw	r3, #216	; 0xd8
   14162:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14166:	681b      	ldr	r3, [r3, #0]
   14168:	2b00      	cmp	r3, #0
   1416a:	d109      	bne.n	14180 <vPortExitCritical+0x28>
   1416c:	f04f 0328 	mov.w	r3, #40	; 0x28
   14170:	f383 8811 	msr	BASEPRI, r3
   14174:	f3bf 8f6f 	isb	sy
   14178:	f3bf 8f4f 	dsb	sy
   1417c:	603b      	str	r3, [r7, #0]
   1417e:	e7fe      	b.n	1417e <vPortExitCritical+0x26>
	uxCriticalNesting--;
   14180:	f240 03d8 	movw	r3, #216	; 0xd8
   14184:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14188:	681b      	ldr	r3, [r3, #0]
   1418a:	f103 32ff 	add.w	r2, r3, #4294967295
   1418e:	f240 03d8 	movw	r3, #216	; 0xd8
   14192:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14196:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   14198:	f240 03d8 	movw	r3, #216	; 0xd8
   1419c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   141a0:	681b      	ldr	r3, [r3, #0]
   141a2:	2b00      	cmp	r3, #0
   141a4:	d105      	bne.n	141b2 <vPortExitCritical+0x5a>
   141a6:	f04f 0300 	mov.w	r3, #0
   141aa:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   141ac:	687b      	ldr	r3, [r7, #4]
   141ae:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
   141b2:	f107 070c 	add.w	r7, r7, #12
   141b6:	46bd      	mov	sp, r7
   141b8:	bc80      	pop	{r7}
   141ba:	4770      	bx	lr
   141bc:	0000      	lsls	r0, r0, #0
	...

000141c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   141c0:	f3ef 8009 	mrs	r0, PSP
   141c4:	f3bf 8f6f 	isb	sy
   141c8:	4b0d      	ldr	r3, [pc, #52]	; (14200 <pxCurrentTCBConst>)
   141ca:	681a      	ldr	r2, [r3, #0]
   141cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   141d0:	6010      	str	r0, [r2, #0]
   141d2:	e92d 4008 	stmdb	sp!, {r3, lr}
   141d6:	f04f 0028 	mov.w	r0, #40	; 0x28
   141da:	f380 8811 	msr	BASEPRI, r0
   141de:	f7fd fb8d 	bl	118fc <vTaskSwitchContext>
   141e2:	f04f 0000 	mov.w	r0, #0
   141e6:	f380 8811 	msr	BASEPRI, r0
   141ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   141ee:	6819      	ldr	r1, [r3, #0]
   141f0:	6808      	ldr	r0, [r1, #0]
   141f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   141f6:	f380 8809 	msr	PSP, r0
   141fa:	f3bf 8f6f 	isb	sy
   141fe:	4770      	bx	lr

00014200 <pxCurrentTCBConst>:
   14200:	20002fac 	.word	0x20002fac
   14204:	f3af 8000 	nop.w
   14208:	f3af 8000 	nop.w
   1420c:	f3af 8000 	nop.w

00014210 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
   14210:	b580      	push	{r7, lr}
   14212:	b082      	sub	sp, #8
   14214:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   14216:	f04f 0328 	mov.w	r3, #40	; 0x28
   1421a:	f383 8811 	msr	BASEPRI, r3
   1421e:	f3bf 8f6f 	isb	sy
   14222:	f3bf 8f4f 	dsb	sy
   14226:	603b      	str	r3, [r7, #0]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
   14228:	f7fd fa66 	bl	116f8 <xTaskIncrementTick>
   1422c:	4603      	mov	r3, r0
   1422e:	2b00      	cmp	r3, #0
   14230:	d006      	beq.n	14240 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   14232:	f64e 5304 	movw	r3, #60676	; 0xed04
   14236:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1423a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1423e:	601a      	str	r2, [r3, #0]
   14240:	f04f 0300 	mov.w	r3, #0
   14244:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   14246:	687b      	ldr	r3, [r7, #4]
   14248:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
   1424c:	f107 0708 	add.w	r7, r7, #8
   14250:	46bd      	mov	sp, r7
   14252:	bd80      	pop	{r7, pc}

00014254 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
   14254:	b480      	push	{r7}
   14256:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
   14258:	f24e 0310 	movw	r3, #57360	; 0xe010
   1425c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14260:	f04f 0200 	mov.w	r2, #0
   14264:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
   14266:	f24e 0318 	movw	r3, #57368	; 0xe018
   1426a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1426e:	f04f 0200 	mov.w	r2, #0
   14272:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   14274:	f24e 0314 	movw	r3, #57364	; 0xe014
   14278:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1427c:	f240 02b8 	movw	r2, #184	; 0xb8
   14280:	f2c2 0200 	movt	r2, #8192	; 0x2000
   14284:	6811      	ldr	r1, [r2, #0]
   14286:	f644 52d3 	movw	r2, #19923	; 0x4dd3
   1428a:	f2c1 0262 	movt	r2, #4194	; 0x1062
   1428e:	fba2 0201 	umull	r0, r2, r2, r1
   14292:	ea4f 1292 	mov.w	r2, r2, lsr #6
   14296:	f102 32ff 	add.w	r2, r2, #4294967295
   1429a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
   1429c:	f24e 0310 	movw	r3, #57360	; 0xe010
   142a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
   142a4:	f04f 0207 	mov.w	r2, #7
   142a8:	601a      	str	r2, [r3, #0]
}
   142aa:	46bd      	mov	sp, r7
   142ac:	bc80      	pop	{r7}
   142ae:	4770      	bx	lr

000142b0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   142b0:	b480      	push	{r7}
   142b2:	b085      	sub	sp, #20
   142b4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
   142b6:	f3ef 8305 	mrs	r3, IPSR
   142ba:	603b      	str	r3, [r7, #0]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   142bc:	683b      	ldr	r3, [r7, #0]
   142be:	2b0f      	cmp	r3, #15
   142c0:	d91a      	bls.n	142f8 <vPortValidateInterruptPriority+0x48>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   142c2:	f247 23f8 	movw	r3, #29432	; 0x72f8
   142c6:	f2c0 0302 	movt	r3, #2
   142ca:	681a      	ldr	r2, [r3, #0]
   142cc:	683b      	ldr	r3, [r7, #0]
   142ce:	4413      	add	r3, r2
   142d0:	781b      	ldrb	r3, [r3, #0]
   142d2:	71fb      	strb	r3, [r7, #7]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   142d4:	f64a 1308 	movw	r3, #43272	; 0xa908
   142d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142dc:	781b      	ldrb	r3, [r3, #0]
   142de:	79fa      	ldrb	r2, [r7, #7]
   142e0:	429a      	cmp	r2, r3
   142e2:	d209      	bcs.n	142f8 <vPortValidateInterruptPriority+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   142e4:	f04f 0328 	mov.w	r3, #40	; 0x28
   142e8:	f383 8811 	msr	BASEPRI, r3
   142ec:	f3bf 8f6f 	isb	sy
   142f0:	f3bf 8f4f 	dsb	sy
   142f4:	60bb      	str	r3, [r7, #8]
   142f6:	e7fe      	b.n	142f6 <vPortValidateInterruptPriority+0x46>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   142f8:	f64e 530c 	movw	r3, #60684	; 0xed0c
   142fc:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14300:	681b      	ldr	r3, [r3, #0]
   14302:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   14306:	f64a 130c 	movw	r3, #43276	; 0xa90c
   1430a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1430e:	681b      	ldr	r3, [r3, #0]
   14310:	429a      	cmp	r2, r3
   14312:	d909      	bls.n	14328 <vPortValidateInterruptPriority+0x78>
   14314:	f04f 0328 	mov.w	r3, #40	; 0x28
   14318:	f383 8811 	msr	BASEPRI, r3
   1431c:	f3bf 8f6f 	isb	sy
   14320:	f3bf 8f4f 	dsb	sy
   14324:	60fb      	str	r3, [r7, #12]
   14326:	e7fe      	b.n	14326 <vPortValidateInterruptPriority+0x76>
	}
   14328:	f107 0714 	add.w	r7, r7, #20
   1432c:	46bd      	mov	sp, r7
   1432e:	bc80      	pop	{r7}
   14330:	4770      	bx	lr
   14332:	bf00      	nop

00014334 <__aeabi_drsub>:
   14334:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   14338:	e002      	b.n	14340 <__adddf3>
   1433a:	bf00      	nop

0001433c <__aeabi_dsub>:
   1433c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00014340 <__adddf3>:
   14340:	b530      	push	{r4, r5, lr}
   14342:	ea4f 0441 	mov.w	r4, r1, lsl #1
   14346:	ea4f 0543 	mov.w	r5, r3, lsl #1
   1434a:	ea94 0f05 	teq	r4, r5
   1434e:	bf08      	it	eq
   14350:	ea90 0f02 	teqeq	r0, r2
   14354:	bf1f      	itttt	ne
   14356:	ea54 0c00 	orrsne.w	ip, r4, r0
   1435a:	ea55 0c02 	orrsne.w	ip, r5, r2
   1435e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   14362:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   14366:	f000 80e2 	beq.w	1452e <__adddf3+0x1ee>
   1436a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   1436e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   14372:	bfb8      	it	lt
   14374:	426d      	neglt	r5, r5
   14376:	dd0c      	ble.n	14392 <__adddf3+0x52>
   14378:	442c      	add	r4, r5
   1437a:	ea80 0202 	eor.w	r2, r0, r2
   1437e:	ea81 0303 	eor.w	r3, r1, r3
   14382:	ea82 0000 	eor.w	r0, r2, r0
   14386:	ea83 0101 	eor.w	r1, r3, r1
   1438a:	ea80 0202 	eor.w	r2, r0, r2
   1438e:	ea81 0303 	eor.w	r3, r1, r3
   14392:	2d36      	cmp	r5, #54	; 0x36
   14394:	bf88      	it	hi
   14396:	bd30      	pophi	{r4, r5, pc}
   14398:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   1439c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   143a0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   143a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   143a8:	d002      	beq.n	143b0 <__adddf3+0x70>
   143aa:	4240      	negs	r0, r0
   143ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   143b0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   143b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
   143b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   143bc:	d002      	beq.n	143c4 <__adddf3+0x84>
   143be:	4252      	negs	r2, r2
   143c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   143c4:	ea94 0f05 	teq	r4, r5
   143c8:	f000 80a7 	beq.w	1451a <__adddf3+0x1da>
   143cc:	f1a4 0401 	sub.w	r4, r4, #1
   143d0:	f1d5 0e20 	rsbs	lr, r5, #32
   143d4:	db0d      	blt.n	143f2 <__adddf3+0xb2>
   143d6:	fa02 fc0e 	lsl.w	ip, r2, lr
   143da:	fa22 f205 	lsr.w	r2, r2, r5
   143de:	1880      	adds	r0, r0, r2
   143e0:	f141 0100 	adc.w	r1, r1, #0
   143e4:	fa03 f20e 	lsl.w	r2, r3, lr
   143e8:	1880      	adds	r0, r0, r2
   143ea:	fa43 f305 	asr.w	r3, r3, r5
   143ee:	4159      	adcs	r1, r3
   143f0:	e00e      	b.n	14410 <__adddf3+0xd0>
   143f2:	f1a5 0520 	sub.w	r5, r5, #32
   143f6:	f10e 0e20 	add.w	lr, lr, #32
   143fa:	2a01      	cmp	r2, #1
   143fc:	fa03 fc0e 	lsl.w	ip, r3, lr
   14400:	bf28      	it	cs
   14402:	f04c 0c02 	orrcs.w	ip, ip, #2
   14406:	fa43 f305 	asr.w	r3, r3, r5
   1440a:	18c0      	adds	r0, r0, r3
   1440c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   14410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   14414:	d507      	bpl.n	14426 <__adddf3+0xe6>
   14416:	f04f 0e00 	mov.w	lr, #0
   1441a:	f1dc 0c00 	rsbs	ip, ip, #0
   1441e:	eb7e 0000 	sbcs.w	r0, lr, r0
   14422:	eb6e 0101 	sbc.w	r1, lr, r1
   14426:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   1442a:	d31b      	bcc.n	14464 <__adddf3+0x124>
   1442c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   14430:	d30c      	bcc.n	1444c <__adddf3+0x10c>
   14432:	0849      	lsrs	r1, r1, #1
   14434:	ea5f 0030 	movs.w	r0, r0, rrx
   14438:	ea4f 0c3c 	mov.w	ip, ip, rrx
   1443c:	f104 0401 	add.w	r4, r4, #1
   14440:	ea4f 5244 	mov.w	r2, r4, lsl #21
   14444:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   14448:	f080 809a 	bcs.w	14580 <__adddf3+0x240>
   1444c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   14450:	bf08      	it	eq
   14452:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   14456:	f150 0000 	adcs.w	r0, r0, #0
   1445a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1445e:	ea41 0105 	orr.w	r1, r1, r5
   14462:	bd30      	pop	{r4, r5, pc}
   14464:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   14468:	4140      	adcs	r0, r0
   1446a:	eb41 0101 	adc.w	r1, r1, r1
   1446e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   14472:	f1a4 0401 	sub.w	r4, r4, #1
   14476:	d1e9      	bne.n	1444c <__adddf3+0x10c>
   14478:	f091 0f00 	teq	r1, #0
   1447c:	bf04      	itt	eq
   1447e:	4601      	moveq	r1, r0
   14480:	2000      	moveq	r0, #0
   14482:	fab1 f381 	clz	r3, r1
   14486:	bf08      	it	eq
   14488:	3320      	addeq	r3, #32
   1448a:	f1a3 030b 	sub.w	r3, r3, #11
   1448e:	f1b3 0220 	subs.w	r2, r3, #32
   14492:	da0c      	bge.n	144ae <__adddf3+0x16e>
   14494:	320c      	adds	r2, #12
   14496:	dd08      	ble.n	144aa <__adddf3+0x16a>
   14498:	f102 0c14 	add.w	ip, r2, #20
   1449c:	f1c2 020c 	rsb	r2, r2, #12
   144a0:	fa01 f00c 	lsl.w	r0, r1, ip
   144a4:	fa21 f102 	lsr.w	r1, r1, r2
   144a8:	e00c      	b.n	144c4 <__adddf3+0x184>
   144aa:	f102 0214 	add.w	r2, r2, #20
   144ae:	bfd8      	it	le
   144b0:	f1c2 0c20 	rsble	ip, r2, #32
   144b4:	fa01 f102 	lsl.w	r1, r1, r2
   144b8:	fa20 fc0c 	lsr.w	ip, r0, ip
   144bc:	bfdc      	itt	le
   144be:	ea41 010c 	orrle.w	r1, r1, ip
   144c2:	4090      	lslle	r0, r2
   144c4:	1ae4      	subs	r4, r4, r3
   144c6:	bfa2      	ittt	ge
   144c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   144cc:	4329      	orrge	r1, r5
   144ce:	bd30      	popge	{r4, r5, pc}
   144d0:	ea6f 0404 	mvn.w	r4, r4
   144d4:	3c1f      	subs	r4, #31
   144d6:	da1c      	bge.n	14512 <__adddf3+0x1d2>
   144d8:	340c      	adds	r4, #12
   144da:	dc0e      	bgt.n	144fa <__adddf3+0x1ba>
   144dc:	f104 0414 	add.w	r4, r4, #20
   144e0:	f1c4 0220 	rsb	r2, r4, #32
   144e4:	fa20 f004 	lsr.w	r0, r0, r4
   144e8:	fa01 f302 	lsl.w	r3, r1, r2
   144ec:	ea40 0003 	orr.w	r0, r0, r3
   144f0:	fa21 f304 	lsr.w	r3, r1, r4
   144f4:	ea45 0103 	orr.w	r1, r5, r3
   144f8:	bd30      	pop	{r4, r5, pc}
   144fa:	f1c4 040c 	rsb	r4, r4, #12
   144fe:	f1c4 0220 	rsb	r2, r4, #32
   14502:	fa20 f002 	lsr.w	r0, r0, r2
   14506:	fa01 f304 	lsl.w	r3, r1, r4
   1450a:	ea40 0003 	orr.w	r0, r0, r3
   1450e:	4629      	mov	r1, r5
   14510:	bd30      	pop	{r4, r5, pc}
   14512:	fa21 f004 	lsr.w	r0, r1, r4
   14516:	4629      	mov	r1, r5
   14518:	bd30      	pop	{r4, r5, pc}
   1451a:	f094 0f00 	teq	r4, #0
   1451e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   14522:	bf06      	itte	eq
   14524:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   14528:	3401      	addeq	r4, #1
   1452a:	3d01      	subne	r5, #1
   1452c:	e74e      	b.n	143cc <__adddf3+0x8c>
   1452e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   14532:	bf18      	it	ne
   14534:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   14538:	d029      	beq.n	1458e <__adddf3+0x24e>
   1453a:	ea94 0f05 	teq	r4, r5
   1453e:	bf08      	it	eq
   14540:	ea90 0f02 	teqeq	r0, r2
   14544:	d005      	beq.n	14552 <__adddf3+0x212>
   14546:	ea54 0c00 	orrs.w	ip, r4, r0
   1454a:	bf04      	itt	eq
   1454c:	4619      	moveq	r1, r3
   1454e:	4610      	moveq	r0, r2
   14550:	bd30      	pop	{r4, r5, pc}
   14552:	ea91 0f03 	teq	r1, r3
   14556:	bf1e      	ittt	ne
   14558:	2100      	movne	r1, #0
   1455a:	2000      	movne	r0, #0
   1455c:	bd30      	popne	{r4, r5, pc}
   1455e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   14562:	d105      	bne.n	14570 <__adddf3+0x230>
   14564:	0040      	lsls	r0, r0, #1
   14566:	4149      	adcs	r1, r1
   14568:	bf28      	it	cs
   1456a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   1456e:	bd30      	pop	{r4, r5, pc}
   14570:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   14574:	bf3c      	itt	cc
   14576:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   1457a:	bd30      	popcc	{r4, r5, pc}
   1457c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   14580:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   14584:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   14588:	f04f 0000 	mov.w	r0, #0
   1458c:	bd30      	pop	{r4, r5, pc}
   1458e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   14592:	bf1a      	itte	ne
   14594:	4619      	movne	r1, r3
   14596:	4610      	movne	r0, r2
   14598:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   1459c:	bf1c      	itt	ne
   1459e:	460b      	movne	r3, r1
   145a0:	4602      	movne	r2, r0
   145a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   145a6:	bf06      	itte	eq
   145a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   145ac:	ea91 0f03 	teqeq	r1, r3
   145b0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   145b4:	bd30      	pop	{r4, r5, pc}
   145b6:	bf00      	nop

000145b8 <__aeabi_ui2d>:
   145b8:	f090 0f00 	teq	r0, #0
   145bc:	bf04      	itt	eq
   145be:	2100      	moveq	r1, #0
   145c0:	4770      	bxeq	lr
   145c2:	b530      	push	{r4, r5, lr}
   145c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   145c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   145cc:	f04f 0500 	mov.w	r5, #0
   145d0:	f04f 0100 	mov.w	r1, #0
   145d4:	e750      	b.n	14478 <__adddf3+0x138>
   145d6:	bf00      	nop

000145d8 <__aeabi_i2d>:
   145d8:	f090 0f00 	teq	r0, #0
   145dc:	bf04      	itt	eq
   145de:	2100      	moveq	r1, #0
   145e0:	4770      	bxeq	lr
   145e2:	b530      	push	{r4, r5, lr}
   145e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   145e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   145ec:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   145f0:	bf48      	it	mi
   145f2:	4240      	negmi	r0, r0
   145f4:	f04f 0100 	mov.w	r1, #0
   145f8:	e73e      	b.n	14478 <__adddf3+0x138>
   145fa:	bf00      	nop

000145fc <__aeabi_f2d>:
   145fc:	0042      	lsls	r2, r0, #1
   145fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
   14602:	ea4f 0131 	mov.w	r1, r1, rrx
   14606:	ea4f 7002 	mov.w	r0, r2, lsl #28
   1460a:	bf1f      	itttt	ne
   1460c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   14610:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   14614:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   14618:	4770      	bxne	lr
   1461a:	f092 0f00 	teq	r2, #0
   1461e:	bf14      	ite	ne
   14620:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   14624:	4770      	bxeq	lr
   14626:	b530      	push	{r4, r5, lr}
   14628:	f44f 7460 	mov.w	r4, #896	; 0x380
   1462c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   14630:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   14634:	e720      	b.n	14478 <__adddf3+0x138>
   14636:	bf00      	nop

00014638 <__aeabi_ul2d>:
   14638:	ea50 0201 	orrs.w	r2, r0, r1
   1463c:	bf08      	it	eq
   1463e:	4770      	bxeq	lr
   14640:	b530      	push	{r4, r5, lr}
   14642:	f04f 0500 	mov.w	r5, #0
   14646:	e00a      	b.n	1465e <__aeabi_l2d+0x16>

00014648 <__aeabi_l2d>:
   14648:	ea50 0201 	orrs.w	r2, r0, r1
   1464c:	bf08      	it	eq
   1464e:	4770      	bxeq	lr
   14650:	b530      	push	{r4, r5, lr}
   14652:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   14656:	d502      	bpl.n	1465e <__aeabi_l2d+0x16>
   14658:	4240      	negs	r0, r0
   1465a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1465e:	f44f 6480 	mov.w	r4, #1024	; 0x400
   14662:	f104 0432 	add.w	r4, r4, #50	; 0x32
   14666:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   1466a:	f43f aedc 	beq.w	14426 <__adddf3+0xe6>
   1466e:	f04f 0203 	mov.w	r2, #3
   14672:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   14676:	bf18      	it	ne
   14678:	3203      	addne	r2, #3
   1467a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   1467e:	bf18      	it	ne
   14680:	3203      	addne	r2, #3
   14682:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   14686:	f1c2 0320 	rsb	r3, r2, #32
   1468a:	fa00 fc03 	lsl.w	ip, r0, r3
   1468e:	fa20 f002 	lsr.w	r0, r0, r2
   14692:	fa01 fe03 	lsl.w	lr, r1, r3
   14696:	ea40 000e 	orr.w	r0, r0, lr
   1469a:	fa21 f102 	lsr.w	r1, r1, r2
   1469e:	4414      	add	r4, r2
   146a0:	e6c1      	b.n	14426 <__adddf3+0xe6>
   146a2:	bf00      	nop

000146a4 <__aeabi_frsub>:
   146a4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   146a8:	e002      	b.n	146b0 <__addsf3>
   146aa:	bf00      	nop

000146ac <__aeabi_fsub>:
   146ac:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000146b0 <__addsf3>:
   146b0:	0042      	lsls	r2, r0, #1
   146b2:	bf1f      	itttt	ne
   146b4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   146b8:	ea92 0f03 	teqne	r2, r3
   146bc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   146c0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   146c4:	d06a      	beq.n	1479c <__addsf3+0xec>
   146c6:	ea4f 6212 	mov.w	r2, r2, lsr #24
   146ca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   146ce:	bfc1      	itttt	gt
   146d0:	18d2      	addgt	r2, r2, r3
   146d2:	4041      	eorgt	r1, r0
   146d4:	4048      	eorgt	r0, r1
   146d6:	4041      	eorgt	r1, r0
   146d8:	bfb8      	it	lt
   146da:	425b      	neglt	r3, r3
   146dc:	2b19      	cmp	r3, #25
   146de:	bf88      	it	hi
   146e0:	4770      	bxhi	lr
   146e2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   146e6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   146ea:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   146ee:	bf18      	it	ne
   146f0:	4240      	negne	r0, r0
   146f2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   146f6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   146fa:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   146fe:	bf18      	it	ne
   14700:	4249      	negne	r1, r1
   14702:	ea92 0f03 	teq	r2, r3
   14706:	d03f      	beq.n	14788 <__addsf3+0xd8>
   14708:	f1a2 0201 	sub.w	r2, r2, #1
   1470c:	fa41 fc03 	asr.w	ip, r1, r3
   14710:	eb10 000c 	adds.w	r0, r0, ip
   14714:	f1c3 0320 	rsb	r3, r3, #32
   14718:	fa01 f103 	lsl.w	r1, r1, r3
   1471c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   14720:	d502      	bpl.n	14728 <__addsf3+0x78>
   14722:	4249      	negs	r1, r1
   14724:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   14728:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   1472c:	d313      	bcc.n	14756 <__addsf3+0xa6>
   1472e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   14732:	d306      	bcc.n	14742 <__addsf3+0x92>
   14734:	0840      	lsrs	r0, r0, #1
   14736:	ea4f 0131 	mov.w	r1, r1, rrx
   1473a:	f102 0201 	add.w	r2, r2, #1
   1473e:	2afe      	cmp	r2, #254	; 0xfe
   14740:	d251      	bcs.n	147e6 <__addsf3+0x136>
   14742:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   14746:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   1474a:	bf08      	it	eq
   1474c:	f020 0001 	biceq.w	r0, r0, #1
   14750:	ea40 0003 	orr.w	r0, r0, r3
   14754:	4770      	bx	lr
   14756:	0049      	lsls	r1, r1, #1
   14758:	eb40 0000 	adc.w	r0, r0, r0
   1475c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   14760:	f1a2 0201 	sub.w	r2, r2, #1
   14764:	d1ed      	bne.n	14742 <__addsf3+0x92>
   14766:	fab0 fc80 	clz	ip, r0
   1476a:	f1ac 0c08 	sub.w	ip, ip, #8
   1476e:	ebb2 020c 	subs.w	r2, r2, ip
   14772:	fa00 f00c 	lsl.w	r0, r0, ip
   14776:	bfaa      	itet	ge
   14778:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   1477c:	4252      	neglt	r2, r2
   1477e:	4318      	orrge	r0, r3
   14780:	bfbc      	itt	lt
   14782:	40d0      	lsrlt	r0, r2
   14784:	4318      	orrlt	r0, r3
   14786:	4770      	bx	lr
   14788:	f092 0f00 	teq	r2, #0
   1478c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   14790:	bf06      	itte	eq
   14792:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   14796:	3201      	addeq	r2, #1
   14798:	3b01      	subne	r3, #1
   1479a:	e7b5      	b.n	14708 <__addsf3+0x58>
   1479c:	ea4f 0341 	mov.w	r3, r1, lsl #1
   147a0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   147a4:	bf18      	it	ne
   147a6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   147aa:	d021      	beq.n	147f0 <__addsf3+0x140>
   147ac:	ea92 0f03 	teq	r2, r3
   147b0:	d004      	beq.n	147bc <__addsf3+0x10c>
   147b2:	f092 0f00 	teq	r2, #0
   147b6:	bf08      	it	eq
   147b8:	4608      	moveq	r0, r1
   147ba:	4770      	bx	lr
   147bc:	ea90 0f01 	teq	r0, r1
   147c0:	bf1c      	itt	ne
   147c2:	2000      	movne	r0, #0
   147c4:	4770      	bxne	lr
   147c6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   147ca:	d104      	bne.n	147d6 <__addsf3+0x126>
   147cc:	0040      	lsls	r0, r0, #1
   147ce:	bf28      	it	cs
   147d0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   147d4:	4770      	bx	lr
   147d6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   147da:	bf3c      	itt	cc
   147dc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   147e0:	4770      	bxcc	lr
   147e2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   147e6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   147ea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   147ee:	4770      	bx	lr
   147f0:	ea7f 6222 	mvns.w	r2, r2, asr #24
   147f4:	bf16      	itet	ne
   147f6:	4608      	movne	r0, r1
   147f8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   147fc:	4601      	movne	r1, r0
   147fe:	0242      	lsls	r2, r0, #9
   14800:	bf06      	itte	eq
   14802:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   14806:	ea90 0f01 	teqeq	r0, r1
   1480a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   1480e:	4770      	bx	lr

00014810 <__aeabi_ui2f>:
   14810:	f04f 0300 	mov.w	r3, #0
   14814:	e004      	b.n	14820 <__aeabi_i2f+0x8>
   14816:	bf00      	nop

00014818 <__aeabi_i2f>:
   14818:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   1481c:	bf48      	it	mi
   1481e:	4240      	negmi	r0, r0
   14820:	ea5f 0c00 	movs.w	ip, r0
   14824:	bf08      	it	eq
   14826:	4770      	bxeq	lr
   14828:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   1482c:	4601      	mov	r1, r0
   1482e:	f04f 0000 	mov.w	r0, #0
   14832:	e01c      	b.n	1486e <__aeabi_l2f+0x2a>

00014834 <__aeabi_ul2f>:
   14834:	ea50 0201 	orrs.w	r2, r0, r1
   14838:	bf08      	it	eq
   1483a:	4770      	bxeq	lr
   1483c:	f04f 0300 	mov.w	r3, #0
   14840:	e00a      	b.n	14858 <__aeabi_l2f+0x14>
   14842:	bf00      	nop

00014844 <__aeabi_l2f>:
   14844:	ea50 0201 	orrs.w	r2, r0, r1
   14848:	bf08      	it	eq
   1484a:	4770      	bxeq	lr
   1484c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   14850:	d502      	bpl.n	14858 <__aeabi_l2f+0x14>
   14852:	4240      	negs	r0, r0
   14854:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   14858:	ea5f 0c01 	movs.w	ip, r1
   1485c:	bf02      	ittt	eq
   1485e:	4684      	moveq	ip, r0
   14860:	4601      	moveq	r1, r0
   14862:	2000      	moveq	r0, #0
   14864:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   14868:	bf08      	it	eq
   1486a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   1486e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   14872:	fabc f28c 	clz	r2, ip
   14876:	3a08      	subs	r2, #8
   14878:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   1487c:	db10      	blt.n	148a0 <__aeabi_l2f+0x5c>
   1487e:	fa01 fc02 	lsl.w	ip, r1, r2
   14882:	4463      	add	r3, ip
   14884:	fa00 fc02 	lsl.w	ip, r0, r2
   14888:	f1c2 0220 	rsb	r2, r2, #32
   1488c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   14890:	fa20 f202 	lsr.w	r2, r0, r2
   14894:	eb43 0002 	adc.w	r0, r3, r2
   14898:	bf08      	it	eq
   1489a:	f020 0001 	biceq.w	r0, r0, #1
   1489e:	4770      	bx	lr
   148a0:	f102 0220 	add.w	r2, r2, #32
   148a4:	fa01 fc02 	lsl.w	ip, r1, r2
   148a8:	f1c2 0220 	rsb	r2, r2, #32
   148ac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   148b0:	fa21 f202 	lsr.w	r2, r1, r2
   148b4:	eb43 0002 	adc.w	r0, r3, r2
   148b8:	bf08      	it	eq
   148ba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   148be:	4770      	bx	lr

000148c0 <__aeabi_fmul>:
   148c0:	f04f 0cff 	mov.w	ip, #255	; 0xff
   148c4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   148c8:	bf1e      	ittt	ne
   148ca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   148ce:	ea92 0f0c 	teqne	r2, ip
   148d2:	ea93 0f0c 	teqne	r3, ip
   148d6:	d06f      	beq.n	149b8 <__aeabi_fmul+0xf8>
   148d8:	441a      	add	r2, r3
   148da:	ea80 0c01 	eor.w	ip, r0, r1
   148de:	0240      	lsls	r0, r0, #9
   148e0:	bf18      	it	ne
   148e2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   148e6:	d01e      	beq.n	14926 <__aeabi_fmul+0x66>
   148e8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   148ec:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   148f0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   148f4:	fba0 3101 	umull	r3, r1, r0, r1
   148f8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   148fc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   14900:	bf3e      	ittt	cc
   14902:	0049      	lslcc	r1, r1, #1
   14904:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   14908:	005b      	lslcc	r3, r3, #1
   1490a:	ea40 0001 	orr.w	r0, r0, r1
   1490e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   14912:	2afd      	cmp	r2, #253	; 0xfd
   14914:	d81d      	bhi.n	14952 <__aeabi_fmul+0x92>
   14916:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   1491a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   1491e:	bf08      	it	eq
   14920:	f020 0001 	biceq.w	r0, r0, #1
   14924:	4770      	bx	lr
   14926:	f090 0f00 	teq	r0, #0
   1492a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   1492e:	bf08      	it	eq
   14930:	0249      	lsleq	r1, r1, #9
   14932:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   14936:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   1493a:	3a7f      	subs	r2, #127	; 0x7f
   1493c:	bfc2      	ittt	gt
   1493e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   14942:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   14946:	4770      	bxgt	lr
   14948:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   1494c:	f04f 0300 	mov.w	r3, #0
   14950:	3a01      	subs	r2, #1
   14952:	dc5d      	bgt.n	14a10 <__aeabi_fmul+0x150>
   14954:	f112 0f19 	cmn.w	r2, #25
   14958:	bfdc      	itt	le
   1495a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   1495e:	4770      	bxle	lr
   14960:	f1c2 0200 	rsb	r2, r2, #0
   14964:	0041      	lsls	r1, r0, #1
   14966:	fa21 f102 	lsr.w	r1, r1, r2
   1496a:	f1c2 0220 	rsb	r2, r2, #32
   1496e:	fa00 fc02 	lsl.w	ip, r0, r2
   14972:	ea5f 0031 	movs.w	r0, r1, rrx
   14976:	f140 0000 	adc.w	r0, r0, #0
   1497a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   1497e:	bf08      	it	eq
   14980:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   14984:	4770      	bx	lr
   14986:	f092 0f00 	teq	r2, #0
   1498a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   1498e:	bf02      	ittt	eq
   14990:	0040      	lsleq	r0, r0, #1
   14992:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   14996:	3a01      	subeq	r2, #1
   14998:	d0f9      	beq.n	1498e <__aeabi_fmul+0xce>
   1499a:	ea40 000c 	orr.w	r0, r0, ip
   1499e:	f093 0f00 	teq	r3, #0
   149a2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   149a6:	bf02      	ittt	eq
   149a8:	0049      	lsleq	r1, r1, #1
   149aa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   149ae:	3b01      	subeq	r3, #1
   149b0:	d0f9      	beq.n	149a6 <__aeabi_fmul+0xe6>
   149b2:	ea41 010c 	orr.w	r1, r1, ip
   149b6:	e78f      	b.n	148d8 <__aeabi_fmul+0x18>
   149b8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   149bc:	ea92 0f0c 	teq	r2, ip
   149c0:	bf18      	it	ne
   149c2:	ea93 0f0c 	teqne	r3, ip
   149c6:	d00a      	beq.n	149de <__aeabi_fmul+0x11e>
   149c8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   149cc:	bf18      	it	ne
   149ce:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   149d2:	d1d8      	bne.n	14986 <__aeabi_fmul+0xc6>
   149d4:	ea80 0001 	eor.w	r0, r0, r1
   149d8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   149dc:	4770      	bx	lr
   149de:	f090 0f00 	teq	r0, #0
   149e2:	bf17      	itett	ne
   149e4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   149e8:	4608      	moveq	r0, r1
   149ea:	f091 0f00 	teqne	r1, #0
   149ee:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   149f2:	d014      	beq.n	14a1e <__aeabi_fmul+0x15e>
   149f4:	ea92 0f0c 	teq	r2, ip
   149f8:	d101      	bne.n	149fe <__aeabi_fmul+0x13e>
   149fa:	0242      	lsls	r2, r0, #9
   149fc:	d10f      	bne.n	14a1e <__aeabi_fmul+0x15e>
   149fe:	ea93 0f0c 	teq	r3, ip
   14a02:	d103      	bne.n	14a0c <__aeabi_fmul+0x14c>
   14a04:	024b      	lsls	r3, r1, #9
   14a06:	bf18      	it	ne
   14a08:	4608      	movne	r0, r1
   14a0a:	d108      	bne.n	14a1e <__aeabi_fmul+0x15e>
   14a0c:	ea80 0001 	eor.w	r0, r0, r1
   14a10:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   14a14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   14a18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   14a1c:	4770      	bx	lr
   14a1e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   14a22:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   14a26:	4770      	bx	lr

00014a28 <__aeabi_fdiv>:
   14a28:	f04f 0cff 	mov.w	ip, #255	; 0xff
   14a2c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   14a30:	bf1e      	ittt	ne
   14a32:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   14a36:	ea92 0f0c 	teqne	r2, ip
   14a3a:	ea93 0f0c 	teqne	r3, ip
   14a3e:	d069      	beq.n	14b14 <__aeabi_fdiv+0xec>
   14a40:	eba2 0203 	sub.w	r2, r2, r3
   14a44:	ea80 0c01 	eor.w	ip, r0, r1
   14a48:	0249      	lsls	r1, r1, #9
   14a4a:	ea4f 2040 	mov.w	r0, r0, lsl #9
   14a4e:	d037      	beq.n	14ac0 <__aeabi_fdiv+0x98>
   14a50:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   14a54:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   14a58:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   14a5c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   14a60:	428b      	cmp	r3, r1
   14a62:	bf38      	it	cc
   14a64:	005b      	lslcc	r3, r3, #1
   14a66:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   14a6a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   14a6e:	428b      	cmp	r3, r1
   14a70:	bf24      	itt	cs
   14a72:	1a5b      	subcs	r3, r3, r1
   14a74:	ea40 000c 	orrcs.w	r0, r0, ip
   14a78:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   14a7c:	bf24      	itt	cs
   14a7e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   14a82:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   14a86:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   14a8a:	bf24      	itt	cs
   14a8c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   14a90:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   14a94:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   14a98:	bf24      	itt	cs
   14a9a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   14a9e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   14aa2:	011b      	lsls	r3, r3, #4
   14aa4:	bf18      	it	ne
   14aa6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   14aaa:	d1e0      	bne.n	14a6e <__aeabi_fdiv+0x46>
   14aac:	2afd      	cmp	r2, #253	; 0xfd
   14aae:	f63f af50 	bhi.w	14952 <__aeabi_fmul+0x92>
   14ab2:	428b      	cmp	r3, r1
   14ab4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   14ab8:	bf08      	it	eq
   14aba:	f020 0001 	biceq.w	r0, r0, #1
   14abe:	4770      	bx	lr
   14ac0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   14ac4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   14ac8:	327f      	adds	r2, #127	; 0x7f
   14aca:	bfc2      	ittt	gt
   14acc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   14ad0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   14ad4:	4770      	bxgt	lr
   14ad6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   14ada:	f04f 0300 	mov.w	r3, #0
   14ade:	3a01      	subs	r2, #1
   14ae0:	e737      	b.n	14952 <__aeabi_fmul+0x92>
   14ae2:	f092 0f00 	teq	r2, #0
   14ae6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   14aea:	bf02      	ittt	eq
   14aec:	0040      	lsleq	r0, r0, #1
   14aee:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   14af2:	3a01      	subeq	r2, #1
   14af4:	d0f9      	beq.n	14aea <__aeabi_fdiv+0xc2>
   14af6:	ea40 000c 	orr.w	r0, r0, ip
   14afa:	f093 0f00 	teq	r3, #0
   14afe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   14b02:	bf02      	ittt	eq
   14b04:	0049      	lsleq	r1, r1, #1
   14b06:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   14b0a:	3b01      	subeq	r3, #1
   14b0c:	d0f9      	beq.n	14b02 <__aeabi_fdiv+0xda>
   14b0e:	ea41 010c 	orr.w	r1, r1, ip
   14b12:	e795      	b.n	14a40 <__aeabi_fdiv+0x18>
   14b14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   14b18:	ea92 0f0c 	teq	r2, ip
   14b1c:	d108      	bne.n	14b30 <__aeabi_fdiv+0x108>
   14b1e:	0242      	lsls	r2, r0, #9
   14b20:	f47f af7d 	bne.w	14a1e <__aeabi_fmul+0x15e>
   14b24:	ea93 0f0c 	teq	r3, ip
   14b28:	f47f af70 	bne.w	14a0c <__aeabi_fmul+0x14c>
   14b2c:	4608      	mov	r0, r1
   14b2e:	e776      	b.n	14a1e <__aeabi_fmul+0x15e>
   14b30:	ea93 0f0c 	teq	r3, ip
   14b34:	d104      	bne.n	14b40 <__aeabi_fdiv+0x118>
   14b36:	024b      	lsls	r3, r1, #9
   14b38:	f43f af4c 	beq.w	149d4 <__aeabi_fmul+0x114>
   14b3c:	4608      	mov	r0, r1
   14b3e:	e76e      	b.n	14a1e <__aeabi_fmul+0x15e>
   14b40:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   14b44:	bf18      	it	ne
   14b46:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   14b4a:	d1ca      	bne.n	14ae2 <__aeabi_fdiv+0xba>
   14b4c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   14b50:	f47f af5c 	bne.w	14a0c <__aeabi_fmul+0x14c>
   14b54:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   14b58:	f47f af3c 	bne.w	149d4 <__aeabi_fmul+0x114>
   14b5c:	e75f      	b.n	14a1e <__aeabi_fmul+0x15e>
   14b5e:	bf00      	nop

00014b60 <gcvt>:
   14b60:	b5f0      	push	{r4, r5, r6, r7, lr}
   14b62:	4615      	mov	r5, r2
   14b64:	461c      	mov	r4, r3
   14b66:	b085      	sub	sp, #20
   14b68:	2200      	movs	r2, #0
   14b6a:	2300      	movs	r3, #0
   14b6c:	4606      	mov	r6, r0
   14b6e:	460f      	mov	r7, r1
   14b70:	f005 fdc6 	bl	1a700 <__aeabi_dcmplt>
   14b74:	b9a8      	cbnz	r0, 14ba2 <gcvt+0x42>
   14b76:	4620      	mov	r0, r4
   14b78:	f240 01dc 	movw	r1, #220	; 0xdc
   14b7c:	9500      	str	r5, [sp, #0]
   14b7e:	f2c2 0100 	movt	r1, #8192	; 0x2000
   14b82:	9001      	str	r0, [sp, #4]
   14b84:	4632      	mov	r2, r6
   14b86:	463b      	mov	r3, r7
   14b88:	6808      	ldr	r0, [r1, #0]
   14b8a:	2167      	movs	r1, #103	; 0x67
   14b8c:	9102      	str	r1, [sp, #8]
   14b8e:	2100      	movs	r1, #0
   14b90:	9103      	str	r1, [sp, #12]
   14b92:	f003 f9e1 	bl	17f58 <_gcvt>
   14b96:	2800      	cmp	r0, #0
   14b98:	bf14      	ite	ne
   14b9a:	4620      	movne	r0, r4
   14b9c:	2000      	moveq	r0, #0
   14b9e:	b005      	add	sp, #20
   14ba0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14ba2:	4620      	mov	r0, r4
   14ba4:	232d      	movs	r3, #45	; 0x2d
   14ba6:	3d01      	subs	r5, #1
   14ba8:	f800 3b01 	strb.w	r3, [r0], #1
   14bac:	e7e4      	b.n	14b78 <gcvt+0x18>
   14bae:	bf00      	nop

00014bb0 <gcvtf>:
   14bb0:	b570      	push	{r4, r5, r6, lr}
   14bb2:	4614      	mov	r4, r2
   14bb4:	460d      	mov	r5, r1
   14bb6:	f7ff fd21 	bl	145fc <__aeabi_f2d>
   14bba:	462a      	mov	r2, r5
   14bbc:	4623      	mov	r3, r4
   14bbe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   14bc2:	e7cd      	b.n	14b60 <gcvt>

00014bc4 <ecvt>:
   14bc4:	b510      	push	{r4, lr}
   14bc6:	b082      	sub	sp, #8
   14bc8:	2400      	movs	r4, #0
   14bca:	9401      	str	r4, [sp, #4]
   14bcc:	9c04      	ldr	r4, [sp, #16]
   14bce:	9400      	str	r4, [sp, #0]
   14bd0:	f003 fac6 	bl	18160 <ecvtbuf>
   14bd4:	b002      	add	sp, #8
   14bd6:	bd10      	pop	{r4, pc}

00014bd8 <ecvtf>:
   14bd8:	b570      	push	{r4, r5, r6, lr}
   14bda:	4615      	mov	r5, r2
   14bdc:	b082      	sub	sp, #8
   14bde:	460e      	mov	r6, r1
   14be0:	461c      	mov	r4, r3
   14be2:	f7ff fd0b 	bl	145fc <__aeabi_f2d>
   14be6:	4632      	mov	r2, r6
   14be8:	462b      	mov	r3, r5
   14bea:	9400      	str	r4, [sp, #0]
   14bec:	f7ff ffea 	bl	14bc4 <ecvt>
   14bf0:	b002      	add	sp, #8
   14bf2:	bd70      	pop	{r4, r5, r6, pc}

00014bf4 <fcvt>:
   14bf4:	b510      	push	{r4, lr}
   14bf6:	b082      	sub	sp, #8
   14bf8:	2400      	movs	r4, #0
   14bfa:	9401      	str	r4, [sp, #4]
   14bfc:	9c04      	ldr	r4, [sp, #16]
   14bfe:	9400      	str	r4, [sp, #0]
   14c00:	f003 fb08 	bl	18214 <fcvtbuf>
   14c04:	b002      	add	sp, #8
   14c06:	bd10      	pop	{r4, pc}

00014c08 <fcvtf>:
   14c08:	b570      	push	{r4, r5, r6, lr}
   14c0a:	4615      	mov	r5, r2
   14c0c:	b082      	sub	sp, #8
   14c0e:	460e      	mov	r6, r1
   14c10:	461c      	mov	r4, r3
   14c12:	f7ff fcf3 	bl	145fc <__aeabi_f2d>
   14c16:	4632      	mov	r2, r6
   14c18:	462b      	mov	r3, r5
   14c1a:	9400      	str	r4, [sp, #0]
   14c1c:	f7ff ffea 	bl	14bf4 <fcvt>
   14c20:	b002      	add	sp, #8
   14c22:	bd70      	pop	{r4, r5, r6, pc}

00014c24 <__errno>:
   14c24:	f240 03dc 	movw	r3, #220	; 0xdc
   14c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14c2c:	6818      	ldr	r0, [r3, #0]
   14c2e:	4770      	bx	lr

00014c30 <__libc_init_array>:
   14c30:	b570      	push	{r4, r5, r6, lr}
   14c32:	f247 5600 	movw	r6, #29952	; 0x7500
   14c36:	f247 5500 	movw	r5, #29952	; 0x7500
   14c3a:	f2c0 0602 	movt	r6, #2
   14c3e:	f2c0 0502 	movt	r5, #2
   14c42:	1b76      	subs	r6, r6, r5
   14c44:	10b6      	asrs	r6, r6, #2
   14c46:	d006      	beq.n	14c56 <__libc_init_array+0x26>
   14c48:	2400      	movs	r4, #0
   14c4a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   14c4e:	3401      	adds	r4, #1
   14c50:	4798      	blx	r3
   14c52:	42a6      	cmp	r6, r4
   14c54:	d8f9      	bhi.n	14c4a <__libc_init_array+0x1a>
   14c56:	f247 5500 	movw	r5, #29952	; 0x7500
   14c5a:	f247 5604 	movw	r6, #29956	; 0x7504
   14c5e:	f2c0 0502 	movt	r5, #2
   14c62:	f2c0 0602 	movt	r6, #2
   14c66:	1b76      	subs	r6, r6, r5
   14c68:	f012 fc3e 	bl	274e8 <_init>
   14c6c:	10b6      	asrs	r6, r6, #2
   14c6e:	d006      	beq.n	14c7e <__libc_init_array+0x4e>
   14c70:	2400      	movs	r4, #0
   14c72:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   14c76:	3401      	adds	r4, #1
   14c78:	4798      	blx	r3
   14c7a:	42a6      	cmp	r6, r4
   14c7c:	d8f9      	bhi.n	14c72 <__libc_init_array+0x42>
   14c7e:	bd70      	pop	{r4, r5, r6, pc}

00014c80 <memcpy>:
   14c80:	2a03      	cmp	r2, #3
   14c82:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   14c86:	d80b      	bhi.n	14ca0 <memcpy+0x20>
   14c88:	b13a      	cbz	r2, 14c9a <memcpy+0x1a>
   14c8a:	2300      	movs	r3, #0
   14c8c:	f811 c003 	ldrb.w	ip, [r1, r3]
   14c90:	f800 c003 	strb.w	ip, [r0, r3]
   14c94:	3301      	adds	r3, #1
   14c96:	4293      	cmp	r3, r2
   14c98:	d1f8      	bne.n	14c8c <memcpy+0xc>
   14c9a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   14c9e:	4770      	bx	lr
   14ca0:	1882      	adds	r2, r0, r2
   14ca2:	460c      	mov	r4, r1
   14ca4:	4603      	mov	r3, r0
   14ca6:	e003      	b.n	14cb0 <memcpy+0x30>
   14ca8:	f814 1c01 	ldrb.w	r1, [r4, #-1]
   14cac:	f803 1c01 	strb.w	r1, [r3, #-1]
   14cb0:	f003 0603 	and.w	r6, r3, #3
   14cb4:	4619      	mov	r1, r3
   14cb6:	46a4      	mov	ip, r4
   14cb8:	3301      	adds	r3, #1
   14cba:	3401      	adds	r4, #1
   14cbc:	2e00      	cmp	r6, #0
   14cbe:	d1f3      	bne.n	14ca8 <memcpy+0x28>
   14cc0:	f01c 0403 	ands.w	r4, ip, #3
   14cc4:	4663      	mov	r3, ip
   14cc6:	bf08      	it	eq
   14cc8:	ebc1 0c02 	rsbeq	ip, r1, r2
   14ccc:	d068      	beq.n	14da0 <memcpy+0x120>
   14cce:	4265      	negs	r5, r4
   14cd0:	f1c4 0a04 	rsb	sl, r4, #4
   14cd4:	eb0c 0705 	add.w	r7, ip, r5
   14cd8:	4633      	mov	r3, r6
   14cda:	ea4f 0aca 	mov.w	sl, sl, lsl #3
   14cde:	f85c 6005 	ldr.w	r6, [ip, r5]
   14ce2:	ea4f 08c4 	mov.w	r8, r4, lsl #3
   14ce6:	1a55      	subs	r5, r2, r1
   14ce8:	e008      	b.n	14cfc <memcpy+0x7c>
   14cea:	f857 4f04 	ldr.w	r4, [r7, #4]!
   14cee:	4626      	mov	r6, r4
   14cf0:	fa04 f40a 	lsl.w	r4, r4, sl
   14cf4:	ea49 0404 	orr.w	r4, r9, r4
   14cf8:	50cc      	str	r4, [r1, r3]
   14cfa:	3304      	adds	r3, #4
   14cfc:	185c      	adds	r4, r3, r1
   14cfe:	2d03      	cmp	r5, #3
   14d00:	fa26 f908 	lsr.w	r9, r6, r8
   14d04:	f1a5 0504 	sub.w	r5, r5, #4
   14d08:	eb0c 0603 	add.w	r6, ip, r3
   14d0c:	dced      	bgt.n	14cea <memcpy+0x6a>
   14d0e:	2300      	movs	r3, #0
   14d10:	e002      	b.n	14d18 <memcpy+0x98>
   14d12:	5cf1      	ldrb	r1, [r6, r3]
   14d14:	54e1      	strb	r1, [r4, r3]
   14d16:	3301      	adds	r3, #1
   14d18:	1919      	adds	r1, r3, r4
   14d1a:	4291      	cmp	r1, r2
   14d1c:	d3f9      	bcc.n	14d12 <memcpy+0x92>
   14d1e:	e7bc      	b.n	14c9a <memcpy+0x1a>
   14d20:	f853 4c40 	ldr.w	r4, [r3, #-64]
   14d24:	f841 4c40 	str.w	r4, [r1, #-64]
   14d28:	f853 4c3c 	ldr.w	r4, [r3, #-60]
   14d2c:	f841 4c3c 	str.w	r4, [r1, #-60]
   14d30:	f853 4c38 	ldr.w	r4, [r3, #-56]
   14d34:	f841 4c38 	str.w	r4, [r1, #-56]
   14d38:	f853 4c34 	ldr.w	r4, [r3, #-52]
   14d3c:	f841 4c34 	str.w	r4, [r1, #-52]
   14d40:	f853 4c30 	ldr.w	r4, [r3, #-48]
   14d44:	f841 4c30 	str.w	r4, [r1, #-48]
   14d48:	f853 4c2c 	ldr.w	r4, [r3, #-44]
   14d4c:	f841 4c2c 	str.w	r4, [r1, #-44]
   14d50:	f853 4c28 	ldr.w	r4, [r3, #-40]
   14d54:	f841 4c28 	str.w	r4, [r1, #-40]
   14d58:	f853 4c24 	ldr.w	r4, [r3, #-36]
   14d5c:	f841 4c24 	str.w	r4, [r1, #-36]
   14d60:	f853 4c20 	ldr.w	r4, [r3, #-32]
   14d64:	f841 4c20 	str.w	r4, [r1, #-32]
   14d68:	f853 4c1c 	ldr.w	r4, [r3, #-28]
   14d6c:	f841 4c1c 	str.w	r4, [r1, #-28]
   14d70:	f853 4c18 	ldr.w	r4, [r3, #-24]
   14d74:	f841 4c18 	str.w	r4, [r1, #-24]
   14d78:	f853 4c14 	ldr.w	r4, [r3, #-20]
   14d7c:	f841 4c14 	str.w	r4, [r1, #-20]
   14d80:	f853 4c10 	ldr.w	r4, [r3, #-16]
   14d84:	f841 4c10 	str.w	r4, [r1, #-16]
   14d88:	f853 4c0c 	ldr.w	r4, [r3, #-12]
   14d8c:	f841 4c0c 	str.w	r4, [r1, #-12]
   14d90:	f853 4c08 	ldr.w	r4, [r3, #-8]
   14d94:	f841 4c08 	str.w	r4, [r1, #-8]
   14d98:	f853 4c04 	ldr.w	r4, [r3, #-4]
   14d9c:	f841 4c04 	str.w	r4, [r1, #-4]
   14da0:	461c      	mov	r4, r3
   14da2:	460d      	mov	r5, r1
   14da4:	3340      	adds	r3, #64	; 0x40
   14da6:	3140      	adds	r1, #64	; 0x40
   14da8:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
   14dac:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
   14db0:	dcb6      	bgt.n	14d20 <memcpy+0xa0>
   14db2:	4621      	mov	r1, r4
   14db4:	462b      	mov	r3, r5
   14db6:	1b54      	subs	r4, r2, r5
   14db8:	e00f      	b.n	14dda <memcpy+0x15a>
   14dba:	f851 5c10 	ldr.w	r5, [r1, #-16]
   14dbe:	f843 5c10 	str.w	r5, [r3, #-16]
   14dc2:	f851 5c0c 	ldr.w	r5, [r1, #-12]
   14dc6:	f843 5c0c 	str.w	r5, [r3, #-12]
   14dca:	f851 5c08 	ldr.w	r5, [r1, #-8]
   14dce:	f843 5c08 	str.w	r5, [r3, #-8]
   14dd2:	f851 5c04 	ldr.w	r5, [r1, #-4]
   14dd6:	f843 5c04 	str.w	r5, [r3, #-4]
   14dda:	2c0f      	cmp	r4, #15
   14ddc:	460d      	mov	r5, r1
   14dde:	469c      	mov	ip, r3
   14de0:	f101 0110 	add.w	r1, r1, #16
   14de4:	f103 0310 	add.w	r3, r3, #16
   14de8:	f1a4 0410 	sub.w	r4, r4, #16
   14dec:	dce5      	bgt.n	14dba <memcpy+0x13a>
   14dee:	ebcc 0102 	rsb	r1, ip, r2
   14df2:	2300      	movs	r3, #0
   14df4:	e003      	b.n	14dfe <memcpy+0x17e>
   14df6:	58ec      	ldr	r4, [r5, r3]
   14df8:	f84c 4003 	str.w	r4, [ip, r3]
   14dfc:	3304      	adds	r3, #4
   14dfe:	195e      	adds	r6, r3, r5
   14e00:	2903      	cmp	r1, #3
   14e02:	eb03 040c 	add.w	r4, r3, ip
   14e06:	f1a1 0104 	sub.w	r1, r1, #4
   14e0a:	dcf4      	bgt.n	14df6 <memcpy+0x176>
   14e0c:	e77f      	b.n	14d0e <memcpy+0x8e>
   14e0e:	bf00      	nop

00014e10 <memset>:
   14e10:	2a03      	cmp	r2, #3
   14e12:	b2c9      	uxtb	r1, r1
   14e14:	b430      	push	{r4, r5}
   14e16:	d807      	bhi.n	14e28 <memset+0x18>
   14e18:	b122      	cbz	r2, 14e24 <memset+0x14>
   14e1a:	2300      	movs	r3, #0
   14e1c:	54c1      	strb	r1, [r0, r3]
   14e1e:	3301      	adds	r3, #1
   14e20:	4293      	cmp	r3, r2
   14e22:	d1fb      	bne.n	14e1c <memset+0xc>
   14e24:	bc30      	pop	{r4, r5}
   14e26:	4770      	bx	lr
   14e28:	eb00 0c02 	add.w	ip, r0, r2
   14e2c:	4603      	mov	r3, r0
   14e2e:	e001      	b.n	14e34 <memset+0x24>
   14e30:	f803 1c01 	strb.w	r1, [r3, #-1]
   14e34:	f003 0403 	and.w	r4, r3, #3
   14e38:	461a      	mov	r2, r3
   14e3a:	3301      	adds	r3, #1
   14e3c:	2c00      	cmp	r4, #0
   14e3e:	d1f7      	bne.n	14e30 <memset+0x20>
   14e40:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
   14e44:	ebc2 040c 	rsb	r4, r2, ip
   14e48:	fb03 f301 	mul.w	r3, r3, r1
   14e4c:	e01f      	b.n	14e8e <memset+0x7e>
   14e4e:	f842 3c40 	str.w	r3, [r2, #-64]
   14e52:	f842 3c3c 	str.w	r3, [r2, #-60]
   14e56:	f842 3c38 	str.w	r3, [r2, #-56]
   14e5a:	f842 3c34 	str.w	r3, [r2, #-52]
   14e5e:	f842 3c30 	str.w	r3, [r2, #-48]
   14e62:	f842 3c2c 	str.w	r3, [r2, #-44]
   14e66:	f842 3c28 	str.w	r3, [r2, #-40]
   14e6a:	f842 3c24 	str.w	r3, [r2, #-36]
   14e6e:	f842 3c20 	str.w	r3, [r2, #-32]
   14e72:	f842 3c1c 	str.w	r3, [r2, #-28]
   14e76:	f842 3c18 	str.w	r3, [r2, #-24]
   14e7a:	f842 3c14 	str.w	r3, [r2, #-20]
   14e7e:	f842 3c10 	str.w	r3, [r2, #-16]
   14e82:	f842 3c0c 	str.w	r3, [r2, #-12]
   14e86:	f842 3c08 	str.w	r3, [r2, #-8]
   14e8a:	f842 3c04 	str.w	r3, [r2, #-4]
   14e8e:	4615      	mov	r5, r2
   14e90:	3240      	adds	r2, #64	; 0x40
   14e92:	2c3f      	cmp	r4, #63	; 0x3f
   14e94:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
   14e98:	dcd9      	bgt.n	14e4e <memset+0x3e>
   14e9a:	462a      	mov	r2, r5
   14e9c:	ebc5 040c 	rsb	r4, r5, ip
   14ea0:	e007      	b.n	14eb2 <memset+0xa2>
   14ea2:	f842 3c10 	str.w	r3, [r2, #-16]
   14ea6:	f842 3c0c 	str.w	r3, [r2, #-12]
   14eaa:	f842 3c08 	str.w	r3, [r2, #-8]
   14eae:	f842 3c04 	str.w	r3, [r2, #-4]
   14eb2:	4615      	mov	r5, r2
   14eb4:	3210      	adds	r2, #16
   14eb6:	2c0f      	cmp	r4, #15
   14eb8:	f1a4 0410 	sub.w	r4, r4, #16
   14ebc:	dcf1      	bgt.n	14ea2 <memset+0x92>
   14ebe:	462a      	mov	r2, r5
   14ec0:	ebc5 050c 	rsb	r5, r5, ip
   14ec4:	e001      	b.n	14eca <memset+0xba>
   14ec6:	f842 3c04 	str.w	r3, [r2, #-4]
   14eca:	4614      	mov	r4, r2
   14ecc:	3204      	adds	r2, #4
   14ece:	2d03      	cmp	r5, #3
   14ed0:	f1a5 0504 	sub.w	r5, r5, #4
   14ed4:	dcf7      	bgt.n	14ec6 <memset+0xb6>
   14ed6:	e001      	b.n	14edc <memset+0xcc>
   14ed8:	f804 1b01 	strb.w	r1, [r4], #1
   14edc:	4564      	cmp	r4, ip
   14ede:	d3fb      	bcc.n	14ed8 <memset+0xc8>
   14ee0:	e7a0      	b.n	14e24 <memset+0x14>
   14ee2:	bf00      	nop

00014ee4 <snprintf>:
   14ee4:	b40c      	push	{r2, r3}
   14ee6:	f240 03dc 	movw	r3, #220	; 0xdc
   14eea:	b5f0      	push	{r4, r5, r6, r7, lr}
   14eec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14ef0:	1e0c      	subs	r4, r1, #0
   14ef2:	b09d      	sub	sp, #116	; 0x74
   14ef4:	4605      	mov	r5, r0
   14ef6:	681e      	ldr	r6, [r3, #0]
   14ef8:	db28      	blt.n	14f4c <snprintf+0x68>
   14efa:	af23      	add	r7, sp, #140	; 0x8c
   14efc:	9a22      	ldr	r2, [sp, #136]	; 0x88
   14efe:	463b      	mov	r3, r7
   14f00:	4630      	mov	r0, r6
   14f02:	a901      	add	r1, sp, #4
   14f04:	bf0c      	ite	eq
   14f06:	46a4      	moveq	ip, r4
   14f08:	f104 3cff 	addne.w	ip, r4, #4294967295
   14f0c:	f44f 7e02 	mov.w	lr, #520	; 0x208
   14f10:	9505      	str	r5, [sp, #20]
   14f12:	f8ad e010 	strh.w	lr, [sp, #16]
   14f16:	f04f 3eff 	mov.w	lr, #4294967295
   14f1a:	f8cd c018 	str.w	ip, [sp, #24]
   14f1e:	9501      	str	r5, [sp, #4]
   14f20:	f8ad e012 	strh.w	lr, [sp, #18]
   14f24:	f8cd c00c 	str.w	ip, [sp, #12]
   14f28:	971b      	str	r7, [sp, #108]	; 0x6c
   14f2a:	f000 fd59 	bl	159e0 <_svfprintf_r>
   14f2e:	f1b0 3fff 	cmp.w	r0, #4294967295
   14f32:	db08      	blt.n	14f46 <snprintf+0x62>
   14f34:	b114      	cbz	r4, 14f3c <snprintf+0x58>
   14f36:	9b01      	ldr	r3, [sp, #4]
   14f38:	2200      	movs	r2, #0
   14f3a:	701a      	strb	r2, [r3, #0]
   14f3c:	b01d      	add	sp, #116	; 0x74
   14f3e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   14f42:	b002      	add	sp, #8
   14f44:	4770      	bx	lr
   14f46:	238b      	movs	r3, #139	; 0x8b
   14f48:	6033      	str	r3, [r6, #0]
   14f4a:	e7f3      	b.n	14f34 <snprintf+0x50>
   14f4c:	238b      	movs	r3, #139	; 0x8b
   14f4e:	f04f 30ff 	mov.w	r0, #4294967295
   14f52:	6033      	str	r3, [r6, #0]
   14f54:	e7f2      	b.n	14f3c <snprintf+0x58>
   14f56:	bf00      	nop

00014f58 <_snprintf_r>:
   14f58:	b408      	push	{r3}
   14f5a:	b5f0      	push	{r4, r5, r6, r7, lr}
   14f5c:	1e14      	subs	r4, r2, #0
   14f5e:	b09c      	sub	sp, #112	; 0x70
   14f60:	4606      	mov	r6, r0
   14f62:	460d      	mov	r5, r1
   14f64:	db27      	blt.n	14fb6 <_snprintf_r+0x5e>
   14f66:	af22      	add	r7, sp, #136	; 0x88
   14f68:	9a21      	ldr	r2, [sp, #132]	; 0x84
   14f6a:	463b      	mov	r3, r7
   14f6c:	a901      	add	r1, sp, #4
   14f6e:	bf0c      	ite	eq
   14f70:	46a4      	moveq	ip, r4
   14f72:	f104 3cff 	addne.w	ip, r4, #4294967295
   14f76:	f44f 7e02 	mov.w	lr, #520	; 0x208
   14f7a:	9505      	str	r5, [sp, #20]
   14f7c:	f8ad e010 	strh.w	lr, [sp, #16]
   14f80:	f04f 3eff 	mov.w	lr, #4294967295
   14f84:	f8cd c018 	str.w	ip, [sp, #24]
   14f88:	9501      	str	r5, [sp, #4]
   14f8a:	f8ad e012 	strh.w	lr, [sp, #18]
   14f8e:	f8cd c00c 	str.w	ip, [sp, #12]
   14f92:	971b      	str	r7, [sp, #108]	; 0x6c
   14f94:	f000 fd24 	bl	159e0 <_svfprintf_r>
   14f98:	f1b0 3fff 	cmp.w	r0, #4294967295
   14f9c:	db08      	blt.n	14fb0 <_snprintf_r+0x58>
   14f9e:	b114      	cbz	r4, 14fa6 <_snprintf_r+0x4e>
   14fa0:	9b01      	ldr	r3, [sp, #4]
   14fa2:	2200      	movs	r2, #0
   14fa4:	701a      	strb	r2, [r3, #0]
   14fa6:	b01c      	add	sp, #112	; 0x70
   14fa8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   14fac:	b001      	add	sp, #4
   14fae:	4770      	bx	lr
   14fb0:	238b      	movs	r3, #139	; 0x8b
   14fb2:	6033      	str	r3, [r6, #0]
   14fb4:	e7f3      	b.n	14f9e <_snprintf_r+0x46>
   14fb6:	238b      	movs	r3, #139	; 0x8b
   14fb8:	6003      	str	r3, [r0, #0]
   14fba:	f04f 30ff 	mov.w	r0, #4294967295
   14fbe:	e7f2      	b.n	14fa6 <_snprintf_r+0x4e>

00014fc0 <sprintf>:
   14fc0:	b40e      	push	{r1, r2, r3}
   14fc2:	f240 03dc 	movw	r3, #220	; 0xdc
   14fc6:	b530      	push	{r4, r5, lr}
   14fc8:	b09c      	sub	sp, #112	; 0x70
   14fca:	ac1f      	add	r4, sp, #124	; 0x7c
   14fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14fd0:	4605      	mov	r5, r0
   14fd2:	a901      	add	r1, sp, #4
   14fd4:	f854 2b04 	ldr.w	r2, [r4], #4
   14fd8:	f04f 3cff 	mov.w	ip, #4294967295
   14fdc:	6818      	ldr	r0, [r3, #0]
   14fde:	f44f 7302 	mov.w	r3, #520	; 0x208
   14fe2:	f8ad 3010 	strh.w	r3, [sp, #16]
   14fe6:	4623      	mov	r3, r4
   14fe8:	9505      	str	r5, [sp, #20]
   14fea:	9501      	str	r5, [sp, #4]
   14fec:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   14ff0:	f8ad c012 	strh.w	ip, [sp, #18]
   14ff4:	9506      	str	r5, [sp, #24]
   14ff6:	9503      	str	r5, [sp, #12]
   14ff8:	941b      	str	r4, [sp, #108]	; 0x6c
   14ffa:	f000 fcf1 	bl	159e0 <_svfprintf_r>
   14ffe:	9b01      	ldr	r3, [sp, #4]
   15000:	2200      	movs	r2, #0
   15002:	701a      	strb	r2, [r3, #0]
   15004:	b01c      	add	sp, #112	; 0x70
   15006:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   1500a:	b003      	add	sp, #12
   1500c:	4770      	bx	lr
   1500e:	bf00      	nop

00015010 <_sprintf_r>:
   15010:	b40c      	push	{r2, r3}
   15012:	460b      	mov	r3, r1
   15014:	b510      	push	{r4, lr}
   15016:	b09c      	sub	sp, #112	; 0x70
   15018:	ac1e      	add	r4, sp, #120	; 0x78
   1501a:	a901      	add	r1, sp, #4
   1501c:	9305      	str	r3, [sp, #20]
   1501e:	f44f 7c02 	mov.w	ip, #520	; 0x208
   15022:	f854 2b04 	ldr.w	r2, [r4], #4
   15026:	9301      	str	r3, [sp, #4]
   15028:	f04f 33ff 	mov.w	r3, #4294967295
   1502c:	f8ad 3012 	strh.w	r3, [sp, #18]
   15030:	4623      	mov	r3, r4
   15032:	941b      	str	r4, [sp, #108]	; 0x6c
   15034:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
   15038:	f8ad c010 	strh.w	ip, [sp, #16]
   1503c:	9406      	str	r4, [sp, #24]
   1503e:	9403      	str	r4, [sp, #12]
   15040:	f000 fcce 	bl	159e0 <_svfprintf_r>
   15044:	9b01      	ldr	r3, [sp, #4]
   15046:	2200      	movs	r2, #0
   15048:	701a      	strb	r2, [r3, #0]
   1504a:	b01c      	add	sp, #112	; 0x70
   1504c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   15050:	b002      	add	sp, #8
   15052:	4770      	bx	lr

00015054 <strchr>:
   15054:	b2c9      	uxtb	r1, r1
   15056:	b430      	push	{r4, r5}
   15058:	b119      	cbz	r1, 15062 <strchr+0xe>
   1505a:	e024      	b.n	150a6 <strchr+0x52>
   1505c:	7803      	ldrb	r3, [r0, #0]
   1505e:	b1d3      	cbz	r3, 15096 <strchr+0x42>
   15060:	3001      	adds	r0, #1
   15062:	f010 0f03 	tst.w	r0, #3
   15066:	d1f9      	bne.n	1505c <strchr+0x8>
   15068:	6803      	ldr	r3, [r0, #0]
   1506a:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   1506e:	ea22 0303 	bic.w	r3, r2, r3
   15072:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   15076:	d108      	bne.n	1508a <strchr+0x36>
   15078:	f850 3f04 	ldr.w	r3, [r0, #4]!
   1507c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   15080:	ea22 0303 	bic.w	r3, r2, r3
   15084:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   15088:	d0f6      	beq.n	15078 <strchr+0x24>
   1508a:	7803      	ldrb	r3, [r0, #0]
   1508c:	b11b      	cbz	r3, 15096 <strchr+0x42>
   1508e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   15092:	2b00      	cmp	r3, #0
   15094:	d1fb      	bne.n	1508e <strchr+0x3a>
   15096:	bc30      	pop	{r4, r5}
   15098:	4770      	bx	lr
   1509a:	7803      	ldrb	r3, [r0, #0]
   1509c:	2b00      	cmp	r3, #0
   1509e:	d036      	beq.n	1510e <strchr+0xba>
   150a0:	4299      	cmp	r1, r3
   150a2:	d0f8      	beq.n	15096 <strchr+0x42>
   150a4:	3001      	adds	r0, #1
   150a6:	f010 0f03 	tst.w	r0, #3
   150aa:	d1f6      	bne.n	1509a <strchr+0x46>
   150ac:	6803      	ldr	r3, [r0, #0]
   150ae:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
   150b2:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   150b6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   150ba:	ea22 0203 	bic.w	r2, r2, r3
   150be:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   150c2:	d11b      	bne.n	150fc <strchr+0xa8>
   150c4:	ea85 0303 	eor.w	r3, r5, r3
   150c8:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   150cc:	ea22 0303 	bic.w	r3, r2, r3
   150d0:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   150d4:	d003      	beq.n	150de <strchr+0x8a>
   150d6:	e011      	b.n	150fc <strchr+0xa8>
   150d8:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   150dc:	d10e      	bne.n	150fc <strchr+0xa8>
   150de:	f850 3f04 	ldr.w	r3, [r0, #4]!
   150e2:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
   150e6:	ea85 0203 	eor.w	r2, r5, r3
   150ea:	ea24 0303 	bic.w	r3, r4, r3
   150ee:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
   150f2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   150f6:	ea2c 0202 	bic.w	r2, ip, r2
   150fa:	d0ed      	beq.n	150d8 <strchr+0x84>
   150fc:	7803      	ldrb	r3, [r0, #0]
   150fe:	b91b      	cbnz	r3, 15108 <strchr+0xb4>
   15100:	e005      	b.n	1510e <strchr+0xba>
   15102:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   15106:	b113      	cbz	r3, 1510e <strchr+0xba>
   15108:	4299      	cmp	r1, r3
   1510a:	d1fa      	bne.n	15102 <strchr+0xae>
   1510c:	e7c3      	b.n	15096 <strchr+0x42>
   1510e:	2000      	movs	r0, #0
   15110:	e7c1      	b.n	15096 <strchr+0x42>
   15112:	bf00      	nop

00015114 <strcpy>:
   15114:	ea80 0201 	eor.w	r2, r0, r1
   15118:	4684      	mov	ip, r0
   1511a:	f012 0f03 	tst.w	r2, #3
   1511e:	d14f      	bne.n	151c0 <strcpy+0xac>
   15120:	f011 0f03 	tst.w	r1, #3
   15124:	d132      	bne.n	1518c <strcpy+0x78>
   15126:	f84d 4d04 	str.w	r4, [sp, #-4]!
   1512a:	f011 0f04 	tst.w	r1, #4
   1512e:	f851 3b04 	ldr.w	r3, [r1], #4
   15132:	d00b      	beq.n	1514c <strcpy+0x38>
   15134:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   15138:	439a      	bics	r2, r3
   1513a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1513e:	bf04      	itt	eq
   15140:	f84c 3b04 	streq.w	r3, [ip], #4
   15144:	f851 3b04 	ldreq.w	r3, [r1], #4
   15148:	d116      	bne.n	15178 <strcpy+0x64>
   1514a:	bf00      	nop
   1514c:	f851 4b04 	ldr.w	r4, [r1], #4
   15150:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   15154:	439a      	bics	r2, r3
   15156:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1515a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
   1515e:	d10b      	bne.n	15178 <strcpy+0x64>
   15160:	f84c 3b04 	str.w	r3, [ip], #4
   15164:	43a2      	bics	r2, r4
   15166:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1516a:	bf04      	itt	eq
   1516c:	f851 3b04 	ldreq.w	r3, [r1], #4
   15170:	f84c 4b04 	streq.w	r4, [ip], #4
   15174:	d0ea      	beq.n	1514c <strcpy+0x38>
   15176:	4623      	mov	r3, r4
   15178:	f80c 3b01 	strb.w	r3, [ip], #1
   1517c:	f013 0fff 	tst.w	r3, #255	; 0xff
   15180:	ea4f 2333 	mov.w	r3, r3, ror #8
   15184:	d1f8      	bne.n	15178 <strcpy+0x64>
   15186:	f85d 4b04 	ldr.w	r4, [sp], #4
   1518a:	4770      	bx	lr
   1518c:	f011 0f01 	tst.w	r1, #1
   15190:	d006      	beq.n	151a0 <strcpy+0x8c>
   15192:	f811 2b01 	ldrb.w	r2, [r1], #1
   15196:	f80c 2b01 	strb.w	r2, [ip], #1
   1519a:	2a00      	cmp	r2, #0
   1519c:	bf08      	it	eq
   1519e:	4770      	bxeq	lr
   151a0:	f011 0f02 	tst.w	r1, #2
   151a4:	d0bf      	beq.n	15126 <strcpy+0x12>
   151a6:	f831 2b02 	ldrh.w	r2, [r1], #2
   151aa:	f012 0fff 	tst.w	r2, #255	; 0xff
   151ae:	bf16      	itet	ne
   151b0:	f82c 2b02 	strhne.w	r2, [ip], #2
   151b4:	f88c 2000 	strbeq.w	r2, [ip]
   151b8:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
   151bc:	d1b3      	bne.n	15126 <strcpy+0x12>
   151be:	4770      	bx	lr
   151c0:	f811 2b01 	ldrb.w	r2, [r1], #1
   151c4:	f80c 2b01 	strb.w	r2, [ip], #1
   151c8:	2a00      	cmp	r2, #0
   151ca:	d1f9      	bne.n	151c0 <strcpy+0xac>
   151cc:	4770      	bx	lr
   151ce:	bf00      	nop

000151d0 <strlen>:
   151d0:	f020 0103 	bic.w	r1, r0, #3
   151d4:	f010 0003 	ands.w	r0, r0, #3
   151d8:	f1c0 0000 	rsb	r0, r0, #0
   151dc:	f851 3b04 	ldr.w	r3, [r1], #4
   151e0:	f100 0c04 	add.w	ip, r0, #4
   151e4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   151e8:	f06f 0200 	mvn.w	r2, #0
   151ec:	bf1c      	itt	ne
   151ee:	fa22 f20c 	lsrne.w	r2, r2, ip
   151f2:	4313      	orrne	r3, r2
   151f4:	f04f 0c01 	mov.w	ip, #1
   151f8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   151fc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   15200:	eba3 020c 	sub.w	r2, r3, ip
   15204:	ea22 0203 	bic.w	r2, r2, r3
   15208:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   1520c:	bf04      	itt	eq
   1520e:	f851 3b04 	ldreq.w	r3, [r1], #4
   15212:	3004      	addeq	r0, #4
   15214:	d0f4      	beq.n	15200 <strlen+0x30>
   15216:	f013 0fff 	tst.w	r3, #255	; 0xff
   1521a:	bf1f      	itttt	ne
   1521c:	3001      	addne	r0, #1
   1521e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   15222:	3001      	addne	r0, #1
   15224:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   15228:	bf18      	it	ne
   1522a:	3001      	addne	r0, #1
   1522c:	4770      	bx	lr
   1522e:	bf00      	nop

00015230 <strncmp>:
   15230:	b430      	push	{r4, r5}
   15232:	4613      	mov	r3, r2
   15234:	2a00      	cmp	r2, #0
   15236:	d043      	beq.n	152c0 <strncmp+0x90>
   15238:	ea41 0200 	orr.w	r2, r1, r0
   1523c:	f012 0f03 	tst.w	r2, #3
   15240:	d125      	bne.n	1528e <strncmp+0x5e>
   15242:	2b03      	cmp	r3, #3
   15244:	4604      	mov	r4, r0
   15246:	460d      	mov	r5, r1
   15248:	d93d      	bls.n	152c6 <strncmp+0x96>
   1524a:	6802      	ldr	r2, [r0, #0]
   1524c:	6809      	ldr	r1, [r1, #0]
   1524e:	428a      	cmp	r2, r1
   15250:	d139      	bne.n	152c6 <strncmp+0x96>
   15252:	3b04      	subs	r3, #4
   15254:	d034      	beq.n	152c0 <strncmp+0x90>
   15256:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   1525a:	ea21 0202 	bic.w	r2, r1, r2
   1525e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   15262:	d00d      	beq.n	15280 <strncmp+0x50>
   15264:	e02c      	b.n	152c0 <strncmp+0x90>
   15266:	6822      	ldr	r2, [r4, #0]
   15268:	6829      	ldr	r1, [r5, #0]
   1526a:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
   1526e:	428a      	cmp	r2, r1
   15270:	ea20 0002 	bic.w	r0, r0, r2
   15274:	d127      	bne.n	152c6 <strncmp+0x96>
   15276:	3b04      	subs	r3, #4
   15278:	d022      	beq.n	152c0 <strncmp+0x90>
   1527a:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
   1527e:	d11f      	bne.n	152c0 <strncmp+0x90>
   15280:	3404      	adds	r4, #4
   15282:	3504      	adds	r5, #4
   15284:	2b03      	cmp	r3, #3
   15286:	d8ee      	bhi.n	15266 <strncmp+0x36>
   15288:	4620      	mov	r0, r4
   1528a:	4629      	mov	r1, r5
   1528c:	b1f3      	cbz	r3, 152cc <strncmp+0x9c>
   1528e:	7804      	ldrb	r4, [r0, #0]
   15290:	3b01      	subs	r3, #1
   15292:	f891 c000 	ldrb.w	ip, [r1]
   15296:	4564      	cmp	r4, ip
   15298:	d10f      	bne.n	152ba <strncmp+0x8a>
   1529a:	b18b      	cbz	r3, 152c0 <strncmp+0x90>
   1529c:	b184      	cbz	r4, 152c0 <strncmp+0x90>
   1529e:	3b01      	subs	r3, #1
   152a0:	2200      	movs	r2, #0
   152a2:	e002      	b.n	152aa <strncmp+0x7a>
   152a4:	b163      	cbz	r3, 152c0 <strncmp+0x90>
   152a6:	b15c      	cbz	r4, 152c0 <strncmp+0x90>
   152a8:	3b01      	subs	r3, #1
   152aa:	1884      	adds	r4, r0, r2
   152ac:	188d      	adds	r5, r1, r2
   152ae:	3201      	adds	r2, #1
   152b0:	7864      	ldrb	r4, [r4, #1]
   152b2:	f895 c001 	ldrb.w	ip, [r5, #1]
   152b6:	4564      	cmp	r4, ip
   152b8:	d0f4      	beq.n	152a4 <strncmp+0x74>
   152ba:	ebcc 0004 	rsb	r0, ip, r4
   152be:	e000      	b.n	152c2 <strncmp+0x92>
   152c0:	2000      	movs	r0, #0
   152c2:	bc30      	pop	{r4, r5}
   152c4:	4770      	bx	lr
   152c6:	4620      	mov	r0, r4
   152c8:	4629      	mov	r1, r5
   152ca:	e7e0      	b.n	1528e <strncmp+0x5e>
   152cc:	7824      	ldrb	r4, [r4, #0]
   152ce:	f895 c000 	ldrb.w	ip, [r5]
   152d2:	ebcc 0004 	rsb	r0, ip, r4
   152d6:	e7f4      	b.n	152c2 <strncmp+0x92>

000152d8 <strncpy>:
   152d8:	ea41 0300 	orr.w	r3, r1, r0
   152dc:	f013 0f03 	tst.w	r3, #3
   152e0:	bf14      	ite	ne
   152e2:	2300      	movne	r3, #0
   152e4:	2301      	moveq	r3, #1
   152e6:	2a03      	cmp	r2, #3
   152e8:	bf94      	ite	ls
   152ea:	2300      	movls	r3, #0
   152ec:	f003 0301 	andhi.w	r3, r3, #1
   152f0:	b430      	push	{r4, r5}
   152f2:	2b00      	cmp	r3, #0
   152f4:	d02a      	beq.n	1534c <strncpy+0x74>
   152f6:	4604      	mov	r4, r0
   152f8:	680b      	ldr	r3, [r1, #0]
   152fa:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   152fe:	ea2c 0c03 	bic.w	ip, ip, r3
   15302:	f01c 3f80 	tst.w	ip, #2155905152	; 0x80808080
   15306:	d105      	bne.n	15314 <strncpy+0x3c>
   15308:	3a04      	subs	r2, #4
   1530a:	3104      	adds	r1, #4
   1530c:	2a03      	cmp	r2, #3
   1530e:	f844 3b04 	str.w	r3, [r4], #4
   15312:	d8f1      	bhi.n	152f8 <strncpy+0x20>
   15314:	4623      	mov	r3, r4
   15316:	b1ba      	cbz	r2, 15348 <strncpy+0x70>
   15318:	780d      	ldrb	r5, [r1, #0]
   1531a:	461c      	mov	r4, r3
   1531c:	3a01      	subs	r2, #1
   1531e:	f804 5b01 	strb.w	r5, [r4], #1
   15322:	b155      	cbz	r5, 1533a <strncpy+0x62>
   15324:	3302      	adds	r3, #2
   15326:	b17a      	cbz	r2, 15348 <strncpy+0x70>
   15328:	f811 5f01 	ldrb.w	r5, [r1, #1]!
   1532c:	461c      	mov	r4, r3
   1532e:	3a01      	subs	r2, #1
   15330:	f803 5c01 	strb.w	r5, [r3, #-1]
   15334:	3301      	adds	r3, #1
   15336:	2d00      	cmp	r5, #0
   15338:	d1f5      	bne.n	15326 <strncpy+0x4e>
   1533a:	b12a      	cbz	r2, 15348 <strncpy+0x70>
   1533c:	2300      	movs	r3, #0
   1533e:	4619      	mov	r1, r3
   15340:	54e1      	strb	r1, [r4, r3]
   15342:	3301      	adds	r3, #1
   15344:	4293      	cmp	r3, r2
   15346:	d1fb      	bne.n	15340 <strncpy+0x68>
   15348:	bc30      	pop	{r4, r5}
   1534a:	4770      	bx	lr
   1534c:	4603      	mov	r3, r0
   1534e:	e7e2      	b.n	15316 <strncpy+0x3e>

00015350 <strrchr>:
   15350:	b570      	push	{r4, r5, r6, lr}
   15352:	4603      	mov	r3, r0
   15354:	460c      	mov	r4, r1
   15356:	b161      	cbz	r1, 15372 <strrchr+0x22>
   15358:	2500      	movs	r5, #0
   1535a:	e000      	b.n	1535e <strrchr+0xe>
   1535c:	4615      	mov	r5, r2
   1535e:	4618      	mov	r0, r3
   15360:	4621      	mov	r1, r4
   15362:	f7ff fe77 	bl	15054 <strchr>
   15366:	4602      	mov	r2, r0
   15368:	1c43      	adds	r3, r0, #1
   1536a:	2800      	cmp	r0, #0
   1536c:	d1f6      	bne.n	1535c <strrchr+0xc>
   1536e:	4628      	mov	r0, r5
   15370:	bd70      	pop	{r4, r5, r6, pc}
   15372:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   15376:	f7ff be6d 	b.w	15054 <strchr>
   1537a:	bf00      	nop

0001537c <critical_factorization>:
   1537c:	2301      	movs	r3, #1
   1537e:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   15382:	461c      	mov	r4, r3
   15384:	2500      	movs	r5, #0
   15386:	f04f 36ff 	mov.w	r6, #4294967295
   1538a:	eb04 0c05 	add.w	ip, r4, r5
   1538e:	19a7      	adds	r7, r4, r6
   15390:	458c      	cmp	ip, r1
   15392:	d20d      	bcs.n	153b0 <critical_factorization+0x34>
   15394:	5c3f      	ldrb	r7, [r7, r0]
   15396:	f810 800c 	ldrb.w	r8, [r0, ip]
   1539a:	45b8      	cmp	r8, r7
   1539c:	d22f      	bcs.n	153fe <critical_factorization+0x82>
   1539e:	ebc6 030c 	rsb	r3, r6, ip
   153a2:	2401      	movs	r4, #1
   153a4:	4665      	mov	r5, ip
   153a6:	eb04 0c05 	add.w	ip, r4, r5
   153aa:	19a7      	adds	r7, r4, r6
   153ac:	458c      	cmp	ip, r1
   153ae:	d3f1      	bcc.n	15394 <critical_factorization+0x18>
   153b0:	f04f 0a01 	mov.w	sl, #1
   153b4:	2500      	movs	r5, #0
   153b6:	4654      	mov	r4, sl
   153b8:	f04f 37ff 	mov.w	r7, #4294967295
   153bc:	eb04 0c05 	add.w	ip, r4, r5
   153c0:	6013      	str	r3, [r2, #0]
   153c2:	4561      	cmp	r1, ip
   153c4:	eb04 0807 	add.w	r8, r4, r7
   153c8:	d90f      	bls.n	153ea <critical_factorization+0x6e>
   153ca:	f818 8000 	ldrb.w	r8, [r8, r0]
   153ce:	f810 900c 	ldrb.w	r9, [r0, ip]
   153d2:	45c1      	cmp	r9, r8
   153d4:	d924      	bls.n	15420 <critical_factorization+0xa4>
   153d6:	ebc7 0a0c 	rsb	sl, r7, ip
   153da:	2401      	movs	r4, #1
   153dc:	4665      	mov	r5, ip
   153de:	eb04 0c05 	add.w	ip, r4, r5
   153e2:	eb04 0807 	add.w	r8, r4, r7
   153e6:	4561      	cmp	r1, ip
   153e8:	d8ef      	bhi.n	153ca <critical_factorization+0x4e>
   153ea:	3701      	adds	r7, #1
   153ec:	1c70      	adds	r0, r6, #1
   153ee:	4287      	cmp	r7, r0
   153f0:	bf24      	itt	cs
   153f2:	4653      	movcs	r3, sl
   153f4:	4638      	movcs	r0, r7
   153f6:	6013      	str	r3, [r2, #0]
   153f8:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   153fc:	4770      	bx	lr
   153fe:	d006      	beq.n	1540e <critical_factorization+0x92>
   15400:	2301      	movs	r3, #1
   15402:	462e      	mov	r6, r5
   15404:	eb05 0c03 	add.w	ip, r5, r3
   15408:	461c      	mov	r4, r3
   1540a:	4665      	mov	r5, ip
   1540c:	e7cb      	b.n	153a6 <critical_factorization+0x2a>
   1540e:	429c      	cmp	r4, r3
   15410:	f104 0401 	add.w	r4, r4, #1
   15414:	bf18      	it	ne
   15416:	46ac      	movne	ip, r5
   15418:	d1c4      	bne.n	153a4 <critical_factorization+0x28>
   1541a:	2401      	movs	r4, #1
   1541c:	4665      	mov	r5, ip
   1541e:	e7c2      	b.n	153a6 <critical_factorization+0x2a>
   15420:	d007      	beq.n	15432 <critical_factorization+0xb6>
   15422:	f04f 0a01 	mov.w	sl, #1
   15426:	462f      	mov	r7, r5
   15428:	eb05 0c0a 	add.w	ip, r5, sl
   1542c:	4654      	mov	r4, sl
   1542e:	4665      	mov	r5, ip
   15430:	e7d5      	b.n	153de <critical_factorization+0x62>
   15432:	4554      	cmp	r4, sl
   15434:	f104 0401 	add.w	r4, r4, #1
   15438:	bf18      	it	ne
   1543a:	46ac      	movne	ip, r5
   1543c:	d1ce      	bne.n	153dc <critical_factorization+0x60>
   1543e:	2401      	movs	r4, #1
   15440:	4665      	mov	r5, ip
   15442:	e7cc      	b.n	153de <critical_factorization+0x62>

00015444 <two_way_long_needle>:
   15444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15448:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
   1544c:	b081      	sub	sp, #4
   1544e:	4606      	mov	r6, r0
   15450:	4610      	mov	r0, r2
   15452:	4689      	mov	r9, r1
   15454:	9203      	str	r2, [sp, #12]
   15456:	f50d 6282 	add.w	r2, sp, #1040	; 0x410
   1545a:	4619      	mov	r1, r3
   1545c:	320c      	adds	r2, #12
   1545e:	461c      	mov	r4, r3
   15460:	f7ff ff8c 	bl	1537c <critical_factorization>
   15464:	2300      	movs	r3, #0
   15466:	aa07      	add	r2, sp, #28
   15468:	4680      	mov	r8, r0
   1546a:	50d4      	str	r4, [r2, r3]
   1546c:	3304      	adds	r3, #4
   1546e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   15472:	d1fa      	bne.n	1546a <two_way_long_needle+0x26>
   15474:	b164      	cbz	r4, 15490 <two_way_long_needle+0x4c>
   15476:	f8dd c00c 	ldr.w	ip, [sp, #12]
   1547a:	1e62      	subs	r2, r4, #1
   1547c:	2300      	movs	r3, #0
   1547e:	a807      	add	r0, sp, #28
   15480:	f81c 1003 	ldrb.w	r1, [ip, r3]
   15484:	3301      	adds	r3, #1
   15486:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   1548a:	3a01      	subs	r2, #1
   1548c:	429c      	cmp	r4, r3
   1548e:	d8f7      	bhi.n	15480 <two_way_long_needle+0x3c>
   15490:	9803      	ldr	r0, [sp, #12]
   15492:	4642      	mov	r2, r8
   15494:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   15498:	1841      	adds	r1, r0, r1
   1549a:	f003 fc93 	bl	18dc4 <memcmp>
   1549e:	4605      	mov	r5, r0
   154a0:	2800      	cmp	r0, #0
   154a2:	f040 808b 	bne.w	155bc <two_way_long_needle+0x178>
   154a6:	9402      	str	r4, [sp, #8]
   154a8:	4682      	mov	sl, r0
   154aa:	9b02      	ldr	r3, [sp, #8]
   154ac:	f1c8 0201 	rsb	r2, r8, #1
   154b0:	9903      	ldr	r1, [sp, #12]
   154b2:	1e67      	subs	r7, r4, #1
   154b4:	9205      	str	r2, [sp, #20]
   154b6:	eb0a 0403 	add.w	r4, sl, r3
   154ba:	464a      	mov	r2, r9
   154bc:	f108 30ff 	add.w	r0, r8, #4294967295
   154c0:	4441      	add	r1, r8
   154c2:	9001      	str	r0, [sp, #4]
   154c4:	9104      	str	r1, [sp, #16]
   154c6:	18b0      	adds	r0, r6, r2
   154c8:	2100      	movs	r1, #0
   154ca:	1aa2      	subs	r2, r4, r2
   154cc:	f8dd b00c 	ldr.w	fp, [sp, #12]
   154d0:	f003 fc3e 	bl	18d50 <memchr>
   154d4:	4603      	mov	r3, r0
   154d6:	2800      	cmp	r0, #0
   154d8:	d159      	bne.n	1558e <two_way_long_needle+0x14a>
   154da:	2c00      	cmp	r4, #0
   154dc:	d057      	beq.n	1558e <two_way_long_needle+0x14a>
   154de:	19a2      	adds	r2, r4, r6
   154e0:	a807      	add	r0, sp, #28
   154e2:	f812 2c01 	ldrb.w	r2, [r2, #-1]
   154e6:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   154ea:	2a00      	cmp	r2, #0
   154ec:	d15b      	bne.n	155a6 <two_way_long_needle+0x162>
   154ee:	4545      	cmp	r5, r8
   154f0:	bf2c      	ite	cs
   154f2:	462b      	movcs	r3, r5
   154f4:	4643      	movcc	r3, r8
   154f6:	42bb      	cmp	r3, r7
   154f8:	d213      	bcs.n	15522 <two_way_long_needle+0xde>
   154fa:	eb03 000a 	add.w	r0, r3, sl
   154fe:	f81b c003 	ldrb.w	ip, [fp, r3]
   15502:	1832      	adds	r2, r6, r0
   15504:	eb0b 0103 	add.w	r1, fp, r3
   15508:	5c30      	ldrb	r0, [r6, r0]
   1550a:	4584      	cmp	ip, r0
   1550c:	d006      	beq.n	1551c <two_way_long_needle+0xd8>
   1550e:	e044      	b.n	1559a <two_way_long_needle+0x156>
   15510:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   15514:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   15518:	4584      	cmp	ip, r0
   1551a:	d13e      	bne.n	1559a <two_way_long_needle+0x156>
   1551c:	3301      	adds	r3, #1
   1551e:	42bb      	cmp	r3, r7
   15520:	d3f6      	bcc.n	15510 <two_way_long_needle+0xcc>
   15522:	4545      	cmp	r5, r8
   15524:	f080 80b0 	bcs.w	15688 <two_way_long_needle+0x244>
   15528:	9901      	ldr	r1, [sp, #4]
   1552a:	9b01      	ldr	r3, [sp, #4]
   1552c:	eb01 020a 	add.w	r2, r1, sl
   15530:	f81b 1001 	ldrb.w	r1, [fp, r1]
   15534:	5d92      	ldrb	r2, [r2, r6]
   15536:	4291      	cmp	r1, r2
   15538:	f040 80a6 	bne.w	15688 <two_way_long_needle+0x244>
   1553c:	eb0a 0208 	add.w	r2, sl, r8
   15540:	9904      	ldr	r1, [sp, #16]
   15542:	18b2      	adds	r2, r6, r2
   15544:	46a1      	mov	r9, r4
   15546:	e008      	b.n	1555a <two_way_long_needle+0x116>
   15548:	f811 4c02 	ldrb.w	r4, [r1, #-2]
   1554c:	3901      	subs	r1, #1
   1554e:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   15552:	3a01      	subs	r2, #1
   15554:	4564      	cmp	r4, ip
   15556:	d104      	bne.n	15562 <two_way_long_needle+0x11e>
   15558:	4603      	mov	r3, r0
   1555a:	429d      	cmp	r5, r3
   1555c:	f103 30ff 	add.w	r0, r3, #4294967295
   15560:	d3f2      	bcc.n	15548 <two_way_long_needle+0x104>
   15562:	3501      	adds	r5, #1
   15564:	464c      	mov	r4, r9
   15566:	429d      	cmp	r5, r3
   15568:	f200 8093 	bhi.w	15692 <two_way_long_needle+0x24e>
   1556c:	f8dd 541c 	ldr.w	r5, [sp, #1052]	; 0x41c
   15570:	9a02      	ldr	r2, [sp, #8]
   15572:	44aa      	add	sl, r5
   15574:	1b55      	subs	r5, r2, r5
   15576:	4622      	mov	r2, r4
   15578:	9b02      	ldr	r3, [sp, #8]
   1557a:	18b0      	adds	r0, r6, r2
   1557c:	2100      	movs	r1, #0
   1557e:	eb0a 0403 	add.w	r4, sl, r3
   15582:	1aa2      	subs	r2, r4, r2
   15584:	f003 fbe4 	bl	18d50 <memchr>
   15588:	4603      	mov	r3, r0
   1558a:	2800      	cmp	r0, #0
   1558c:	d0a5      	beq.n	154da <two_way_long_needle+0x96>
   1558e:	2000      	movs	r0, #0
   15590:	b009      	add	sp, #36	; 0x24
   15592:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
   15596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1559a:	9905      	ldr	r1, [sp, #20]
   1559c:	2500      	movs	r5, #0
   1559e:	4622      	mov	r2, r4
   155a0:	448a      	add	sl, r1
   155a2:	449a      	add	sl, r3
   155a4:	e7e8      	b.n	15578 <two_way_long_needle+0x134>
   155a6:	b135      	cbz	r5, 155b6 <two_way_long_needle+0x172>
   155a8:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   155ac:	428a      	cmp	r2, r1
   155ae:	d202      	bcs.n	155b6 <two_way_long_needle+0x172>
   155b0:	9802      	ldr	r0, [sp, #8]
   155b2:	461d      	mov	r5, r3
   155b4:	1a42      	subs	r2, r0, r1
   155b6:	4492      	add	sl, r2
   155b8:	4622      	mov	r2, r4
   155ba:	e7dd      	b.n	15578 <two_way_long_needle+0x134>
   155bc:	9803      	ldr	r0, [sp, #12]
   155be:	ebc8 0304 	rsb	r3, r8, r4
   155c2:	464a      	mov	r2, r9
   155c4:	2700      	movs	r7, #0
   155c6:	1e65      	subs	r5, r4, #1
   155c8:	f108 3aff 	add.w	sl, r8, #4294967295
   155cc:	eb00 0b08 	add.w	fp, r0, r8
   155d0:	46a1      	mov	r9, r4
   155d2:	4543      	cmp	r3, r8
   155d4:	bf38      	it	cc
   155d6:	4643      	movcc	r3, r8
   155d8:	f1c8 0101 	rsb	r1, r8, #1
   155dc:	3301      	adds	r3, #1
   155de:	9101      	str	r1, [sp, #4]
   155e0:	f8cd 341c 	str.w	r3, [sp, #1052]	; 0x41c
   155e4:	eb07 0409 	add.w	r4, r7, r9
   155e8:	18b0      	adds	r0, r6, r2
   155ea:	2100      	movs	r1, #0
   155ec:	1aa2      	subs	r2, r4, r2
   155ee:	f003 fbaf 	bl	18d50 <memchr>
   155f2:	2800      	cmp	r0, #0
   155f4:	d1cb      	bne.n	1558e <two_way_long_needle+0x14a>
   155f6:	2c00      	cmp	r4, #0
   155f8:	d0c9      	beq.n	1558e <two_way_long_needle+0x14a>
   155fa:	19a3      	adds	r3, r4, r6
   155fc:	aa07      	add	r2, sp, #28
   155fe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
   15602:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15606:	2b00      	cmp	r3, #0
   15608:	d135      	bne.n	15676 <two_way_long_needle+0x232>
   1560a:	45a8      	cmp	r8, r5
   1560c:	d214      	bcs.n	15638 <two_way_long_needle+0x1f4>
   1560e:	eb07 0308 	add.w	r3, r7, r8
   15612:	f89b 2000 	ldrb.w	r2, [fp]
   15616:	18f1      	adds	r1, r6, r3
   15618:	5cf3      	ldrb	r3, [r6, r3]
   1561a:	429a      	cmp	r2, r3
   1561c:	bf04      	itt	eq
   1561e:	465a      	moveq	r2, fp
   15620:	4643      	moveq	r3, r8
   15622:	d006      	beq.n	15632 <two_way_long_needle+0x1ee>
   15624:	e02a      	b.n	1567c <two_way_long_needle+0x238>
   15626:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   1562a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   1562e:	4584      	cmp	ip, r0
   15630:	d125      	bne.n	1567e <two_way_long_needle+0x23a>
   15632:	3301      	adds	r3, #1
   15634:	42ab      	cmp	r3, r5
   15636:	d3f6      	bcc.n	15626 <two_way_long_needle+0x1e2>
   15638:	f1ba 3fff 	cmp.w	sl, #4294967295
   1563c:	4653      	mov	r3, sl
   1563e:	d016      	beq.n	1566e <two_way_long_needle+0x22a>
   15640:	9803      	ldr	r0, [sp, #12]
   15642:	eb0a 0207 	add.w	r2, sl, r7
   15646:	5d92      	ldrb	r2, [r2, r6]
   15648:	f810 100a 	ldrb.w	r1, [r0, sl]
   1564c:	4291      	cmp	r1, r2
   1564e:	d110      	bne.n	15672 <two_way_long_needle+0x22e>
   15650:	eb07 0208 	add.w	r2, r7, r8
   15654:	4659      	mov	r1, fp
   15656:	18b2      	adds	r2, r6, r2
   15658:	e007      	b.n	1566a <two_way_long_needle+0x226>
   1565a:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   1565e:	3901      	subs	r1, #1
   15660:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   15664:	3a01      	subs	r2, #1
   15666:	4584      	cmp	ip, r0
   15668:	d103      	bne.n	15672 <two_way_long_needle+0x22e>
   1566a:	3b01      	subs	r3, #1
   1566c:	d2f5      	bcs.n	1565a <two_way_long_needle+0x216>
   1566e:	19f0      	adds	r0, r6, r7
   15670:	e78e      	b.n	15590 <two_way_long_needle+0x14c>
   15672:	f8dd 341c 	ldr.w	r3, [sp, #1052]	; 0x41c
   15676:	18ff      	adds	r7, r7, r3
   15678:	4622      	mov	r2, r4
   1567a:	e7b3      	b.n	155e4 <two_way_long_needle+0x1a0>
   1567c:	4643      	mov	r3, r8
   1567e:	9a01      	ldr	r2, [sp, #4]
   15680:	19d7      	adds	r7, r2, r7
   15682:	4622      	mov	r2, r4
   15684:	18ff      	adds	r7, r7, r3
   15686:	e7ad      	b.n	155e4 <two_way_long_needle+0x1a0>
   15688:	4643      	mov	r3, r8
   1568a:	3501      	adds	r5, #1
   1568c:	429d      	cmp	r5, r3
   1568e:	f67f af6d 	bls.w	1556c <two_way_long_needle+0x128>
   15692:	eb06 000a 	add.w	r0, r6, sl
   15696:	e77b      	b.n	15590 <two_way_long_needle+0x14c>

00015698 <strstr>:
   15698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1569c:	7803      	ldrb	r3, [r0, #0]
   1569e:	b087      	sub	sp, #28
   156a0:	4606      	mov	r6, r0
   156a2:	460d      	mov	r5, r1
   156a4:	2b00      	cmp	r3, #0
   156a6:	f000 8104 	beq.w	158b2 <strstr+0x21a>
   156aa:	780a      	ldrb	r2, [r1, #0]
   156ac:	b192      	cbz	r2, 156d4 <strstr+0x3c>
   156ae:	4601      	mov	r1, r0
   156b0:	462c      	mov	r4, r5
   156b2:	2001      	movs	r0, #1
   156b4:	e001      	b.n	156ba <strstr+0x22>
   156b6:	7822      	ldrb	r2, [r4, #0]
   156b8:	b182      	cbz	r2, 156dc <strstr+0x44>
   156ba:	4293      	cmp	r3, r2
   156bc:	bf14      	ite	ne
   156be:	2000      	movne	r0, #0
   156c0:	f000 0001 	andeq.w	r0, r0, #1
   156c4:	784b      	ldrb	r3, [r1, #1]
   156c6:	3401      	adds	r4, #1
   156c8:	3101      	adds	r1, #1
   156ca:	2b00      	cmp	r3, #0
   156cc:	d1f3      	bne.n	156b6 <strstr+0x1e>
   156ce:	7823      	ldrb	r3, [r4, #0]
   156d0:	b123      	cbz	r3, 156dc <strstr+0x44>
   156d2:	2600      	movs	r6, #0
   156d4:	4630      	mov	r0, r6
   156d6:	b007      	add	sp, #28
   156d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   156dc:	2800      	cmp	r0, #0
   156de:	d1f9      	bne.n	156d4 <strstr+0x3c>
   156e0:	1c70      	adds	r0, r6, #1
   156e2:	7829      	ldrb	r1, [r5, #0]
   156e4:	f7ff fcb6 	bl	15054 <strchr>
   156e8:	1b64      	subs	r4, r4, r5
   156ea:	2c01      	cmp	r4, #1
   156ec:	bf14      	ite	ne
   156ee:	2300      	movne	r3, #0
   156f0:	2301      	moveq	r3, #1
   156f2:	2800      	cmp	r0, #0
   156f4:	bf08      	it	eq
   156f6:	f043 0301 	orreq.w	r3, r3, #1
   156fa:	4607      	mov	r7, r0
   156fc:	b97b      	cbnz	r3, 1571e <strstr+0x86>
   156fe:	1936      	adds	r6, r6, r4
   15700:	42b0      	cmp	r0, r6
   15702:	bf8c      	ite	hi
   15704:	f04f 0a01 	movhi.w	sl, #1
   15708:	ebc0 0a06 	rsbls	sl, r0, r6
   1570c:	2c1f      	cmp	r4, #31
   1570e:	d908      	bls.n	15722 <strstr+0x8a>
   15710:	4651      	mov	r1, sl
   15712:	462a      	mov	r2, r5
   15714:	4623      	mov	r3, r4
   15716:	f7ff fe95 	bl	15444 <two_way_long_needle>
   1571a:	4606      	mov	r6, r0
   1571c:	e7da      	b.n	156d4 <strstr+0x3c>
   1571e:	4606      	mov	r6, r0
   15720:	e7d8      	b.n	156d4 <strstr+0x3c>
   15722:	4621      	mov	r1, r4
   15724:	aa05      	add	r2, sp, #20
   15726:	4628      	mov	r0, r5
   15728:	f7ff fe28 	bl	1537c <critical_factorization>
   1572c:	9905      	ldr	r1, [sp, #20]
   1572e:	1869      	adds	r1, r5, r1
   15730:	4680      	mov	r8, r0
   15732:	4628      	mov	r0, r5
   15734:	4642      	mov	r2, r8
   15736:	f003 fb45 	bl	18dc4 <memcmp>
   1573a:	4606      	mov	r6, r0
   1573c:	2800      	cmp	r0, #0
   1573e:	d158      	bne.n	157f2 <strstr+0x15a>
   15740:	f108 32ff 	add.w	r2, r8, #4294967295
   15744:	eb05 0308 	add.w	r3, r5, r8
   15748:	9201      	str	r2, [sp, #4]
   1574a:	46c3      	mov	fp, r8
   1574c:	f1c8 0201 	rsb	r2, r8, #1
   15750:	4681      	mov	r9, r0
   15752:	9203      	str	r2, [sp, #12]
   15754:	46a8      	mov	r8, r5
   15756:	4652      	mov	r2, sl
   15758:	9302      	str	r3, [sp, #8]
   1575a:	eb09 0504 	add.w	r5, r9, r4
   1575e:	18b8      	adds	r0, r7, r2
   15760:	2100      	movs	r1, #0
   15762:	1aaa      	subs	r2, r5, r2
   15764:	f003 faf4 	bl	18d50 <memchr>
   15768:	2800      	cmp	r0, #0
   1576a:	d1b2      	bne.n	156d2 <strstr+0x3a>
   1576c:	2d00      	cmp	r5, #0
   1576e:	d0b0      	beq.n	156d2 <strstr+0x3a>
   15770:	455e      	cmp	r6, fp
   15772:	bf2c      	ite	cs
   15774:	4633      	movcs	r3, r6
   15776:	465b      	movcc	r3, fp
   15778:	429c      	cmp	r4, r3
   1577a:	d913      	bls.n	157a4 <strstr+0x10c>
   1577c:	eb03 0009 	add.w	r0, r3, r9
   15780:	f818 c003 	ldrb.w	ip, [r8, r3]
   15784:	183a      	adds	r2, r7, r0
   15786:	eb08 0103 	add.w	r1, r8, r3
   1578a:	5c38      	ldrb	r0, [r7, r0]
   1578c:	4584      	cmp	ip, r0
   1578e:	d006      	beq.n	1579e <strstr+0x106>
   15790:	e085      	b.n	1589e <strstr+0x206>
   15792:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   15796:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   1579a:	4584      	cmp	ip, r0
   1579c:	d17f      	bne.n	1589e <strstr+0x206>
   1579e:	3301      	adds	r3, #1
   157a0:	429c      	cmp	r4, r3
   157a2:	d8f6      	bhi.n	15792 <strstr+0xfa>
   157a4:	45b3      	cmp	fp, r6
   157a6:	f240 8087 	bls.w	158b8 <strstr+0x220>
   157aa:	9b01      	ldr	r3, [sp, #4]
   157ac:	eb03 0209 	add.w	r2, r3, r9
   157b0:	f818 1003 	ldrb.w	r1, [r8, r3]
   157b4:	5dd2      	ldrb	r2, [r2, r7]
   157b6:	4291      	cmp	r1, r2
   157b8:	d17e      	bne.n	158b8 <strstr+0x220>
   157ba:	eb09 020b 	add.w	r2, r9, fp
   157be:	9902      	ldr	r1, [sp, #8]
   157c0:	18ba      	adds	r2, r7, r2
   157c2:	46aa      	mov	sl, r5
   157c4:	e008      	b.n	157d8 <strstr+0x140>
   157c6:	f811 5c02 	ldrb.w	r5, [r1, #-2]
   157ca:	3901      	subs	r1, #1
   157cc:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   157d0:	3a01      	subs	r2, #1
   157d2:	4565      	cmp	r5, ip
   157d4:	d104      	bne.n	157e0 <strstr+0x148>
   157d6:	4603      	mov	r3, r0
   157d8:	429e      	cmp	r6, r3
   157da:	f103 30ff 	add.w	r0, r3, #4294967295
   157de:	d3f2      	bcc.n	157c6 <strstr+0x12e>
   157e0:	4655      	mov	r5, sl
   157e2:	3601      	adds	r6, #1
   157e4:	429e      	cmp	r6, r3
   157e6:	d869      	bhi.n	158bc <strstr+0x224>
   157e8:	9e05      	ldr	r6, [sp, #20]
   157ea:	462a      	mov	r2, r5
   157ec:	44b1      	add	r9, r6
   157ee:	1ba6      	subs	r6, r4, r6
   157f0:	e7b3      	b.n	1575a <strstr+0xc2>
   157f2:	f1c8 0201 	rsb	r2, r8, #1
   157f6:	ebc8 0304 	rsb	r3, r8, r4
   157fa:	9201      	str	r2, [sp, #4]
   157fc:	2600      	movs	r6, #0
   157fe:	4652      	mov	r2, sl
   15800:	eb05 0908 	add.w	r9, r5, r8
   15804:	f108 3bff 	add.w	fp, r8, #4294967295
   15808:	46aa      	mov	sl, r5
   1580a:	4543      	cmp	r3, r8
   1580c:	bf38      	it	cc
   1580e:	4643      	movcc	r3, r8
   15810:	3301      	adds	r3, #1
   15812:	9305      	str	r3, [sp, #20]
   15814:	1935      	adds	r5, r6, r4
   15816:	18b8      	adds	r0, r7, r2
   15818:	2100      	movs	r1, #0
   1581a:	1aaa      	subs	r2, r5, r2
   1581c:	f003 fa98 	bl	18d50 <memchr>
   15820:	2800      	cmp	r0, #0
   15822:	f47f af56 	bne.w	156d2 <strstr+0x3a>
   15826:	2d00      	cmp	r5, #0
   15828:	f43f af53 	beq.w	156d2 <strstr+0x3a>
   1582c:	4544      	cmp	r4, r8
   1582e:	d915      	bls.n	1585c <strstr+0x1c4>
   15830:	eb06 0308 	add.w	r3, r6, r8
   15834:	f899 2000 	ldrb.w	r2, [r9]
   15838:	18f9      	adds	r1, r7, r3
   1583a:	5cfb      	ldrb	r3, [r7, r3]
   1583c:	429a      	cmp	r2, r3
   1583e:	bf12      	itee	ne
   15840:	4643      	movne	r3, r8
   15842:	464a      	moveq	r2, r9
   15844:	4643      	moveq	r3, r8
   15846:	d006      	beq.n	15856 <strstr+0x1be>
   15848:	e024      	b.n	15894 <strstr+0x1fc>
   1584a:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   1584e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   15852:	4584      	cmp	ip, r0
   15854:	d11e      	bne.n	15894 <strstr+0x1fc>
   15856:	3301      	adds	r3, #1
   15858:	429c      	cmp	r4, r3
   1585a:	d8f6      	bhi.n	1584a <strstr+0x1b2>
   1585c:	f1bb 3fff 	cmp.w	fp, #4294967295
   15860:	465b      	mov	r3, fp
   15862:	d015      	beq.n	15890 <strstr+0x1f8>
   15864:	eb06 020b 	add.w	r2, r6, fp
   15868:	f81a 100b 	ldrb.w	r1, [sl, fp]
   1586c:	5dd2      	ldrb	r2, [r2, r7]
   1586e:	4291      	cmp	r1, r2
   15870:	d11b      	bne.n	158aa <strstr+0x212>
   15872:	eb06 0208 	add.w	r2, r6, r8
   15876:	4649      	mov	r1, r9
   15878:	18ba      	adds	r2, r7, r2
   1587a:	e007      	b.n	1588c <strstr+0x1f4>
   1587c:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   15880:	3901      	subs	r1, #1
   15882:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   15886:	3a01      	subs	r2, #1
   15888:	4584      	cmp	ip, r0
   1588a:	d10e      	bne.n	158aa <strstr+0x212>
   1588c:	3b01      	subs	r3, #1
   1588e:	d2f5      	bcs.n	1587c <strstr+0x1e4>
   15890:	19be      	adds	r6, r7, r6
   15892:	e71f      	b.n	156d4 <strstr+0x3c>
   15894:	9a01      	ldr	r2, [sp, #4]
   15896:	1996      	adds	r6, r2, r6
   15898:	462a      	mov	r2, r5
   1589a:	18f6      	adds	r6, r6, r3
   1589c:	e7ba      	b.n	15814 <strstr+0x17c>
   1589e:	9a03      	ldr	r2, [sp, #12]
   158a0:	2600      	movs	r6, #0
   158a2:	4491      	add	r9, r2
   158a4:	462a      	mov	r2, r5
   158a6:	4499      	add	r9, r3
   158a8:	e757      	b.n	1575a <strstr+0xc2>
   158aa:	9b05      	ldr	r3, [sp, #20]
   158ac:	462a      	mov	r2, r5
   158ae:	18f6      	adds	r6, r6, r3
   158b0:	e7b0      	b.n	15814 <strstr+0x17c>
   158b2:	460c      	mov	r4, r1
   158b4:	2001      	movs	r0, #1
   158b6:	e70a      	b.n	156ce <strstr+0x36>
   158b8:	465b      	mov	r3, fp
   158ba:	e792      	b.n	157e2 <strstr+0x14a>
   158bc:	eb07 0609 	add.w	r6, r7, r9
   158c0:	e708      	b.n	156d4 <strstr+0x3c>
   158c2:	bf00      	nop

000158c4 <__sprint_r>:
   158c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   158c8:	b085      	sub	sp, #20
   158ca:	4692      	mov	sl, r2
   158cc:	460c      	mov	r4, r1
   158ce:	9003      	str	r0, [sp, #12]
   158d0:	6890      	ldr	r0, [r2, #8]
   158d2:	6817      	ldr	r7, [r2, #0]
   158d4:	2800      	cmp	r0, #0
   158d6:	f000 8081 	beq.w	159dc <__sprint_r+0x118>
   158da:	f04f 0900 	mov.w	r9, #0
   158de:	680b      	ldr	r3, [r1, #0]
   158e0:	464d      	mov	r5, r9
   158e2:	2d00      	cmp	r5, #0
   158e4:	d054      	beq.n	15990 <__sprint_r+0xcc>
   158e6:	68a6      	ldr	r6, [r4, #8]
   158e8:	42b5      	cmp	r5, r6
   158ea:	46b0      	mov	r8, r6
   158ec:	bf3e      	ittt	cc
   158ee:	4618      	movcc	r0, r3
   158f0:	462e      	movcc	r6, r5
   158f2:	46a8      	movcc	r8, r5
   158f4:	d33c      	bcc.n	15970 <__sprint_r+0xac>
   158f6:	89a0      	ldrh	r0, [r4, #12]
   158f8:	f410 6f90 	tst.w	r0, #1152	; 0x480
   158fc:	bf08      	it	eq
   158fe:	4618      	moveq	r0, r3
   15900:	d036      	beq.n	15970 <__sprint_r+0xac>
   15902:	6962      	ldr	r2, [r4, #20]
   15904:	6921      	ldr	r1, [r4, #16]
   15906:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
   1590a:	1a5b      	subs	r3, r3, r1
   1590c:	f103 0c01 	add.w	ip, r3, #1
   15910:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
   15914:	44ac      	add	ip, r5
   15916:	ea4f 0b6b 	mov.w	fp, fp, asr #1
   1591a:	45e3      	cmp	fp, ip
   1591c:	465a      	mov	r2, fp
   1591e:	bf3c      	itt	cc
   15920:	46e3      	movcc	fp, ip
   15922:	465a      	movcc	r2, fp
   15924:	f410 6f80 	tst.w	r0, #1024	; 0x400
   15928:	d037      	beq.n	1599a <__sprint_r+0xd6>
   1592a:	4611      	mov	r1, r2
   1592c:	9803      	ldr	r0, [sp, #12]
   1592e:	9301      	str	r3, [sp, #4]
   15930:	f002 ff3c 	bl	187ac <_malloc_r>
   15934:	9b01      	ldr	r3, [sp, #4]
   15936:	2800      	cmp	r0, #0
   15938:	d03b      	beq.n	159b2 <__sprint_r+0xee>
   1593a:	461a      	mov	r2, r3
   1593c:	6921      	ldr	r1, [r4, #16]
   1593e:	9301      	str	r3, [sp, #4]
   15940:	9002      	str	r0, [sp, #8]
   15942:	f7ff f99d 	bl	14c80 <memcpy>
   15946:	89a2      	ldrh	r2, [r4, #12]
   15948:	9b01      	ldr	r3, [sp, #4]
   1594a:	f8dd c008 	ldr.w	ip, [sp, #8]
   1594e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   15952:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   15956:	81a2      	strh	r2, [r4, #12]
   15958:	462e      	mov	r6, r5
   1595a:	46a8      	mov	r8, r5
   1595c:	ebc3 020b 	rsb	r2, r3, fp
   15960:	eb0c 0003 	add.w	r0, ip, r3
   15964:	60a2      	str	r2, [r4, #8]
   15966:	f8c4 c010 	str.w	ip, [r4, #16]
   1596a:	6020      	str	r0, [r4, #0]
   1596c:	f8c4 b014 	str.w	fp, [r4, #20]
   15970:	4642      	mov	r2, r8
   15972:	4649      	mov	r1, r9
   15974:	f003 fa58 	bl	18e28 <memmove>
   15978:	68a2      	ldr	r2, [r4, #8]
   1597a:	6823      	ldr	r3, [r4, #0]
   1597c:	1b96      	subs	r6, r2, r6
   1597e:	60a6      	str	r6, [r4, #8]
   15980:	f8da 2008 	ldr.w	r2, [sl, #8]
   15984:	4443      	add	r3, r8
   15986:	6023      	str	r3, [r4, #0]
   15988:	1b55      	subs	r5, r2, r5
   1598a:	f8ca 5008 	str.w	r5, [sl, #8]
   1598e:	b1fd      	cbz	r5, 159d0 <__sprint_r+0x10c>
   15990:	f8d7 9000 	ldr.w	r9, [r7]
   15994:	687d      	ldr	r5, [r7, #4]
   15996:	3708      	adds	r7, #8
   15998:	e7a3      	b.n	158e2 <__sprint_r+0x1e>
   1599a:	9803      	ldr	r0, [sp, #12]
   1599c:	9301      	str	r3, [sp, #4]
   1599e:	f003 ff4f 	bl	19840 <_realloc_r>
   159a2:	9b01      	ldr	r3, [sp, #4]
   159a4:	4684      	mov	ip, r0
   159a6:	2800      	cmp	r0, #0
   159a8:	d1d6      	bne.n	15958 <__sprint_r+0x94>
   159aa:	9803      	ldr	r0, [sp, #12]
   159ac:	6921      	ldr	r1, [r4, #16]
   159ae:	f002 fdd3 	bl	18558 <_free_r>
   159b2:	9a03      	ldr	r2, [sp, #12]
   159b4:	230c      	movs	r3, #12
   159b6:	f04f 30ff 	mov.w	r0, #4294967295
   159ba:	6013      	str	r3, [r2, #0]
   159bc:	2300      	movs	r3, #0
   159be:	89a2      	ldrh	r2, [r4, #12]
   159c0:	f8ca 3004 	str.w	r3, [sl, #4]
   159c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   159c8:	f8ca 3008 	str.w	r3, [sl, #8]
   159cc:	81a2      	strh	r2, [r4, #12]
   159ce:	e002      	b.n	159d6 <__sprint_r+0x112>
   159d0:	4628      	mov	r0, r5
   159d2:	f8ca 5004 	str.w	r5, [sl, #4]
   159d6:	b005      	add	sp, #20
   159d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   159dc:	6050      	str	r0, [r2, #4]
   159de:	e7fa      	b.n	159d6 <__sprint_r+0x112>

000159e0 <_svfprintf_r>:
   159e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   159e4:	b0c5      	sub	sp, #276	; 0x114
   159e6:	460e      	mov	r6, r1
   159e8:	469a      	mov	sl, r3
   159ea:	4615      	mov	r5, r2
   159ec:	9009      	str	r0, [sp, #36]	; 0x24
   159ee:	f002 fe99 	bl	18724 <_localeconv_r>
   159f2:	89b3      	ldrh	r3, [r6, #12]
   159f4:	f013 0f80 	tst.w	r3, #128	; 0x80
   159f8:	6800      	ldr	r0, [r0, #0]
   159fa:	901b      	str	r0, [sp, #108]	; 0x6c
   159fc:	d003      	beq.n	15a06 <_svfprintf_r+0x26>
   159fe:	6933      	ldr	r3, [r6, #16]
   15a00:	2b00      	cmp	r3, #0
   15a02:	f001 808c 	beq.w	16b1e <_svfprintf_r+0x113e>
   15a06:	f10d 0974 	add.w	r9, sp, #116	; 0x74
   15a0a:	46b3      	mov	fp, r6
   15a0c:	464c      	mov	r4, r9
   15a0e:	2200      	movs	r2, #0
   15a10:	9210      	str	r2, [sp, #64]	; 0x40
   15a12:	2300      	movs	r3, #0
   15a14:	9218      	str	r2, [sp, #96]	; 0x60
   15a16:	9217      	str	r2, [sp, #92]	; 0x5c
   15a18:	921a      	str	r2, [sp, #104]	; 0x68
   15a1a:	920d      	str	r2, [sp, #52]	; 0x34
   15a1c:	aa2d      	add	r2, sp, #180	; 0xb4
   15a1e:	9319      	str	r3, [sp, #100]	; 0x64
   15a20:	3228      	adds	r2, #40	; 0x28
   15a22:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
   15a26:	9216      	str	r2, [sp, #88]	; 0x58
   15a28:	9307      	str	r3, [sp, #28]
   15a2a:	2300      	movs	r3, #0
   15a2c:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
   15a30:	9338      	str	r3, [sp, #224]	; 0xe0
   15a32:	9339      	str	r3, [sp, #228]	; 0xe4
   15a34:	782b      	ldrb	r3, [r5, #0]
   15a36:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
   15a3a:	bf18      	it	ne
   15a3c:	2201      	movne	r2, #1
   15a3e:	2b00      	cmp	r3, #0
   15a40:	bf0c      	ite	eq
   15a42:	2200      	moveq	r2, #0
   15a44:	f002 0201 	andne.w	r2, r2, #1
   15a48:	b302      	cbz	r2, 15a8c <_svfprintf_r+0xac>
   15a4a:	462e      	mov	r6, r5
   15a4c:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   15a50:	1e1a      	subs	r2, r3, #0
   15a52:	bf18      	it	ne
   15a54:	2201      	movne	r2, #1
   15a56:	2b25      	cmp	r3, #37	; 0x25
   15a58:	bf0c      	ite	eq
   15a5a:	2200      	moveq	r2, #0
   15a5c:	f002 0201 	andne.w	r2, r2, #1
   15a60:	2a00      	cmp	r2, #0
   15a62:	d1f3      	bne.n	15a4c <_svfprintf_r+0x6c>
   15a64:	1b77      	subs	r7, r6, r5
   15a66:	bf08      	it	eq
   15a68:	4635      	moveq	r5, r6
   15a6a:	d00f      	beq.n	15a8c <_svfprintf_r+0xac>
   15a6c:	6067      	str	r7, [r4, #4]
   15a6e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15a70:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15a72:	3301      	adds	r3, #1
   15a74:	6025      	str	r5, [r4, #0]
   15a76:	19d2      	adds	r2, r2, r7
   15a78:	2b07      	cmp	r3, #7
   15a7a:	9239      	str	r2, [sp, #228]	; 0xe4
   15a7c:	9338      	str	r3, [sp, #224]	; 0xe0
   15a7e:	dc79      	bgt.n	15b74 <_svfprintf_r+0x194>
   15a80:	3408      	adds	r4, #8
   15a82:	980d      	ldr	r0, [sp, #52]	; 0x34
   15a84:	4635      	mov	r5, r6
   15a86:	19c0      	adds	r0, r0, r7
   15a88:	900d      	str	r0, [sp, #52]	; 0x34
   15a8a:	7833      	ldrb	r3, [r6, #0]
   15a8c:	2b00      	cmp	r3, #0
   15a8e:	f000 8737 	beq.w	16900 <_svfprintf_r+0xf20>
   15a92:	2100      	movs	r1, #0
   15a94:	f04f 0200 	mov.w	r2, #0
   15a98:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
   15a9c:	1c6b      	adds	r3, r5, #1
   15a9e:	910c      	str	r1, [sp, #48]	; 0x30
   15aa0:	f04f 38ff 	mov.w	r8, #4294967295
   15aa4:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
   15aa8:	468a      	mov	sl, r1
   15aaa:	786a      	ldrb	r2, [r5, #1]
   15aac:	202b      	movs	r0, #43	; 0x2b
   15aae:	f04f 0c20 	mov.w	ip, #32
   15ab2:	1c5d      	adds	r5, r3, #1
   15ab4:	f1a2 0320 	sub.w	r3, r2, #32
   15ab8:	2b58      	cmp	r3, #88	; 0x58
   15aba:	f200 8219 	bhi.w	15ef0 <_svfprintf_r+0x510>
   15abe:	e8df f013 	tbh	[pc, r3, lsl #1]
   15ac2:	0229      	.short	0x0229
   15ac4:	02170217 	.word	0x02170217
   15ac8:	02170235 	.word	0x02170235
   15acc:	02170217 	.word	0x02170217
   15ad0:	02170217 	.word	0x02170217
   15ad4:	023c0217 	.word	0x023c0217
   15ad8:	02170248 	.word	0x02170248
   15adc:	02cf02c8 	.word	0x02cf02c8
   15ae0:	02ef0217 	.word	0x02ef0217
   15ae4:	02f602f6 	.word	0x02f602f6
   15ae8:	02f602f6 	.word	0x02f602f6
   15aec:	02f602f6 	.word	0x02f602f6
   15af0:	02f602f6 	.word	0x02f602f6
   15af4:	021702f6 	.word	0x021702f6
   15af8:	02170217 	.word	0x02170217
   15afc:	02170217 	.word	0x02170217
   15b00:	02170217 	.word	0x02170217
   15b04:	02170217 	.word	0x02170217
   15b08:	024f0217 	.word	0x024f0217
   15b0c:	02170288 	.word	0x02170288
   15b10:	02170288 	.word	0x02170288
   15b14:	02170217 	.word	0x02170217
   15b18:	02c10217 	.word	0x02c10217
   15b1c:	02170217 	.word	0x02170217
   15b20:	021703ee 	.word	0x021703ee
   15b24:	02170217 	.word	0x02170217
   15b28:	02170217 	.word	0x02170217
   15b2c:	02170393 	.word	0x02170393
   15b30:	03ad0217 	.word	0x03ad0217
   15b34:	02170217 	.word	0x02170217
   15b38:	02170217 	.word	0x02170217
   15b3c:	02170217 	.word	0x02170217
   15b40:	02170217 	.word	0x02170217
   15b44:	02170217 	.word	0x02170217
   15b48:	03d803c7 	.word	0x03d803c7
   15b4c:	02880288 	.word	0x02880288
   15b50:	030b0288 	.word	0x030b0288
   15b54:	021703d8 	.word	0x021703d8
   15b58:	030f0217 	.word	0x030f0217
   15b5c:	03190217 	.word	0x03190217
   15b60:	033e0329 	.word	0x033e0329
   15b64:	0217038c 	.word	0x0217038c
   15b68:	02170359 	.word	0x02170359
   15b6c:	02170384 	.word	0x02170384
   15b70:	00ea0217 	.word	0x00ea0217
   15b74:	9809      	ldr	r0, [sp, #36]	; 0x24
   15b76:	4659      	mov	r1, fp
   15b78:	aa37      	add	r2, sp, #220	; 0xdc
   15b7a:	f7ff fea3 	bl	158c4 <__sprint_r>
   15b7e:	2800      	cmp	r0, #0
   15b80:	d17c      	bne.n	15c7c <_svfprintf_r+0x29c>
   15b82:	464c      	mov	r4, r9
   15b84:	e77d      	b.n	15a82 <_svfprintf_r+0xa2>
   15b86:	9918      	ldr	r1, [sp, #96]	; 0x60
   15b88:	2901      	cmp	r1, #1
   15b8a:	f340 8452 	ble.w	16432 <_svfprintf_r+0xa52>
   15b8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15b90:	2301      	movs	r3, #1
   15b92:	6063      	str	r3, [r4, #4]
   15b94:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15b96:	6022      	str	r2, [r4, #0]
   15b98:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15b9a:	3301      	adds	r3, #1
   15b9c:	9338      	str	r3, [sp, #224]	; 0xe0
   15b9e:	3201      	adds	r2, #1
   15ba0:	2b07      	cmp	r3, #7
   15ba2:	9239      	str	r2, [sp, #228]	; 0xe4
   15ba4:	f300 8596 	bgt.w	166d4 <_svfprintf_r+0xcf4>
   15ba8:	3408      	adds	r4, #8
   15baa:	2301      	movs	r3, #1
   15bac:	6063      	str	r3, [r4, #4]
   15bae:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15bb0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15bb2:	3301      	adds	r3, #1
   15bb4:	981b      	ldr	r0, [sp, #108]	; 0x6c
   15bb6:	3201      	adds	r2, #1
   15bb8:	2b07      	cmp	r3, #7
   15bba:	9239      	str	r2, [sp, #228]	; 0xe4
   15bbc:	6020      	str	r0, [r4, #0]
   15bbe:	9338      	str	r3, [sp, #224]	; 0xe0
   15bc0:	f300 857d 	bgt.w	166be <_svfprintf_r+0xcde>
   15bc4:	3408      	adds	r4, #8
   15bc6:	9810      	ldr	r0, [sp, #64]	; 0x40
   15bc8:	2200      	movs	r2, #0
   15bca:	2300      	movs	r3, #0
   15bcc:	9919      	ldr	r1, [sp, #100]	; 0x64
   15bce:	f004 fd8d 	bl	1a6ec <__aeabi_dcmpeq>
   15bd2:	2800      	cmp	r0, #0
   15bd4:	f040 8503 	bne.w	165de <_svfprintf_r+0xbfe>
   15bd8:	9918      	ldr	r1, [sp, #96]	; 0x60
   15bda:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15bdc:	1e4a      	subs	r2, r1, #1
   15bde:	6062      	str	r2, [r4, #4]
   15be0:	1c59      	adds	r1, r3, #1
   15be2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15be4:	6021      	str	r1, [r4, #0]
   15be6:	9939      	ldr	r1, [sp, #228]	; 0xe4
   15be8:	3301      	adds	r3, #1
   15bea:	9338      	str	r3, [sp, #224]	; 0xe0
   15bec:	188a      	adds	r2, r1, r2
   15bee:	2b07      	cmp	r3, #7
   15bf0:	9239      	str	r2, [sp, #228]	; 0xe4
   15bf2:	f300 842f 	bgt.w	16454 <_svfprintf_r+0xa74>
   15bf6:	3408      	adds	r4, #8
   15bf8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   15bfa:	981a      	ldr	r0, [sp, #104]	; 0x68
   15bfc:	6062      	str	r2, [r4, #4]
   15bfe:	aa3e      	add	r2, sp, #248	; 0xf8
   15c00:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15c02:	6022      	str	r2, [r4, #0]
   15c04:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15c06:	3301      	adds	r3, #1
   15c08:	9338      	str	r3, [sp, #224]	; 0xe0
   15c0a:	1812      	adds	r2, r2, r0
   15c0c:	2b07      	cmp	r3, #7
   15c0e:	9239      	str	r2, [sp, #228]	; 0xe4
   15c10:	f300 814f 	bgt.w	15eb2 <_svfprintf_r+0x4d2>
   15c14:	f104 0308 	add.w	r3, r4, #8
   15c18:	f01a 0f04 	tst.w	sl, #4
   15c1c:	f000 8156 	beq.w	15ecc <_svfprintf_r+0x4ec>
   15c20:	990c      	ldr	r1, [sp, #48]	; 0x30
   15c22:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   15c24:	1a8e      	subs	r6, r1, r2
   15c26:	2e00      	cmp	r6, #0
   15c28:	f340 8150 	ble.w	15ecc <_svfprintf_r+0x4ec>
   15c2c:	2e10      	cmp	r6, #16
   15c2e:	f247 3704 	movw	r7, #29444	; 0x7304
   15c32:	bfd8      	it	le
   15c34:	f2c0 0702 	movtle	r7, #2
   15c38:	f340 83de 	ble.w	163f8 <_svfprintf_r+0xa18>
   15c3c:	2410      	movs	r4, #16
   15c3e:	f2c0 0702 	movt	r7, #2
   15c42:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   15c46:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
   15c4a:	e003      	b.n	15c54 <_svfprintf_r+0x274>
   15c4c:	3e10      	subs	r6, #16
   15c4e:	2e10      	cmp	r6, #16
   15c50:	f340 83d2 	ble.w	163f8 <_svfprintf_r+0xa18>
   15c54:	605c      	str	r4, [r3, #4]
   15c56:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   15c58:	9939      	ldr	r1, [sp, #228]	; 0xe4
   15c5a:	3201      	adds	r2, #1
   15c5c:	601f      	str	r7, [r3, #0]
   15c5e:	3110      	adds	r1, #16
   15c60:	2a07      	cmp	r2, #7
   15c62:	9139      	str	r1, [sp, #228]	; 0xe4
   15c64:	f103 0308 	add.w	r3, r3, #8
   15c68:	9238      	str	r2, [sp, #224]	; 0xe0
   15c6a:	ddef      	ble.n	15c4c <_svfprintf_r+0x26c>
   15c6c:	4650      	mov	r0, sl
   15c6e:	4659      	mov	r1, fp
   15c70:	4642      	mov	r2, r8
   15c72:	f7ff fe27 	bl	158c4 <__sprint_r>
   15c76:	464b      	mov	r3, r9
   15c78:	2800      	cmp	r0, #0
   15c7a:	d0e7      	beq.n	15c4c <_svfprintf_r+0x26c>
   15c7c:	465e      	mov	r6, fp
   15c7e:	89b3      	ldrh	r3, [r6, #12]
   15c80:	980d      	ldr	r0, [sp, #52]	; 0x34
   15c82:	f013 0f40 	tst.w	r3, #64	; 0x40
   15c86:	bf18      	it	ne
   15c88:	f04f 30ff 	movne.w	r0, #4294967295
   15c8c:	900d      	str	r0, [sp, #52]	; 0x34
   15c8e:	980d      	ldr	r0, [sp, #52]	; 0x34
   15c90:	b045      	add	sp, #276	; 0x114
   15c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c96:	f01a 0f20 	tst.w	sl, #32
   15c9a:	f247 3048 	movw	r0, #29512	; 0x7348
   15c9e:	f2c0 0002 	movt	r0, #2
   15ca2:	9214      	str	r2, [sp, #80]	; 0x50
   15ca4:	9017      	str	r0, [sp, #92]	; 0x5c
   15ca6:	f000 82c3 	beq.w	16230 <_svfprintf_r+0x850>
   15caa:	990a      	ldr	r1, [sp, #40]	; 0x28
   15cac:	1dcb      	adds	r3, r1, #7
   15cae:	f023 0307 	bic.w	r3, r3, #7
   15cb2:	f103 0208 	add.w	r2, r3, #8
   15cb6:	920a      	str	r2, [sp, #40]	; 0x28
   15cb8:	e9d3 6700 	ldrd	r6, r7, [r3]
   15cbc:	ea56 0107 	orrs.w	r1, r6, r7
   15cc0:	bf0c      	ite	eq
   15cc2:	2200      	moveq	r2, #0
   15cc4:	2201      	movne	r2, #1
   15cc6:	ea1a 0f02 	tst.w	sl, r2
   15cca:	f040 84bc 	bne.w	16646 <_svfprintf_r+0xc66>
   15cce:	2302      	movs	r3, #2
   15cd0:	f04f 0100 	mov.w	r1, #0
   15cd4:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   15cd8:	f1b8 0f00 	cmp.w	r8, #0
   15cdc:	bfa8      	it	ge
   15cde:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   15ce2:	f1b8 0f00 	cmp.w	r8, #0
   15ce6:	bf18      	it	ne
   15ce8:	f042 0201 	orrne.w	r2, r2, #1
   15cec:	2a00      	cmp	r2, #0
   15cee:	f000 8160 	beq.w	15fb2 <_svfprintf_r+0x5d2>
   15cf2:	2b01      	cmp	r3, #1
   15cf4:	f000 8434 	beq.w	16560 <_svfprintf_r+0xb80>
   15cf8:	2b02      	cmp	r3, #2
   15cfa:	f000 8417 	beq.w	1652c <_svfprintf_r+0xb4c>
   15cfe:	9916      	ldr	r1, [sp, #88]	; 0x58
   15d00:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   15d04:	9111      	str	r1, [sp, #68]	; 0x44
   15d06:	ea4f 08d6 	mov.w	r8, r6, lsr #3
   15d0a:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
   15d0e:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
   15d12:	f006 0007 	and.w	r0, r6, #7
   15d16:	4667      	mov	r7, ip
   15d18:	4646      	mov	r6, r8
   15d1a:	3030      	adds	r0, #48	; 0x30
   15d1c:	ea56 0207 	orrs.w	r2, r6, r7
   15d20:	f801 0d01 	strb.w	r0, [r1, #-1]!
   15d24:	d1ef      	bne.n	15d06 <_svfprintf_r+0x326>
   15d26:	f01a 0f01 	tst.w	sl, #1
   15d2a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   15d2e:	9111      	str	r1, [sp, #68]	; 0x44
   15d30:	f040 84db 	bne.w	166ea <_svfprintf_r+0xd0a>
   15d34:	9b16      	ldr	r3, [sp, #88]	; 0x58
   15d36:	1a5b      	subs	r3, r3, r1
   15d38:	930e      	str	r3, [sp, #56]	; 0x38
   15d3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   15d3c:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
   15d40:	4543      	cmp	r3, r8
   15d42:	bfb8      	it	lt
   15d44:	4643      	movlt	r3, r8
   15d46:	930b      	str	r3, [sp, #44]	; 0x2c
   15d48:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   15d4c:	b113      	cbz	r3, 15d54 <_svfprintf_r+0x374>
   15d4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   15d50:	3101      	adds	r1, #1
   15d52:	910b      	str	r1, [sp, #44]	; 0x2c
   15d54:	f01a 0202 	ands.w	r2, sl, #2
   15d58:	9213      	str	r2, [sp, #76]	; 0x4c
   15d5a:	d002      	beq.n	15d62 <_svfprintf_r+0x382>
   15d5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15d5e:	3302      	adds	r3, #2
   15d60:	930b      	str	r3, [sp, #44]	; 0x2c
   15d62:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
   15d66:	9012      	str	r0, [sp, #72]	; 0x48
   15d68:	d138      	bne.n	15ddc <_svfprintf_r+0x3fc>
   15d6a:	990c      	ldr	r1, [sp, #48]	; 0x30
   15d6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   15d6e:	1a8e      	subs	r6, r1, r2
   15d70:	2e00      	cmp	r6, #0
   15d72:	dd33      	ble.n	15ddc <_svfprintf_r+0x3fc>
   15d74:	2e10      	cmp	r6, #16
   15d76:	f247 3704 	movw	r7, #29444	; 0x7304
   15d7a:	bfd8      	it	le
   15d7c:	f2c0 0702 	movtle	r7, #2
   15d80:	dd20      	ble.n	15dc4 <_svfprintf_r+0x3e4>
   15d82:	f04f 0810 	mov.w	r8, #16
   15d86:	f2c0 0702 	movt	r7, #2
   15d8a:	e002      	b.n	15d92 <_svfprintf_r+0x3b2>
   15d8c:	3e10      	subs	r6, #16
   15d8e:	2e10      	cmp	r6, #16
   15d90:	dd18      	ble.n	15dc4 <_svfprintf_r+0x3e4>
   15d92:	f8c4 8004 	str.w	r8, [r4, #4]
   15d96:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15d98:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15d9a:	3301      	adds	r3, #1
   15d9c:	6027      	str	r7, [r4, #0]
   15d9e:	3210      	adds	r2, #16
   15da0:	2b07      	cmp	r3, #7
   15da2:	9239      	str	r2, [sp, #228]	; 0xe4
   15da4:	f104 0408 	add.w	r4, r4, #8
   15da8:	9338      	str	r3, [sp, #224]	; 0xe0
   15daa:	ddef      	ble.n	15d8c <_svfprintf_r+0x3ac>
   15dac:	9809      	ldr	r0, [sp, #36]	; 0x24
   15dae:	4659      	mov	r1, fp
   15db0:	aa37      	add	r2, sp, #220	; 0xdc
   15db2:	464c      	mov	r4, r9
   15db4:	f7ff fd86 	bl	158c4 <__sprint_r>
   15db8:	2800      	cmp	r0, #0
   15dba:	f47f af5f 	bne.w	15c7c <_svfprintf_r+0x29c>
   15dbe:	3e10      	subs	r6, #16
   15dc0:	2e10      	cmp	r6, #16
   15dc2:	dce6      	bgt.n	15d92 <_svfprintf_r+0x3b2>
   15dc4:	6066      	str	r6, [r4, #4]
   15dc6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15dc8:	6027      	str	r7, [r4, #0]
   15dca:	1c5a      	adds	r2, r3, #1
   15dcc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   15dce:	9238      	str	r2, [sp, #224]	; 0xe0
   15dd0:	199b      	adds	r3, r3, r6
   15dd2:	2a07      	cmp	r2, #7
   15dd4:	9339      	str	r3, [sp, #228]	; 0xe4
   15dd6:	f300 83f7 	bgt.w	165c8 <_svfprintf_r+0xbe8>
   15dda:	3408      	adds	r4, #8
   15ddc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   15de0:	b173      	cbz	r3, 15e00 <_svfprintf_r+0x420>
   15de2:	2301      	movs	r3, #1
   15de4:	6063      	str	r3, [r4, #4]
   15de6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15de8:	aa43      	add	r2, sp, #268	; 0x10c
   15dea:	3203      	adds	r2, #3
   15dec:	6022      	str	r2, [r4, #0]
   15dee:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15df0:	3301      	adds	r3, #1
   15df2:	9338      	str	r3, [sp, #224]	; 0xe0
   15df4:	3201      	adds	r2, #1
   15df6:	2b07      	cmp	r3, #7
   15df8:	9239      	str	r2, [sp, #228]	; 0xe4
   15dfa:	f300 8340 	bgt.w	1647e <_svfprintf_r+0xa9e>
   15dfe:	3408      	adds	r4, #8
   15e00:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   15e02:	b16b      	cbz	r3, 15e20 <_svfprintf_r+0x440>
   15e04:	2302      	movs	r3, #2
   15e06:	6063      	str	r3, [r4, #4]
   15e08:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15e0a:	aa43      	add	r2, sp, #268	; 0x10c
   15e0c:	6022      	str	r2, [r4, #0]
   15e0e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15e10:	3301      	adds	r3, #1
   15e12:	9338      	str	r3, [sp, #224]	; 0xe0
   15e14:	3202      	adds	r2, #2
   15e16:	2b07      	cmp	r3, #7
   15e18:	9239      	str	r2, [sp, #228]	; 0xe4
   15e1a:	f300 833a 	bgt.w	16492 <_svfprintf_r+0xab2>
   15e1e:	3408      	adds	r4, #8
   15e20:	9812      	ldr	r0, [sp, #72]	; 0x48
   15e22:	2880      	cmp	r0, #128	; 0x80
   15e24:	f000 82b2 	beq.w	1638c <_svfprintf_r+0x9ac>
   15e28:	9815      	ldr	r0, [sp, #84]	; 0x54
   15e2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   15e2c:	1ac6      	subs	r6, r0, r3
   15e2e:	2e00      	cmp	r6, #0
   15e30:	dd2e      	ble.n	15e90 <_svfprintf_r+0x4b0>
   15e32:	2e10      	cmp	r6, #16
   15e34:	4fa7      	ldr	r7, [pc, #668]	; (160d4 <_svfprintf_r+0x6f4>)
   15e36:	bfc8      	it	gt
   15e38:	f04f 0810 	movgt.w	r8, #16
   15e3c:	dc03      	bgt.n	15e46 <_svfprintf_r+0x466>
   15e3e:	e01b      	b.n	15e78 <_svfprintf_r+0x498>
   15e40:	3e10      	subs	r6, #16
   15e42:	2e10      	cmp	r6, #16
   15e44:	dd18      	ble.n	15e78 <_svfprintf_r+0x498>
   15e46:	f8c4 8004 	str.w	r8, [r4, #4]
   15e4a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15e4c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15e4e:	3301      	adds	r3, #1
   15e50:	6027      	str	r7, [r4, #0]
   15e52:	3210      	adds	r2, #16
   15e54:	2b07      	cmp	r3, #7
   15e56:	9239      	str	r2, [sp, #228]	; 0xe4
   15e58:	f104 0408 	add.w	r4, r4, #8
   15e5c:	9338      	str	r3, [sp, #224]	; 0xe0
   15e5e:	ddef      	ble.n	15e40 <_svfprintf_r+0x460>
   15e60:	9809      	ldr	r0, [sp, #36]	; 0x24
   15e62:	4659      	mov	r1, fp
   15e64:	aa37      	add	r2, sp, #220	; 0xdc
   15e66:	464c      	mov	r4, r9
   15e68:	f7ff fd2c 	bl	158c4 <__sprint_r>
   15e6c:	2800      	cmp	r0, #0
   15e6e:	f47f af05 	bne.w	15c7c <_svfprintf_r+0x29c>
   15e72:	3e10      	subs	r6, #16
   15e74:	2e10      	cmp	r6, #16
   15e76:	dce6      	bgt.n	15e46 <_svfprintf_r+0x466>
   15e78:	6066      	str	r6, [r4, #4]
   15e7a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15e7c:	6027      	str	r7, [r4, #0]
   15e7e:	1c5a      	adds	r2, r3, #1
   15e80:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   15e82:	9238      	str	r2, [sp, #224]	; 0xe0
   15e84:	199b      	adds	r3, r3, r6
   15e86:	2a07      	cmp	r2, #7
   15e88:	9339      	str	r3, [sp, #228]	; 0xe4
   15e8a:	f300 82ee 	bgt.w	1646a <_svfprintf_r+0xa8a>
   15e8e:	3408      	adds	r4, #8
   15e90:	f41a 7f80 	tst.w	sl, #256	; 0x100
   15e94:	f040 8219 	bne.w	162ca <_svfprintf_r+0x8ea>
   15e98:	990e      	ldr	r1, [sp, #56]	; 0x38
   15e9a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15e9c:	6061      	str	r1, [r4, #4]
   15e9e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15ea0:	6022      	str	r2, [r4, #0]
   15ea2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15ea4:	3301      	adds	r3, #1
   15ea6:	9338      	str	r3, [sp, #224]	; 0xe0
   15ea8:	1852      	adds	r2, r2, r1
   15eaa:	2b07      	cmp	r3, #7
   15eac:	9239      	str	r2, [sp, #228]	; 0xe4
   15eae:	f77f aeb1 	ble.w	15c14 <_svfprintf_r+0x234>
   15eb2:	9809      	ldr	r0, [sp, #36]	; 0x24
   15eb4:	4659      	mov	r1, fp
   15eb6:	aa37      	add	r2, sp, #220	; 0xdc
   15eb8:	f7ff fd04 	bl	158c4 <__sprint_r>
   15ebc:	2800      	cmp	r0, #0
   15ebe:	f47f aedd 	bne.w	15c7c <_svfprintf_r+0x29c>
   15ec2:	f01a 0f04 	tst.w	sl, #4
   15ec6:	464b      	mov	r3, r9
   15ec8:	f47f aeaa 	bne.w	15c20 <_svfprintf_r+0x240>
   15ecc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   15ece:	980d      	ldr	r0, [sp, #52]	; 0x34
   15ed0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   15ed2:	990c      	ldr	r1, [sp, #48]	; 0x30
   15ed4:	428a      	cmp	r2, r1
   15ed6:	bfac      	ite	ge
   15ed8:	1880      	addge	r0, r0, r2
   15eda:	1840      	addlt	r0, r0, r1
   15edc:	900d      	str	r0, [sp, #52]	; 0x34
   15ede:	2b00      	cmp	r3, #0
   15ee0:	f040 829e 	bne.w	16420 <_svfprintf_r+0xa40>
   15ee4:	2300      	movs	r3, #0
   15ee6:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
   15eea:	9338      	str	r3, [sp, #224]	; 0xe0
   15eec:	464c      	mov	r4, r9
   15eee:	e5a1      	b.n	15a34 <_svfprintf_r+0x54>
   15ef0:	9214      	str	r2, [sp, #80]	; 0x50
   15ef2:	2a00      	cmp	r2, #0
   15ef4:	f000 8504 	beq.w	16900 <_svfprintf_r+0xf20>
   15ef8:	2001      	movs	r0, #1
   15efa:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
   15efe:	f04f 0100 	mov.w	r1, #0
   15f02:	aa2d      	add	r2, sp, #180	; 0xb4
   15f04:	900b      	str	r0, [sp, #44]	; 0x2c
   15f06:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   15f0a:	9211      	str	r2, [sp, #68]	; 0x44
   15f0c:	900e      	str	r0, [sp, #56]	; 0x38
   15f0e:	2100      	movs	r1, #0
   15f10:	9115      	str	r1, [sp, #84]	; 0x54
   15f12:	e71f      	b.n	15d54 <_svfprintf_r+0x374>
   15f14:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   15f18:	2b00      	cmp	r3, #0
   15f1a:	f040 840c 	bne.w	16736 <_svfprintf_r+0xd56>
   15f1e:	990a      	ldr	r1, [sp, #40]	; 0x28
   15f20:	462b      	mov	r3, r5
   15f22:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
   15f26:	782a      	ldrb	r2, [r5, #0]
   15f28:	910a      	str	r1, [sp, #40]	; 0x28
   15f2a:	e5c2      	b.n	15ab2 <_svfprintf_r+0xd2>
   15f2c:	990a      	ldr	r1, [sp, #40]	; 0x28
   15f2e:	f04a 0a01 	orr.w	sl, sl, #1
   15f32:	782a      	ldrb	r2, [r5, #0]
   15f34:	462b      	mov	r3, r5
   15f36:	910a      	str	r1, [sp, #40]	; 0x28
   15f38:	e5bb      	b.n	15ab2 <_svfprintf_r+0xd2>
   15f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15f3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   15f3e:	681b      	ldr	r3, [r3, #0]
   15f40:	1d11      	adds	r1, r2, #4
   15f42:	2b00      	cmp	r3, #0
   15f44:	930c      	str	r3, [sp, #48]	; 0x30
   15f46:	f2c0 85b2 	blt.w	16aae <_svfprintf_r+0x10ce>
   15f4a:	782a      	ldrb	r2, [r5, #0]
   15f4c:	462b      	mov	r3, r5
   15f4e:	910a      	str	r1, [sp, #40]	; 0x28
   15f50:	e5af      	b.n	15ab2 <_svfprintf_r+0xd2>
   15f52:	990a      	ldr	r1, [sp, #40]	; 0x28
   15f54:	462b      	mov	r3, r5
   15f56:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
   15f5a:	782a      	ldrb	r2, [r5, #0]
   15f5c:	910a      	str	r1, [sp, #40]	; 0x28
   15f5e:	e5a8      	b.n	15ab2 <_svfprintf_r+0xd2>
   15f60:	f04a 0a10 	orr.w	sl, sl, #16
   15f64:	9214      	str	r2, [sp, #80]	; 0x50
   15f66:	f01a 0f20 	tst.w	sl, #32
   15f6a:	f000 8187 	beq.w	1627c <_svfprintf_r+0x89c>
   15f6e:	980a      	ldr	r0, [sp, #40]	; 0x28
   15f70:	1dc3      	adds	r3, r0, #7
   15f72:	f023 0307 	bic.w	r3, r3, #7
   15f76:	f103 0108 	add.w	r1, r3, #8
   15f7a:	910a      	str	r1, [sp, #40]	; 0x28
   15f7c:	e9d3 6700 	ldrd	r6, r7, [r3]
   15f80:	2e00      	cmp	r6, #0
   15f82:	f177 0000 	sbcs.w	r0, r7, #0
   15f86:	f2c0 8376 	blt.w	16676 <_svfprintf_r+0xc96>
   15f8a:	ea56 0107 	orrs.w	r1, r6, r7
   15f8e:	f04f 0301 	mov.w	r3, #1
   15f92:	bf0c      	ite	eq
   15f94:	2200      	moveq	r2, #0
   15f96:	2201      	movne	r2, #1
   15f98:	f1b8 0f00 	cmp.w	r8, #0
   15f9c:	bfa8      	it	ge
   15f9e:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   15fa2:	f1b8 0f00 	cmp.w	r8, #0
   15fa6:	bf18      	it	ne
   15fa8:	f042 0201 	orrne.w	r2, r2, #1
   15fac:	2a00      	cmp	r2, #0
   15fae:	f47f aea0 	bne.w	15cf2 <_svfprintf_r+0x312>
   15fb2:	2b00      	cmp	r3, #0
   15fb4:	f040 81e5 	bne.w	16382 <_svfprintf_r+0x9a2>
   15fb8:	f01a 0f01 	tst.w	sl, #1
   15fbc:	f000 81e1 	beq.w	16382 <_svfprintf_r+0x9a2>
   15fc0:	2330      	movs	r3, #48	; 0x30
   15fc2:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
   15fc6:	ab2d      	add	r3, sp, #180	; 0xb4
   15fc8:	2001      	movs	r0, #1
   15fca:	3327      	adds	r3, #39	; 0x27
   15fcc:	900e      	str	r0, [sp, #56]	; 0x38
   15fce:	9311      	str	r3, [sp, #68]	; 0x44
   15fd0:	e6b3      	b.n	15d3a <_svfprintf_r+0x35a>
   15fd2:	f01a 0f08 	tst.w	sl, #8
   15fd6:	9214      	str	r2, [sp, #80]	; 0x50
   15fd8:	f000 83bf 	beq.w	1675a <_svfprintf_r+0xd7a>
   15fdc:	980a      	ldr	r0, [sp, #40]	; 0x28
   15fde:	1dc3      	adds	r3, r0, #7
   15fe0:	f023 0307 	bic.w	r3, r3, #7
   15fe4:	f103 0108 	add.w	r1, r3, #8
   15fe8:	910a      	str	r1, [sp, #40]	; 0x28
   15fea:	685e      	ldr	r6, [r3, #4]
   15fec:	681f      	ldr	r7, [r3, #0]
   15fee:	9619      	str	r6, [sp, #100]	; 0x64
   15ff0:	9710      	str	r7, [sp, #64]	; 0x40
   15ff2:	4638      	mov	r0, r7
   15ff4:	4631      	mov	r1, r6
   15ff6:	f003 fdfd 	bl	19bf4 <__isinfd>
   15ffa:	4603      	mov	r3, r0
   15ffc:	2800      	cmp	r0, #0
   15ffe:	f000 8493 	beq.w	16928 <_svfprintf_r+0xf48>
   16002:	4638      	mov	r0, r7
   16004:	2200      	movs	r2, #0
   16006:	2300      	movs	r3, #0
   16008:	4631      	mov	r1, r6
   1600a:	f004 fb79 	bl	1a700 <__aeabi_dcmplt>
   1600e:	2800      	cmp	r0, #0
   16010:	f040 8415 	bne.w	1683e <_svfprintf_r+0xe5e>
   16014:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16018:	2003      	movs	r0, #3
   1601a:	f247 323c 	movw	r2, #29500	; 0x733c
   1601e:	f247 3138 	movw	r1, #29496	; 0x7338
   16022:	900b      	str	r0, [sp, #44]	; 0x2c
   16024:	9814      	ldr	r0, [sp, #80]	; 0x50
   16026:	f2c0 0102 	movt	r1, #2
   1602a:	f2c0 0202 	movt	r2, #2
   1602e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   16032:	2847      	cmp	r0, #71	; 0x47
   16034:	bfd8      	it	le
   16036:	460a      	movle	r2, r1
   16038:	2103      	movs	r1, #3
   1603a:	9211      	str	r2, [sp, #68]	; 0x44
   1603c:	2200      	movs	r2, #0
   1603e:	910e      	str	r1, [sp, #56]	; 0x38
   16040:	9215      	str	r2, [sp, #84]	; 0x54
   16042:	e683      	b.n	15d4c <_svfprintf_r+0x36c>
   16044:	990a      	ldr	r1, [sp, #40]	; 0x28
   16046:	f04a 0a08 	orr.w	sl, sl, #8
   1604a:	782a      	ldrb	r2, [r5, #0]
   1604c:	462b      	mov	r3, r5
   1604e:	910a      	str	r1, [sp, #40]	; 0x28
   16050:	e52f      	b.n	15ab2 <_svfprintf_r+0xd2>
   16052:	990a      	ldr	r1, [sp, #40]	; 0x28
   16054:	782a      	ldrb	r2, [r5, #0]
   16056:	f04a 0a04 	orr.w	sl, sl, #4
   1605a:	462b      	mov	r3, r5
   1605c:	910a      	str	r1, [sp, #40]	; 0x28
   1605e:	e528      	b.n	15ab2 <_svfprintf_r+0xd2>
   16060:	462b      	mov	r3, r5
   16062:	f813 2b01 	ldrb.w	r2, [r3], #1
   16066:	2a2a      	cmp	r2, #42	; 0x2a
   16068:	f000 86cf 	beq.w	16e0a <_svfprintf_r+0x142a>
   1606c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   16070:	2909      	cmp	r1, #9
   16072:	bf88      	it	hi
   16074:	f04f 0800 	movhi.w	r8, #0
   16078:	d810      	bhi.n	1609c <_svfprintf_r+0x6bc>
   1607a:	3502      	adds	r5, #2
   1607c:	f04f 0800 	mov.w	r8, #0
   16080:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   16084:	eb08 0888 	add.w	r8, r8, r8, lsl #2
   16088:	462b      	mov	r3, r5
   1608a:	3501      	adds	r5, #1
   1608c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
   16090:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   16094:	2909      	cmp	r1, #9
   16096:	d9f3      	bls.n	16080 <_svfprintf_r+0x6a0>
   16098:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
   1609c:	461d      	mov	r5, r3
   1609e:	e509      	b.n	15ab4 <_svfprintf_r+0xd4>
   160a0:	990a      	ldr	r1, [sp, #40]	; 0x28
   160a2:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   160a6:	782a      	ldrb	r2, [r5, #0]
   160a8:	462b      	mov	r3, r5
   160aa:	910a      	str	r1, [sp, #40]	; 0x28
   160ac:	e501      	b.n	15ab2 <_svfprintf_r+0xd2>
   160ae:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   160b2:	2600      	movs	r6, #0
   160b4:	462b      	mov	r3, r5
   160b6:	eb06 0686 	add.w	r6, r6, r6, lsl #2
   160ba:	f813 2b01 	ldrb.w	r2, [r3], #1
   160be:	eb01 0646 	add.w	r6, r1, r6, lsl #1
   160c2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   160c6:	461d      	mov	r5, r3
   160c8:	2909      	cmp	r1, #9
   160ca:	d9f3      	bls.n	160b4 <_svfprintf_r+0x6d4>
   160cc:	960c      	str	r6, [sp, #48]	; 0x30
   160ce:	461d      	mov	r5, r3
   160d0:	e4f0      	b.n	15ab4 <_svfprintf_r+0xd4>
   160d2:	bf00      	nop
   160d4:	00027314 	.word	0x00027314
   160d8:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   160dc:	990a      	ldr	r1, [sp, #40]	; 0x28
   160de:	e734      	b.n	15f4a <_svfprintf_r+0x56a>
   160e0:	782a      	ldrb	r2, [r5, #0]
   160e2:	2a6c      	cmp	r2, #108	; 0x6c
   160e4:	f000 8418 	beq.w	16918 <_svfprintf_r+0xf38>
   160e8:	990a      	ldr	r1, [sp, #40]	; 0x28
   160ea:	f04a 0a10 	orr.w	sl, sl, #16
   160ee:	462b      	mov	r3, r5
   160f0:	910a      	str	r1, [sp, #40]	; 0x28
   160f2:	e4de      	b.n	15ab2 <_svfprintf_r+0xd2>
   160f4:	f01a 0f20 	tst.w	sl, #32
   160f8:	f000 8323 	beq.w	16742 <_svfprintf_r+0xd62>
   160fc:	990a      	ldr	r1, [sp, #40]	; 0x28
   160fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   16100:	680b      	ldr	r3, [r1, #0]
   16102:	4610      	mov	r0, r2
   16104:	ea4f 71e0 	mov.w	r1, r0, asr #31
   16108:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1610a:	e9c3 0100 	strd	r0, r1, [r3]
   1610e:	f102 0a04 	add.w	sl, r2, #4
   16112:	e48f      	b.n	15a34 <_svfprintf_r+0x54>
   16114:	f01a 0320 	ands.w	r3, sl, #32
   16118:	9214      	str	r2, [sp, #80]	; 0x50
   1611a:	f000 80c7 	beq.w	162ac <_svfprintf_r+0x8cc>
   1611e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   16120:	1dda      	adds	r2, r3, #7
   16122:	2300      	movs	r3, #0
   16124:	f022 0207 	bic.w	r2, r2, #7
   16128:	f102 0008 	add.w	r0, r2, #8
   1612c:	900a      	str	r0, [sp, #40]	; 0x28
   1612e:	e9d2 6700 	ldrd	r6, r7, [r2]
   16132:	ea56 0107 	orrs.w	r1, r6, r7
   16136:	bf0c      	ite	eq
   16138:	2200      	moveq	r2, #0
   1613a:	2201      	movne	r2, #1
   1613c:	e5c8      	b.n	15cd0 <_svfprintf_r+0x2f0>
   1613e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16140:	f247 3048 	movw	r0, #29512	; 0x7348
   16144:	990a      	ldr	r1, [sp, #40]	; 0x28
   16146:	2378      	movs	r3, #120	; 0x78
   16148:	f2c0 0002 	movt	r0, #2
   1614c:	9314      	str	r3, [sp, #80]	; 0x50
   1614e:	6816      	ldr	r6, [r2, #0]
   16150:	3104      	adds	r1, #4
   16152:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
   16156:	f04a 0a02 	orr.w	sl, sl, #2
   1615a:	2330      	movs	r3, #48	; 0x30
   1615c:	1e32      	subs	r2, r6, #0
   1615e:	bf18      	it	ne
   16160:	2201      	movne	r2, #1
   16162:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
   16166:	4636      	mov	r6, r6
   16168:	f04f 0700 	mov.w	r7, #0
   1616c:	9017      	str	r0, [sp, #92]	; 0x5c
   1616e:	2302      	movs	r3, #2
   16170:	910a      	str	r1, [sp, #40]	; 0x28
   16172:	e5ad      	b.n	15cd0 <_svfprintf_r+0x2f0>
   16174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   16176:	9214      	str	r2, [sp, #80]	; 0x50
   16178:	f04f 0200 	mov.w	r2, #0
   1617c:	1d18      	adds	r0, r3, #4
   1617e:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
   16182:	681b      	ldr	r3, [r3, #0]
   16184:	900a      	str	r0, [sp, #40]	; 0x28
   16186:	9311      	str	r3, [sp, #68]	; 0x44
   16188:	2b00      	cmp	r3, #0
   1618a:	f000 854d 	beq.w	16c28 <_svfprintf_r+0x1248>
   1618e:	f1b8 0f00 	cmp.w	r8, #0
   16192:	9811      	ldr	r0, [sp, #68]	; 0x44
   16194:	f2c0 852a 	blt.w	16bec <_svfprintf_r+0x120c>
   16198:	2100      	movs	r1, #0
   1619a:	4642      	mov	r2, r8
   1619c:	f002 fdd8 	bl	18d50 <memchr>
   161a0:	4603      	mov	r3, r0
   161a2:	2800      	cmp	r0, #0
   161a4:	f000 856e 	beq.w	16c84 <_svfprintf_r+0x12a4>
   161a8:	9811      	ldr	r0, [sp, #68]	; 0x44
   161aa:	1a1b      	subs	r3, r3, r0
   161ac:	930e      	str	r3, [sp, #56]	; 0x38
   161ae:	4543      	cmp	r3, r8
   161b0:	f340 8482 	ble.w	16ab8 <_svfprintf_r+0x10d8>
   161b4:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
   161b8:	2100      	movs	r1, #0
   161ba:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
   161be:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   161c2:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   161c6:	9115      	str	r1, [sp, #84]	; 0x54
   161c8:	e5c0      	b.n	15d4c <_svfprintf_r+0x36c>
   161ca:	f01a 0f20 	tst.w	sl, #32
   161ce:	9214      	str	r2, [sp, #80]	; 0x50
   161d0:	d010      	beq.n	161f4 <_svfprintf_r+0x814>
   161d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   161d4:	1dda      	adds	r2, r3, #7
   161d6:	2301      	movs	r3, #1
   161d8:	e7a4      	b.n	16124 <_svfprintf_r+0x744>
   161da:	990a      	ldr	r1, [sp, #40]	; 0x28
   161dc:	f04a 0a20 	orr.w	sl, sl, #32
   161e0:	782a      	ldrb	r2, [r5, #0]
   161e2:	462b      	mov	r3, r5
   161e4:	910a      	str	r1, [sp, #40]	; 0x28
   161e6:	e464      	b.n	15ab2 <_svfprintf_r+0xd2>
   161e8:	f04a 0a10 	orr.w	sl, sl, #16
   161ec:	9214      	str	r2, [sp, #80]	; 0x50
   161ee:	f01a 0f20 	tst.w	sl, #32
   161f2:	d1ee      	bne.n	161d2 <_svfprintf_r+0x7f2>
   161f4:	f01a 0f10 	tst.w	sl, #16
   161f8:	f040 8254 	bne.w	166a4 <_svfprintf_r+0xcc4>
   161fc:	f01a 0f40 	tst.w	sl, #64	; 0x40
   16200:	f000 8250 	beq.w	166a4 <_svfprintf_r+0xcc4>
   16204:	980a      	ldr	r0, [sp, #40]	; 0x28
   16206:	2301      	movs	r3, #1
   16208:	1d01      	adds	r1, r0, #4
   1620a:	910a      	str	r1, [sp, #40]	; 0x28
   1620c:	8806      	ldrh	r6, [r0, #0]
   1620e:	1e32      	subs	r2, r6, #0
   16210:	bf18      	it	ne
   16212:	2201      	movne	r2, #1
   16214:	4636      	mov	r6, r6
   16216:	f04f 0700 	mov.w	r7, #0
   1621a:	e559      	b.n	15cd0 <_svfprintf_r+0x2f0>
   1621c:	f01a 0f20 	tst.w	sl, #32
   16220:	9214      	str	r2, [sp, #80]	; 0x50
   16222:	f247 3224 	movw	r2, #29476	; 0x7324
   16226:	f2c0 0202 	movt	r2, #2
   1622a:	9217      	str	r2, [sp, #92]	; 0x5c
   1622c:	f47f ad3d 	bne.w	15caa <_svfprintf_r+0x2ca>
   16230:	f01a 0f10 	tst.w	sl, #16
   16234:	f040 822d 	bne.w	16692 <_svfprintf_r+0xcb2>
   16238:	f01a 0f40 	tst.w	sl, #64	; 0x40
   1623c:	f000 8229 	beq.w	16692 <_svfprintf_r+0xcb2>
   16240:	990a      	ldr	r1, [sp, #40]	; 0x28
   16242:	1d0a      	adds	r2, r1, #4
   16244:	920a      	str	r2, [sp, #40]	; 0x28
   16246:	880e      	ldrh	r6, [r1, #0]
   16248:	4636      	mov	r6, r6
   1624a:	f04f 0700 	mov.w	r7, #0
   1624e:	e535      	b.n	15cbc <_svfprintf_r+0x2dc>
   16250:	9214      	str	r2, [sp, #80]	; 0x50
   16252:	2001      	movs	r0, #1
   16254:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16256:	f04f 0100 	mov.w	r1, #0
   1625a:	900b      	str	r0, [sp, #44]	; 0x2c
   1625c:	900e      	str	r0, [sp, #56]	; 0x38
   1625e:	6813      	ldr	r3, [r2, #0]
   16260:	3204      	adds	r2, #4
   16262:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   16266:	920a      	str	r2, [sp, #40]	; 0x28
   16268:	aa2d      	add	r2, sp, #180	; 0xb4
   1626a:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
   1626e:	9211      	str	r2, [sp, #68]	; 0x44
   16270:	e64d      	b.n	15f0e <_svfprintf_r+0x52e>
   16272:	f01a 0f20 	tst.w	sl, #32
   16276:	9214      	str	r2, [sp, #80]	; 0x50
   16278:	f47f ae79 	bne.w	15f6e <_svfprintf_r+0x58e>
   1627c:	f01a 0f10 	tst.w	sl, #16
   16280:	f040 81ed 	bne.w	1665e <_svfprintf_r+0xc7e>
   16284:	f01a 0f40 	tst.w	sl, #64	; 0x40
   16288:	f000 81e9 	beq.w	1665e <_svfprintf_r+0xc7e>
   1628c:	980a      	ldr	r0, [sp, #40]	; 0x28
   1628e:	1d01      	adds	r1, r0, #4
   16290:	910a      	str	r1, [sp, #40]	; 0x28
   16292:	f9b0 6000 	ldrsh.w	r6, [r0]
   16296:	4636      	mov	r6, r6
   16298:	ea4f 77e6 	mov.w	r7, r6, asr #31
   1629c:	e670      	b.n	15f80 <_svfprintf_r+0x5a0>
   1629e:	f04a 0a10 	orr.w	sl, sl, #16
   162a2:	9214      	str	r2, [sp, #80]	; 0x50
   162a4:	f01a 0320 	ands.w	r3, sl, #32
   162a8:	f47f af39 	bne.w	1611e <_svfprintf_r+0x73e>
   162ac:	f01a 0210 	ands.w	r2, sl, #16
   162b0:	f000 825f 	beq.w	16772 <_svfprintf_r+0xd92>
   162b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   162b6:	1d10      	adds	r0, r2, #4
   162b8:	900a      	str	r0, [sp, #40]	; 0x28
   162ba:	6816      	ldr	r6, [r2, #0]
   162bc:	1e32      	subs	r2, r6, #0
   162be:	bf18      	it	ne
   162c0:	2201      	movne	r2, #1
   162c2:	4636      	mov	r6, r6
   162c4:	f04f 0700 	mov.w	r7, #0
   162c8:	e502      	b.n	15cd0 <_svfprintf_r+0x2f0>
   162ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
   162cc:	2b65      	cmp	r3, #101	; 0x65
   162ce:	f77f ac5a 	ble.w	15b86 <_svfprintf_r+0x1a6>
   162d2:	9810      	ldr	r0, [sp, #64]	; 0x40
   162d4:	2200      	movs	r2, #0
   162d6:	2300      	movs	r3, #0
   162d8:	9919      	ldr	r1, [sp, #100]	; 0x64
   162da:	f004 fa07 	bl	1a6ec <__aeabi_dcmpeq>
   162de:	2800      	cmp	r0, #0
   162e0:	f000 80e1 	beq.w	164a6 <_svfprintf_r+0xac6>
   162e4:	2301      	movs	r3, #1
   162e6:	6063      	str	r3, [r4, #4]
   162e8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   162ea:	f247 3364 	movw	r3, #29540	; 0x7364
   162ee:	f2c0 0302 	movt	r3, #2
   162f2:	6023      	str	r3, [r4, #0]
   162f4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   162f6:	3201      	adds	r2, #1
   162f8:	9238      	str	r2, [sp, #224]	; 0xe0
   162fa:	3301      	adds	r3, #1
   162fc:	2a07      	cmp	r2, #7
   162fe:	9339      	str	r3, [sp, #228]	; 0xe4
   16300:	bfd8      	it	le
   16302:	f104 0308 	addle.w	r3, r4, #8
   16306:	f300 829f 	bgt.w	16848 <_svfprintf_r+0xe68>
   1630a:	9a42      	ldr	r2, [sp, #264]	; 0x108
   1630c:	9818      	ldr	r0, [sp, #96]	; 0x60
   1630e:	4282      	cmp	r2, r0
   16310:	db03      	blt.n	1631a <_svfprintf_r+0x93a>
   16312:	f01a 0f01 	tst.w	sl, #1
   16316:	f43f ac7f 	beq.w	15c18 <_svfprintf_r+0x238>
   1631a:	991b      	ldr	r1, [sp, #108]	; 0x6c
   1631c:	2201      	movs	r2, #1
   1631e:	605a      	str	r2, [r3, #4]
   16320:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16322:	6019      	str	r1, [r3, #0]
   16324:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16326:	3201      	adds	r2, #1
   16328:	9238      	str	r2, [sp, #224]	; 0xe0
   1632a:	3101      	adds	r1, #1
   1632c:	2a07      	cmp	r2, #7
   1632e:	9139      	str	r1, [sp, #228]	; 0xe4
   16330:	f300 83eb 	bgt.w	16b0a <_svfprintf_r+0x112a>
   16334:	3308      	adds	r3, #8
   16336:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16338:	1e56      	subs	r6, r2, #1
   1633a:	2e00      	cmp	r6, #0
   1633c:	f77f ac6c 	ble.w	15c18 <_svfprintf_r+0x238>
   16340:	2e10      	cmp	r6, #16
   16342:	4fa0      	ldr	r7, [pc, #640]	; (165c4 <_svfprintf_r+0xbe4>)
   16344:	f340 81e9 	ble.w	1671a <_svfprintf_r+0xd3a>
   16348:	2410      	movs	r4, #16
   1634a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   1634e:	e003      	b.n	16358 <_svfprintf_r+0x978>
   16350:	3e10      	subs	r6, #16
   16352:	2e10      	cmp	r6, #16
   16354:	f340 81e1 	ble.w	1671a <_svfprintf_r+0xd3a>
   16358:	605c      	str	r4, [r3, #4]
   1635a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1635c:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1635e:	3201      	adds	r2, #1
   16360:	601f      	str	r7, [r3, #0]
   16362:	3110      	adds	r1, #16
   16364:	2a07      	cmp	r2, #7
   16366:	9139      	str	r1, [sp, #228]	; 0xe4
   16368:	f103 0308 	add.w	r3, r3, #8
   1636c:	9238      	str	r2, [sp, #224]	; 0xe0
   1636e:	ddef      	ble.n	16350 <_svfprintf_r+0x970>
   16370:	9809      	ldr	r0, [sp, #36]	; 0x24
   16372:	4659      	mov	r1, fp
   16374:	4642      	mov	r2, r8
   16376:	f7ff faa5 	bl	158c4 <__sprint_r>
   1637a:	464b      	mov	r3, r9
   1637c:	2800      	cmp	r0, #0
   1637e:	d0e7      	beq.n	16350 <_svfprintf_r+0x970>
   16380:	e47c      	b.n	15c7c <_svfprintf_r+0x29c>
   16382:	9916      	ldr	r1, [sp, #88]	; 0x58
   16384:	2200      	movs	r2, #0
   16386:	920e      	str	r2, [sp, #56]	; 0x38
   16388:	9111      	str	r1, [sp, #68]	; 0x44
   1638a:	e4d6      	b.n	15d3a <_svfprintf_r+0x35a>
   1638c:	990c      	ldr	r1, [sp, #48]	; 0x30
   1638e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   16390:	1a8e      	subs	r6, r1, r2
   16392:	2e00      	cmp	r6, #0
   16394:	f77f ad48 	ble.w	15e28 <_svfprintf_r+0x448>
   16398:	2e10      	cmp	r6, #16
   1639a:	4f8a      	ldr	r7, [pc, #552]	; (165c4 <_svfprintf_r+0xbe4>)
   1639c:	bfc8      	it	gt
   1639e:	f04f 0810 	movgt.w	r8, #16
   163a2:	dc03      	bgt.n	163ac <_svfprintf_r+0x9cc>
   163a4:	e01b      	b.n	163de <_svfprintf_r+0x9fe>
   163a6:	3e10      	subs	r6, #16
   163a8:	2e10      	cmp	r6, #16
   163aa:	dd18      	ble.n	163de <_svfprintf_r+0x9fe>
   163ac:	f8c4 8004 	str.w	r8, [r4, #4]
   163b0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   163b2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   163b4:	3301      	adds	r3, #1
   163b6:	6027      	str	r7, [r4, #0]
   163b8:	3210      	adds	r2, #16
   163ba:	2b07      	cmp	r3, #7
   163bc:	9239      	str	r2, [sp, #228]	; 0xe4
   163be:	f104 0408 	add.w	r4, r4, #8
   163c2:	9338      	str	r3, [sp, #224]	; 0xe0
   163c4:	ddef      	ble.n	163a6 <_svfprintf_r+0x9c6>
   163c6:	9809      	ldr	r0, [sp, #36]	; 0x24
   163c8:	4659      	mov	r1, fp
   163ca:	aa37      	add	r2, sp, #220	; 0xdc
   163cc:	464c      	mov	r4, r9
   163ce:	f7ff fa79 	bl	158c4 <__sprint_r>
   163d2:	2800      	cmp	r0, #0
   163d4:	f47f ac52 	bne.w	15c7c <_svfprintf_r+0x29c>
   163d8:	3e10      	subs	r6, #16
   163da:	2e10      	cmp	r6, #16
   163dc:	dce6      	bgt.n	163ac <_svfprintf_r+0x9cc>
   163de:	6066      	str	r6, [r4, #4]
   163e0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   163e2:	6027      	str	r7, [r4, #0]
   163e4:	1c5a      	adds	r2, r3, #1
   163e6:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   163e8:	9238      	str	r2, [sp, #224]	; 0xe0
   163ea:	199b      	adds	r3, r3, r6
   163ec:	2a07      	cmp	r2, #7
   163ee:	9339      	str	r3, [sp, #228]	; 0xe4
   163f0:	f300 8188 	bgt.w	16704 <_svfprintf_r+0xd24>
   163f4:	3408      	adds	r4, #8
   163f6:	e517      	b.n	15e28 <_svfprintf_r+0x448>
   163f8:	605e      	str	r6, [r3, #4]
   163fa:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   163fc:	601f      	str	r7, [r3, #0]
   163fe:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16400:	3201      	adds	r2, #1
   16402:	9238      	str	r2, [sp, #224]	; 0xe0
   16404:	18f3      	adds	r3, r6, r3
   16406:	2a07      	cmp	r2, #7
   16408:	9339      	str	r3, [sp, #228]	; 0xe4
   1640a:	f77f ad60 	ble.w	15ece <_svfprintf_r+0x4ee>
   1640e:	9809      	ldr	r0, [sp, #36]	; 0x24
   16410:	4659      	mov	r1, fp
   16412:	aa37      	add	r2, sp, #220	; 0xdc
   16414:	f7ff fa56 	bl	158c4 <__sprint_r>
   16418:	2800      	cmp	r0, #0
   1641a:	f43f ad57 	beq.w	15ecc <_svfprintf_r+0x4ec>
   1641e:	e42d      	b.n	15c7c <_svfprintf_r+0x29c>
   16420:	9809      	ldr	r0, [sp, #36]	; 0x24
   16422:	4659      	mov	r1, fp
   16424:	aa37      	add	r2, sp, #220	; 0xdc
   16426:	f7ff fa4d 	bl	158c4 <__sprint_r>
   1642a:	2800      	cmp	r0, #0
   1642c:	f43f ad5a 	beq.w	15ee4 <_svfprintf_r+0x504>
   16430:	e424      	b.n	15c7c <_svfprintf_r+0x29c>
   16432:	f01a 0f01 	tst.w	sl, #1
   16436:	f47f abaa 	bne.w	15b8e <_svfprintf_r+0x1ae>
   1643a:	2301      	movs	r3, #1
   1643c:	6063      	str	r3, [r4, #4]
   1643e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16440:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16442:	3301      	adds	r3, #1
   16444:	9911      	ldr	r1, [sp, #68]	; 0x44
   16446:	3201      	adds	r2, #1
   16448:	2b07      	cmp	r3, #7
   1644a:	9239      	str	r2, [sp, #228]	; 0xe4
   1644c:	6021      	str	r1, [r4, #0]
   1644e:	9338      	str	r3, [sp, #224]	; 0xe0
   16450:	f77f abd1 	ble.w	15bf6 <_svfprintf_r+0x216>
   16454:	9809      	ldr	r0, [sp, #36]	; 0x24
   16456:	4659      	mov	r1, fp
   16458:	aa37      	add	r2, sp, #220	; 0xdc
   1645a:	f7ff fa33 	bl	158c4 <__sprint_r>
   1645e:	2800      	cmp	r0, #0
   16460:	f47f ac0c 	bne.w	15c7c <_svfprintf_r+0x29c>
   16464:	464c      	mov	r4, r9
   16466:	f7ff bbc7 	b.w	15bf8 <_svfprintf_r+0x218>
   1646a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1646c:	4659      	mov	r1, fp
   1646e:	aa37      	add	r2, sp, #220	; 0xdc
   16470:	f7ff fa28 	bl	158c4 <__sprint_r>
   16474:	2800      	cmp	r0, #0
   16476:	f47f ac01 	bne.w	15c7c <_svfprintf_r+0x29c>
   1647a:	464c      	mov	r4, r9
   1647c:	e508      	b.n	15e90 <_svfprintf_r+0x4b0>
   1647e:	9809      	ldr	r0, [sp, #36]	; 0x24
   16480:	4659      	mov	r1, fp
   16482:	aa37      	add	r2, sp, #220	; 0xdc
   16484:	f7ff fa1e 	bl	158c4 <__sprint_r>
   16488:	2800      	cmp	r0, #0
   1648a:	f47f abf7 	bne.w	15c7c <_svfprintf_r+0x29c>
   1648e:	464c      	mov	r4, r9
   16490:	e4b6      	b.n	15e00 <_svfprintf_r+0x420>
   16492:	9809      	ldr	r0, [sp, #36]	; 0x24
   16494:	4659      	mov	r1, fp
   16496:	aa37      	add	r2, sp, #220	; 0xdc
   16498:	f7ff fa14 	bl	158c4 <__sprint_r>
   1649c:	2800      	cmp	r0, #0
   1649e:	f47f abed 	bne.w	15c7c <_svfprintf_r+0x29c>
   164a2:	464c      	mov	r4, r9
   164a4:	e4bc      	b.n	15e20 <_svfprintf_r+0x440>
   164a6:	9b42      	ldr	r3, [sp, #264]	; 0x108
   164a8:	2b00      	cmp	r3, #0
   164aa:	f340 81d9 	ble.w	16860 <_svfprintf_r+0xe80>
   164ae:	9918      	ldr	r1, [sp, #96]	; 0x60
   164b0:	428b      	cmp	r3, r1
   164b2:	f2c0 816f 	blt.w	16794 <_svfprintf_r+0xdb4>
   164b6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   164b8:	6061      	str	r1, [r4, #4]
   164ba:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   164bc:	6022      	str	r2, [r4, #0]
   164be:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   164c0:	3301      	adds	r3, #1
   164c2:	9338      	str	r3, [sp, #224]	; 0xe0
   164c4:	1852      	adds	r2, r2, r1
   164c6:	2b07      	cmp	r3, #7
   164c8:	9239      	str	r2, [sp, #228]	; 0xe4
   164ca:	bfd8      	it	le
   164cc:	f104 0308 	addle.w	r3, r4, #8
   164d0:	f300 83ba 	bgt.w	16c48 <_svfprintf_r+0x1268>
   164d4:	9c42      	ldr	r4, [sp, #264]	; 0x108
   164d6:	9818      	ldr	r0, [sp, #96]	; 0x60
   164d8:	1a24      	subs	r4, r4, r0
   164da:	2c00      	cmp	r4, #0
   164dc:	f340 819b 	ble.w	16816 <_svfprintf_r+0xe36>
   164e0:	2c10      	cmp	r4, #16
   164e2:	4f38      	ldr	r7, [pc, #224]	; (165c4 <_svfprintf_r+0xbe4>)
   164e4:	f340 818b 	ble.w	167fe <_svfprintf_r+0xe1e>
   164e8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
   164ec:	2610      	movs	r6, #16
   164ee:	46aa      	mov	sl, r5
   164f0:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   164f4:	9d09      	ldr	r5, [sp, #36]	; 0x24
   164f6:	e003      	b.n	16500 <_svfprintf_r+0xb20>
   164f8:	3c10      	subs	r4, #16
   164fa:	2c10      	cmp	r4, #16
   164fc:	f340 817c 	ble.w	167f8 <_svfprintf_r+0xe18>
   16500:	605e      	str	r6, [r3, #4]
   16502:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16504:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16506:	3201      	adds	r2, #1
   16508:	601f      	str	r7, [r3, #0]
   1650a:	3110      	adds	r1, #16
   1650c:	2a07      	cmp	r2, #7
   1650e:	9139      	str	r1, [sp, #228]	; 0xe4
   16510:	f103 0308 	add.w	r3, r3, #8
   16514:	9238      	str	r2, [sp, #224]	; 0xe0
   16516:	ddef      	ble.n	164f8 <_svfprintf_r+0xb18>
   16518:	4628      	mov	r0, r5
   1651a:	4659      	mov	r1, fp
   1651c:	4642      	mov	r2, r8
   1651e:	f7ff f9d1 	bl	158c4 <__sprint_r>
   16522:	464b      	mov	r3, r9
   16524:	2800      	cmp	r0, #0
   16526:	d0e7      	beq.n	164f8 <_svfprintf_r+0xb18>
   16528:	f7ff bba8 	b.w	15c7c <_svfprintf_r+0x29c>
   1652c:	9816      	ldr	r0, [sp, #88]	; 0x58
   1652e:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
   16532:	4603      	mov	r3, r0
   16534:	9011      	str	r0, [sp, #68]	; 0x44
   16536:	0931      	lsrs	r1, r6, #4
   16538:	f006 020f 	and.w	r2, r6, #15
   1653c:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
   16540:	0938      	lsrs	r0, r7, #4
   16542:	f81c 2002 	ldrb.w	r2, [ip, r2]
   16546:	460e      	mov	r6, r1
   16548:	4607      	mov	r7, r0
   1654a:	ea56 0107 	orrs.w	r1, r6, r7
   1654e:	f803 2d01 	strb.w	r2, [r3, #-1]!
   16552:	d1f0      	bne.n	16536 <_svfprintf_r+0xb56>
   16554:	9a16      	ldr	r2, [sp, #88]	; 0x58
   16556:	9311      	str	r3, [sp, #68]	; 0x44
   16558:	1ad2      	subs	r2, r2, r3
   1655a:	920e      	str	r2, [sp, #56]	; 0x38
   1655c:	f7ff bbed 	b.w	15d3a <_svfprintf_r+0x35a>
   16560:	2300      	movs	r3, #0
   16562:	2209      	movs	r2, #9
   16564:	42b2      	cmp	r2, r6
   16566:	eb73 0007 	sbcs.w	r0, r3, r7
   1656a:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1656c:	bf3e      	ittt	cc
   1656e:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
   16572:	46a0      	movcc	r8, r4
   16574:	461c      	movcc	r4, r3
   16576:	d21a      	bcs.n	165ae <_svfprintf_r+0xbce>
   16578:	4630      	mov	r0, r6
   1657a:	4639      	mov	r1, r7
   1657c:	220a      	movs	r2, #10
   1657e:	2300      	movs	r3, #0
   16580:	f004 f90e 	bl	1a7a0 <__aeabi_uldivmod>
   16584:	4630      	mov	r0, r6
   16586:	4639      	mov	r1, r7
   16588:	2300      	movs	r3, #0
   1658a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
   1658e:	220a      	movs	r2, #10
   16590:	f804 cd01 	strb.w	ip, [r4, #-1]!
   16594:	f004 f904 	bl	1a7a0 <__aeabi_uldivmod>
   16598:	4606      	mov	r6, r0
   1659a:	460f      	mov	r7, r1
   1659c:	2009      	movs	r0, #9
   1659e:	2100      	movs	r1, #0
   165a0:	42b0      	cmp	r0, r6
   165a2:	41b9      	sbcs	r1, r7
   165a4:	d3e8      	bcc.n	16578 <_svfprintf_r+0xb98>
   165a6:	4623      	mov	r3, r4
   165a8:	4644      	mov	r4, r8
   165aa:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   165ae:	1e5a      	subs	r2, r3, #1
   165b0:	3630      	adds	r6, #48	; 0x30
   165b2:	9211      	str	r2, [sp, #68]	; 0x44
   165b4:	f803 6c01 	strb.w	r6, [r3, #-1]
   165b8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   165ba:	1a9b      	subs	r3, r3, r2
   165bc:	930e      	str	r3, [sp, #56]	; 0x38
   165be:	f7ff bbbc 	b.w	15d3a <_svfprintf_r+0x35a>
   165c2:	bf00      	nop
   165c4:	00027314 	.word	0x00027314
   165c8:	9809      	ldr	r0, [sp, #36]	; 0x24
   165ca:	4659      	mov	r1, fp
   165cc:	aa37      	add	r2, sp, #220	; 0xdc
   165ce:	f7ff f979 	bl	158c4 <__sprint_r>
   165d2:	2800      	cmp	r0, #0
   165d4:	f47f ab52 	bne.w	15c7c <_svfprintf_r+0x29c>
   165d8:	464c      	mov	r4, r9
   165da:	f7ff bbff 	b.w	15ddc <_svfprintf_r+0x3fc>
   165de:	9818      	ldr	r0, [sp, #96]	; 0x60
   165e0:	1e46      	subs	r6, r0, #1
   165e2:	2e00      	cmp	r6, #0
   165e4:	f77f ab08 	ble.w	15bf8 <_svfprintf_r+0x218>
   165e8:	2e10      	cmp	r6, #16
   165ea:	4f9c      	ldr	r7, [pc, #624]	; (1685c <_svfprintf_r+0xe7c>)
   165ec:	bfc8      	it	gt
   165ee:	f04f 0810 	movgt.w	r8, #16
   165f2:	dc03      	bgt.n	165fc <_svfprintf_r+0xc1c>
   165f4:	e01b      	b.n	1662e <_svfprintf_r+0xc4e>
   165f6:	3e10      	subs	r6, #16
   165f8:	2e10      	cmp	r6, #16
   165fa:	dd18      	ble.n	1662e <_svfprintf_r+0xc4e>
   165fc:	f8c4 8004 	str.w	r8, [r4, #4]
   16600:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16602:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16604:	3301      	adds	r3, #1
   16606:	6027      	str	r7, [r4, #0]
   16608:	3210      	adds	r2, #16
   1660a:	2b07      	cmp	r3, #7
   1660c:	9239      	str	r2, [sp, #228]	; 0xe4
   1660e:	f104 0408 	add.w	r4, r4, #8
   16612:	9338      	str	r3, [sp, #224]	; 0xe0
   16614:	ddef      	ble.n	165f6 <_svfprintf_r+0xc16>
   16616:	9809      	ldr	r0, [sp, #36]	; 0x24
   16618:	4659      	mov	r1, fp
   1661a:	aa37      	add	r2, sp, #220	; 0xdc
   1661c:	464c      	mov	r4, r9
   1661e:	f7ff f951 	bl	158c4 <__sprint_r>
   16622:	2800      	cmp	r0, #0
   16624:	f47f ab2a 	bne.w	15c7c <_svfprintf_r+0x29c>
   16628:	3e10      	subs	r6, #16
   1662a:	2e10      	cmp	r6, #16
   1662c:	dce6      	bgt.n	165fc <_svfprintf_r+0xc1c>
   1662e:	6066      	str	r6, [r4, #4]
   16630:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16632:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16634:	3301      	adds	r3, #1
   16636:	6027      	str	r7, [r4, #0]
   16638:	1992      	adds	r2, r2, r6
   1663a:	2b07      	cmp	r3, #7
   1663c:	9239      	str	r2, [sp, #228]	; 0xe4
   1663e:	9338      	str	r3, [sp, #224]	; 0xe0
   16640:	f77f aad9 	ble.w	15bf6 <_svfprintf_r+0x216>
   16644:	e706      	b.n	16454 <_svfprintf_r+0xa74>
   16646:	9814      	ldr	r0, [sp, #80]	; 0x50
   16648:	2130      	movs	r1, #48	; 0x30
   1664a:	f04a 0a02 	orr.w	sl, sl, #2
   1664e:	2201      	movs	r2, #1
   16650:	2302      	movs	r3, #2
   16652:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
   16656:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
   1665a:	f7ff bb39 	b.w	15cd0 <_svfprintf_r+0x2f0>
   1665e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16660:	1d13      	adds	r3, r2, #4
   16662:	6816      	ldr	r6, [r2, #0]
   16664:	930a      	str	r3, [sp, #40]	; 0x28
   16666:	4636      	mov	r6, r6
   16668:	ea4f 77e6 	mov.w	r7, r6, asr #31
   1666c:	2e00      	cmp	r6, #0
   1666e:	f177 0000 	sbcs.w	r0, r7, #0
   16672:	f6bf ac8a 	bge.w	15f8a <_svfprintf_r+0x5aa>
   16676:	4276      	negs	r6, r6
   16678:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   1667c:	232d      	movs	r3, #45	; 0x2d
   1667e:	ea56 0207 	orrs.w	r2, r6, r7
   16682:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   16686:	bf0c      	ite	eq
   16688:	2200      	moveq	r2, #0
   1668a:	2201      	movne	r2, #1
   1668c:	2301      	movs	r3, #1
   1668e:	f7ff bb23 	b.w	15cd8 <_svfprintf_r+0x2f8>
   16692:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   16694:	1d18      	adds	r0, r3, #4
   16696:	681e      	ldr	r6, [r3, #0]
   16698:	900a      	str	r0, [sp, #40]	; 0x28
   1669a:	4636      	mov	r6, r6
   1669c:	f04f 0700 	mov.w	r7, #0
   166a0:	f7ff bb0c 	b.w	15cbc <_svfprintf_r+0x2dc>
   166a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   166a6:	1d13      	adds	r3, r2, #4
   166a8:	6816      	ldr	r6, [r2, #0]
   166aa:	930a      	str	r3, [sp, #40]	; 0x28
   166ac:	2301      	movs	r3, #1
   166ae:	1e32      	subs	r2, r6, #0
   166b0:	bf18      	it	ne
   166b2:	2201      	movne	r2, #1
   166b4:	4636      	mov	r6, r6
   166b6:	f04f 0700 	mov.w	r7, #0
   166ba:	f7ff bb09 	b.w	15cd0 <_svfprintf_r+0x2f0>
   166be:	9809      	ldr	r0, [sp, #36]	; 0x24
   166c0:	4659      	mov	r1, fp
   166c2:	aa37      	add	r2, sp, #220	; 0xdc
   166c4:	f7ff f8fe 	bl	158c4 <__sprint_r>
   166c8:	2800      	cmp	r0, #0
   166ca:	f47f aad7 	bne.w	15c7c <_svfprintf_r+0x29c>
   166ce:	464c      	mov	r4, r9
   166d0:	f7ff ba79 	b.w	15bc6 <_svfprintf_r+0x1e6>
   166d4:	9809      	ldr	r0, [sp, #36]	; 0x24
   166d6:	4659      	mov	r1, fp
   166d8:	aa37      	add	r2, sp, #220	; 0xdc
   166da:	f7ff f8f3 	bl	158c4 <__sprint_r>
   166de:	2800      	cmp	r0, #0
   166e0:	f47f aacc 	bne.w	15c7c <_svfprintf_r+0x29c>
   166e4:	464c      	mov	r4, r9
   166e6:	f7ff ba60 	b.w	15baa <_svfprintf_r+0x1ca>
   166ea:	2830      	cmp	r0, #48	; 0x30
   166ec:	f000 8296 	beq.w	16c1c <_svfprintf_r+0x123c>
   166f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   166f2:	2330      	movs	r3, #48	; 0x30
   166f4:	f802 3d01 	strb.w	r3, [r2, #-1]!
   166f8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   166fa:	9211      	str	r2, [sp, #68]	; 0x44
   166fc:	1a9b      	subs	r3, r3, r2
   166fe:	930e      	str	r3, [sp, #56]	; 0x38
   16700:	f7ff bb1b 	b.w	15d3a <_svfprintf_r+0x35a>
   16704:	9809      	ldr	r0, [sp, #36]	; 0x24
   16706:	4659      	mov	r1, fp
   16708:	aa37      	add	r2, sp, #220	; 0xdc
   1670a:	f7ff f8db 	bl	158c4 <__sprint_r>
   1670e:	2800      	cmp	r0, #0
   16710:	f47f aab4 	bne.w	15c7c <_svfprintf_r+0x29c>
   16714:	464c      	mov	r4, r9
   16716:	f7ff bb87 	b.w	15e28 <_svfprintf_r+0x448>
   1671a:	605e      	str	r6, [r3, #4]
   1671c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1671e:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16720:	3201      	adds	r2, #1
   16722:	601f      	str	r7, [r3, #0]
   16724:	1989      	adds	r1, r1, r6
   16726:	2a07      	cmp	r2, #7
   16728:	9139      	str	r1, [sp, #228]	; 0xe4
   1672a:	9238      	str	r2, [sp, #224]	; 0xe0
   1672c:	f73f abc1 	bgt.w	15eb2 <_svfprintf_r+0x4d2>
   16730:	3308      	adds	r3, #8
   16732:	f7ff ba71 	b.w	15c18 <_svfprintf_r+0x238>
   16736:	990a      	ldr	r1, [sp, #40]	; 0x28
   16738:	462b      	mov	r3, r5
   1673a:	782a      	ldrb	r2, [r5, #0]
   1673c:	910a      	str	r1, [sp, #40]	; 0x28
   1673e:	f7ff b9b8 	b.w	15ab2 <_svfprintf_r+0xd2>
   16742:	f01a 0f10 	tst.w	sl, #16
   16746:	f000 81cd 	beq.w	16ae4 <_svfprintf_r+0x1104>
   1674a:	980a      	ldr	r0, [sp, #40]	; 0x28
   1674c:	990d      	ldr	r1, [sp, #52]	; 0x34
   1674e:	f100 0a04 	add.w	sl, r0, #4
   16752:	6803      	ldr	r3, [r0, #0]
   16754:	6019      	str	r1, [r3, #0]
   16756:	f7ff b96d 	b.w	15a34 <_svfprintf_r+0x54>
   1675a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1675c:	1dd3      	adds	r3, r2, #7
   1675e:	f023 0307 	bic.w	r3, r3, #7
   16762:	f103 0008 	add.w	r0, r3, #8
   16766:	900a      	str	r0, [sp, #40]	; 0x28
   16768:	685e      	ldr	r6, [r3, #4]
   1676a:	681f      	ldr	r7, [r3, #0]
   1676c:	9619      	str	r6, [sp, #100]	; 0x64
   1676e:	9710      	str	r7, [sp, #64]	; 0x40
   16770:	e43f      	b.n	15ff2 <_svfprintf_r+0x612>
   16772:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   16776:	f000 81a9 	beq.w	16acc <_svfprintf_r+0x10ec>
   1677a:	990a      	ldr	r1, [sp, #40]	; 0x28
   1677c:	4613      	mov	r3, r2
   1677e:	1d0a      	adds	r2, r1, #4
   16780:	920a      	str	r2, [sp, #40]	; 0x28
   16782:	880e      	ldrh	r6, [r1, #0]
   16784:	1e32      	subs	r2, r6, #0
   16786:	bf18      	it	ne
   16788:	2201      	movne	r2, #1
   1678a:	4636      	mov	r6, r6
   1678c:	f04f 0700 	mov.w	r7, #0
   16790:	f7ff ba9e 	b.w	15cd0 <_svfprintf_r+0x2f0>
   16794:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16796:	6063      	str	r3, [r4, #4]
   16798:	9938      	ldr	r1, [sp, #224]	; 0xe0
   1679a:	6022      	str	r2, [r4, #0]
   1679c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   1679e:	3101      	adds	r1, #1
   167a0:	9138      	str	r1, [sp, #224]	; 0xe0
   167a2:	18d3      	adds	r3, r2, r3
   167a4:	2907      	cmp	r1, #7
   167a6:	9339      	str	r3, [sp, #228]	; 0xe4
   167a8:	f300 8262 	bgt.w	16c70 <_svfprintf_r+0x1290>
   167ac:	3408      	adds	r4, #8
   167ae:	2301      	movs	r3, #1
   167b0:	9e42      	ldr	r6, [sp, #264]	; 0x108
   167b2:	6063      	str	r3, [r4, #4]
   167b4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   167b6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   167b8:	3301      	adds	r3, #1
   167ba:	981b      	ldr	r0, [sp, #108]	; 0x6c
   167bc:	3201      	adds	r2, #1
   167be:	2b07      	cmp	r3, #7
   167c0:	9338      	str	r3, [sp, #224]	; 0xe0
   167c2:	bfd8      	it	le
   167c4:	f104 0308 	addle.w	r3, r4, #8
   167c8:	6020      	str	r0, [r4, #0]
   167ca:	9239      	str	r2, [sp, #228]	; 0xe4
   167cc:	f300 8246 	bgt.w	16c5c <_svfprintf_r+0x127c>
   167d0:	9a42      	ldr	r2, [sp, #264]	; 0x108
   167d2:	9911      	ldr	r1, [sp, #68]	; 0x44
   167d4:	9818      	ldr	r0, [sp, #96]	; 0x60
   167d6:	198e      	adds	r6, r1, r6
   167d8:	601e      	str	r6, [r3, #0]
   167da:	1a81      	subs	r1, r0, r2
   167dc:	6059      	str	r1, [r3, #4]
   167de:	9939      	ldr	r1, [sp, #228]	; 0xe4
   167e0:	1a8a      	subs	r2, r1, r2
   167e2:	9938      	ldr	r1, [sp, #224]	; 0xe0
   167e4:	1812      	adds	r2, r2, r0
   167e6:	9239      	str	r2, [sp, #228]	; 0xe4
   167e8:	3101      	adds	r1, #1
   167ea:	9138      	str	r1, [sp, #224]	; 0xe0
   167ec:	2907      	cmp	r1, #7
   167ee:	f73f ab60 	bgt.w	15eb2 <_svfprintf_r+0x4d2>
   167f2:	3308      	adds	r3, #8
   167f4:	f7ff ba10 	b.w	15c18 <_svfprintf_r+0x238>
   167f8:	4655      	mov	r5, sl
   167fa:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
   167fe:	605c      	str	r4, [r3, #4]
   16800:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16802:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16804:	3201      	adds	r2, #1
   16806:	601f      	str	r7, [r3, #0]
   16808:	1909      	adds	r1, r1, r4
   1680a:	2a07      	cmp	r2, #7
   1680c:	9139      	str	r1, [sp, #228]	; 0xe4
   1680e:	9238      	str	r2, [sp, #224]	; 0xe0
   16810:	f300 827f 	bgt.w	16d12 <_svfprintf_r+0x1332>
   16814:	3308      	adds	r3, #8
   16816:	f01a 0f01 	tst.w	sl, #1
   1681a:	f43f a9fd 	beq.w	15c18 <_svfprintf_r+0x238>
   1681e:	991b      	ldr	r1, [sp, #108]	; 0x6c
   16820:	2201      	movs	r2, #1
   16822:	605a      	str	r2, [r3, #4]
   16824:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16826:	6019      	str	r1, [r3, #0]
   16828:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1682a:	3201      	adds	r2, #1
   1682c:	9238      	str	r2, [sp, #224]	; 0xe0
   1682e:	3101      	adds	r1, #1
   16830:	2a07      	cmp	r2, #7
   16832:	9139      	str	r1, [sp, #228]	; 0xe4
   16834:	f73f ab3d 	bgt.w	15eb2 <_svfprintf_r+0x4d2>
   16838:	3308      	adds	r3, #8
   1683a:	f7ff b9ed 	b.w	15c18 <_svfprintf_r+0x238>
   1683e:	232d      	movs	r3, #45	; 0x2d
   16840:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   16844:	f7ff bbe8 	b.w	16018 <_svfprintf_r+0x638>
   16848:	9809      	ldr	r0, [sp, #36]	; 0x24
   1684a:	4659      	mov	r1, fp
   1684c:	aa37      	add	r2, sp, #220	; 0xdc
   1684e:	f7ff f839 	bl	158c4 <__sprint_r>
   16852:	2800      	cmp	r0, #0
   16854:	f47f aa12 	bne.w	15c7c <_svfprintf_r+0x29c>
   16858:	464b      	mov	r3, r9
   1685a:	e556      	b.n	1630a <_svfprintf_r+0x92a>
   1685c:	00027314 	.word	0x00027314
   16860:	2301      	movs	r3, #1
   16862:	6063      	str	r3, [r4, #4]
   16864:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16866:	f247 3364 	movw	r3, #29540	; 0x7364
   1686a:	f2c0 0302 	movt	r3, #2
   1686e:	6023      	str	r3, [r4, #0]
   16870:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16872:	3201      	adds	r2, #1
   16874:	9238      	str	r2, [sp, #224]	; 0xe0
   16876:	3301      	adds	r3, #1
   16878:	2a07      	cmp	r2, #7
   1687a:	9339      	str	r3, [sp, #228]	; 0xe4
   1687c:	bfd8      	it	le
   1687e:	f104 0308 	addle.w	r3, r4, #8
   16882:	f300 8173 	bgt.w	16b6c <_svfprintf_r+0x118c>
   16886:	9a42      	ldr	r2, [sp, #264]	; 0x108
   16888:	b92a      	cbnz	r2, 16896 <_svfprintf_r+0xeb6>
   1688a:	9818      	ldr	r0, [sp, #96]	; 0x60
   1688c:	b918      	cbnz	r0, 16896 <_svfprintf_r+0xeb6>
   1688e:	f01a 0f01 	tst.w	sl, #1
   16892:	f43f a9c1 	beq.w	15c18 <_svfprintf_r+0x238>
   16896:	991b      	ldr	r1, [sp, #108]	; 0x6c
   16898:	2201      	movs	r2, #1
   1689a:	605a      	str	r2, [r3, #4]
   1689c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1689e:	6019      	str	r1, [r3, #0]
   168a0:	9939      	ldr	r1, [sp, #228]	; 0xe4
   168a2:	3201      	adds	r2, #1
   168a4:	9238      	str	r2, [sp, #224]	; 0xe0
   168a6:	3101      	adds	r1, #1
   168a8:	2a07      	cmp	r2, #7
   168aa:	9139      	str	r1, [sp, #228]	; 0xe4
   168ac:	f300 8168 	bgt.w	16b80 <_svfprintf_r+0x11a0>
   168b0:	3308      	adds	r3, #8
   168b2:	9c42      	ldr	r4, [sp, #264]	; 0x108
   168b4:	4264      	negs	r4, r4
   168b6:	2c00      	cmp	r4, #0
   168b8:	f340 8187 	ble.w	16bca <_svfprintf_r+0x11ea>
   168bc:	2c10      	cmp	r4, #16
   168be:	4f9e      	ldr	r7, [pc, #632]	; (16b38 <_svfprintf_r+0x1158>)
   168c0:	f340 81a0 	ble.w	16c04 <_svfprintf_r+0x1224>
   168c4:	2610      	movs	r6, #16
   168c6:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   168ca:	e003      	b.n	168d4 <_svfprintf_r+0xef4>
   168cc:	3c10      	subs	r4, #16
   168ce:	2c10      	cmp	r4, #16
   168d0:	f340 8198 	ble.w	16c04 <_svfprintf_r+0x1224>
   168d4:	605e      	str	r6, [r3, #4]
   168d6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   168d8:	9939      	ldr	r1, [sp, #228]	; 0xe4
   168da:	3201      	adds	r2, #1
   168dc:	601f      	str	r7, [r3, #0]
   168de:	3110      	adds	r1, #16
   168e0:	2a07      	cmp	r2, #7
   168e2:	9139      	str	r1, [sp, #228]	; 0xe4
   168e4:	f103 0308 	add.w	r3, r3, #8
   168e8:	9238      	str	r2, [sp, #224]	; 0xe0
   168ea:	ddef      	ble.n	168cc <_svfprintf_r+0xeec>
   168ec:	9809      	ldr	r0, [sp, #36]	; 0x24
   168ee:	4659      	mov	r1, fp
   168f0:	4642      	mov	r2, r8
   168f2:	f7fe ffe7 	bl	158c4 <__sprint_r>
   168f6:	464b      	mov	r3, r9
   168f8:	2800      	cmp	r0, #0
   168fa:	d0e7      	beq.n	168cc <_svfprintf_r+0xeec>
   168fc:	f7ff b9be 	b.w	15c7c <_svfprintf_r+0x29c>
   16900:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16902:	465e      	mov	r6, fp
   16904:	2b00      	cmp	r3, #0
   16906:	f43f a9ba 	beq.w	15c7e <_svfprintf_r+0x29e>
   1690a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1690c:	4659      	mov	r1, fp
   1690e:	aa37      	add	r2, sp, #220	; 0xdc
   16910:	f7fe ffd8 	bl	158c4 <__sprint_r>
   16914:	f7ff b9b3 	b.w	15c7e <_svfprintf_r+0x29e>
   16918:	990a      	ldr	r1, [sp, #40]	; 0x28
   1691a:	f04a 0a20 	orr.w	sl, sl, #32
   1691e:	786a      	ldrb	r2, [r5, #1]
   16920:	1c6b      	adds	r3, r5, #1
   16922:	910a      	str	r1, [sp, #40]	; 0x28
   16924:	f7ff b8c5 	b.w	15ab2 <_svfprintf_r+0xd2>
   16928:	4638      	mov	r0, r7
   1692a:	4631      	mov	r1, r6
   1692c:	9308      	str	r3, [sp, #32]
   1692e:	f003 f973 	bl	19c18 <__isnand>
   16932:	9b08      	ldr	r3, [sp, #32]
   16934:	2800      	cmp	r0, #0
   16936:	f040 8101 	bne.w	16b3c <_svfprintf_r+0x115c>
   1693a:	f1b8 3fff 	cmp.w	r8, #4294967295
   1693e:	bf08      	it	eq
   16940:	f108 0807 	addeq.w	r8, r8, #7
   16944:	d00e      	beq.n	16964 <_svfprintf_r+0xf84>
   16946:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16948:	2a67      	cmp	r2, #103	; 0x67
   1694a:	bf14      	ite	ne
   1694c:	2300      	movne	r3, #0
   1694e:	2301      	moveq	r3, #1
   16950:	2a47      	cmp	r2, #71	; 0x47
   16952:	bf08      	it	eq
   16954:	f043 0301 	orreq.w	r3, r3, #1
   16958:	b123      	cbz	r3, 16964 <_svfprintf_r+0xf84>
   1695a:	f1b8 0f00 	cmp.w	r8, #0
   1695e:	bf08      	it	eq
   16960:	f04f 0801 	moveq.w	r8, #1
   16964:	4633      	mov	r3, r6
   16966:	463a      	mov	r2, r7
   16968:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
   1696c:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
   16970:	9b3b      	ldr	r3, [sp, #236]	; 0xec
   16972:	2b00      	cmp	r3, #0
   16974:	f2c0 820a 	blt.w	16d8c <_svfprintf_r+0x13ac>
   16978:	2300      	movs	r3, #0
   1697a:	9315      	str	r3, [sp, #84]	; 0x54
   1697c:	9914      	ldr	r1, [sp, #80]	; 0x50
   1697e:	2966      	cmp	r1, #102	; 0x66
   16980:	bf14      	ite	ne
   16982:	2300      	movne	r3, #0
   16984:	2301      	moveq	r3, #1
   16986:	2946      	cmp	r1, #70	; 0x46
   16988:	bf08      	it	eq
   1698a:	f043 0301 	orreq.w	r3, r3, #1
   1698e:	9312      	str	r3, [sp, #72]	; 0x48
   16990:	2b00      	cmp	r3, #0
   16992:	f000 818a 	beq.w	16caa <_svfprintf_r+0x12ca>
   16996:	2303      	movs	r3, #3
   16998:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   1699c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   1699e:	970e      	str	r7, [sp, #56]	; 0x38
   169a0:	960f      	str	r6, [sp, #60]	; 0x3c
   169a2:	9300      	str	r3, [sp, #0]
   169a4:	9809      	ldr	r0, [sp, #36]	; 0x24
   169a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   169aa:	9101      	str	r1, [sp, #4]
   169ac:	a942      	add	r1, sp, #264	; 0x108
   169ae:	9102      	str	r1, [sp, #8]
   169b0:	a941      	add	r1, sp, #260	; 0x104
   169b2:	9103      	str	r1, [sp, #12]
   169b4:	a940      	add	r1, sp, #256	; 0x100
   169b6:	9104      	str	r1, [sp, #16]
   169b8:	f000 faea 	bl	16f90 <_dtoa_r>
   169bc:	9a14      	ldr	r2, [sp, #80]	; 0x50
   169be:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
   169c2:	bf18      	it	ne
   169c4:	2301      	movne	r3, #1
   169c6:	2a47      	cmp	r2, #71	; 0x47
   169c8:	bf0c      	ite	eq
   169ca:	2300      	moveq	r3, #0
   169cc:	f003 0301 	andne.w	r3, r3, #1
   169d0:	9011      	str	r0, [sp, #68]	; 0x44
   169d2:	b92b      	cbnz	r3, 169e0 <_svfprintf_r+0x1000>
   169d4:	f01a 0f01 	tst.w	sl, #1
   169d8:	bf08      	it	eq
   169da:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
   169de:	d01a      	beq.n	16a16 <_svfprintf_r+0x1036>
   169e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
   169e2:	980b      	ldr	r0, [sp, #44]	; 0x2c
   169e4:	9912      	ldr	r1, [sp, #72]	; 0x48
   169e6:	eb03 0c00 	add.w	ip, r3, r0
   169ea:	b129      	cbz	r1, 169f8 <_svfprintf_r+0x1018>
   169ec:	781b      	ldrb	r3, [r3, #0]
   169ee:	2b30      	cmp	r3, #48	; 0x30
   169f0:	f000 80d0 	beq.w	16b94 <_svfprintf_r+0x11b4>
   169f4:	9b42      	ldr	r3, [sp, #264]	; 0x108
   169f6:	449c      	add	ip, r3
   169f8:	4638      	mov	r0, r7
   169fa:	2200      	movs	r2, #0
   169fc:	2300      	movs	r3, #0
   169fe:	4631      	mov	r1, r6
   16a00:	f8cd c020 	str.w	ip, [sp, #32]
   16a04:	f003 fe72 	bl	1a6ec <__aeabi_dcmpeq>
   16a08:	f8dd c020 	ldr.w	ip, [sp, #32]
   16a0c:	2800      	cmp	r0, #0
   16a0e:	f000 8173 	beq.w	16cf8 <_svfprintf_r+0x1318>
   16a12:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
   16a16:	9814      	ldr	r0, [sp, #80]	; 0x50
   16a18:	9911      	ldr	r1, [sp, #68]	; 0x44
   16a1a:	2867      	cmp	r0, #103	; 0x67
   16a1c:	bf14      	ite	ne
   16a1e:	2300      	movne	r3, #0
   16a20:	2301      	moveq	r3, #1
   16a22:	2847      	cmp	r0, #71	; 0x47
   16a24:	bf08      	it	eq
   16a26:	f043 0301 	orreq.w	r3, r3, #1
   16a2a:	ebc1 010c 	rsb	r1, r1, ip
   16a2e:	9118      	str	r1, [sp, #96]	; 0x60
   16a30:	2b00      	cmp	r3, #0
   16a32:	f000 814a 	beq.w	16cca <_svfprintf_r+0x12ea>
   16a36:	9a42      	ldr	r2, [sp, #264]	; 0x108
   16a38:	f112 0f03 	cmn.w	r2, #3
   16a3c:	920e      	str	r2, [sp, #56]	; 0x38
   16a3e:	db02      	blt.n	16a46 <_svfprintf_r+0x1066>
   16a40:	4590      	cmp	r8, r2
   16a42:	f280 814b 	bge.w	16cdc <_svfprintf_r+0x12fc>
   16a46:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16a48:	3b02      	subs	r3, #2
   16a4a:	9314      	str	r3, [sp, #80]	; 0x50
   16a4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16a4e:	9814      	ldr	r0, [sp, #80]	; 0x50
   16a50:	1e53      	subs	r3, r2, #1
   16a52:	9342      	str	r3, [sp, #264]	; 0x108
   16a54:	2b00      	cmp	r3, #0
   16a56:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
   16a5a:	f2c0 81d1 	blt.w	16e00 <_svfprintf_r+0x1420>
   16a5e:	222b      	movs	r2, #43	; 0x2b
   16a60:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
   16a64:	2b09      	cmp	r3, #9
   16a66:	f300 8162 	bgt.w	16d2e <_svfprintf_r+0x134e>
   16a6a:	a93f      	add	r1, sp, #252	; 0xfc
   16a6c:	3330      	adds	r3, #48	; 0x30
   16a6e:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
   16a72:	2330      	movs	r3, #48	; 0x30
   16a74:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
   16a78:	ab3e      	add	r3, sp, #248	; 0xf8
   16a7a:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16a7c:	1acb      	subs	r3, r1, r3
   16a7e:	9918      	ldr	r1, [sp, #96]	; 0x60
   16a80:	931a      	str	r3, [sp, #104]	; 0x68
   16a82:	1859      	adds	r1, r3, r1
   16a84:	2a01      	cmp	r2, #1
   16a86:	910e      	str	r1, [sp, #56]	; 0x38
   16a88:	f340 81cc 	ble.w	16e24 <_svfprintf_r+0x1444>
   16a8c:	980e      	ldr	r0, [sp, #56]	; 0x38
   16a8e:	3001      	adds	r0, #1
   16a90:	900e      	str	r0, [sp, #56]	; 0x38
   16a92:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
   16a96:	910b      	str	r1, [sp, #44]	; 0x2c
   16a98:	9b15      	ldr	r3, [sp, #84]	; 0x54
   16a9a:	2b00      	cmp	r3, #0
   16a9c:	f000 80fd 	beq.w	16c9a <_svfprintf_r+0x12ba>
   16aa0:	232d      	movs	r3, #45	; 0x2d
   16aa2:	2000      	movs	r0, #0
   16aa4:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   16aa8:	9015      	str	r0, [sp, #84]	; 0x54
   16aaa:	f7ff b950 	b.w	15d4e <_svfprintf_r+0x36e>
   16aae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   16ab0:	425b      	negs	r3, r3
   16ab2:	930c      	str	r3, [sp, #48]	; 0x30
   16ab4:	f7ff bace 	b.w	16054 <_svfprintf_r+0x674>
   16ab8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16aba:	2000      	movs	r0, #0
   16abc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16ac0:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
   16ac4:	9015      	str	r0, [sp, #84]	; 0x54
   16ac6:	920b      	str	r2, [sp, #44]	; 0x2c
   16ac8:	f7ff b940 	b.w	15d4c <_svfprintf_r+0x36c>
   16acc:	980a      	ldr	r0, [sp, #40]	; 0x28
   16ace:	1d01      	adds	r1, r0, #4
   16ad0:	910a      	str	r1, [sp, #40]	; 0x28
   16ad2:	6806      	ldr	r6, [r0, #0]
   16ad4:	1e32      	subs	r2, r6, #0
   16ad6:	bf18      	it	ne
   16ad8:	2201      	movne	r2, #1
   16ada:	4636      	mov	r6, r6
   16adc:	f04f 0700 	mov.w	r7, #0
   16ae0:	f7ff b8f6 	b.w	15cd0 <_svfprintf_r+0x2f0>
   16ae4:	f01a 0f40 	tst.w	sl, #64	; 0x40
   16ae8:	bf17      	itett	ne
   16aea:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
   16aec:	990a      	ldreq	r1, [sp, #40]	; 0x28
   16aee:	980d      	ldrne	r0, [sp, #52]	; 0x34
   16af0:	f102 0a04 	addne.w	sl, r2, #4
   16af4:	bf11      	iteee	ne
   16af6:	6813      	ldrne	r3, [r2, #0]
   16af8:	f101 0a04 	addeq.w	sl, r1, #4
   16afc:	680b      	ldreq	r3, [r1, #0]
   16afe:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
   16b00:	bf14      	ite	ne
   16b02:	8018      	strhne	r0, [r3, #0]
   16b04:	601a      	streq	r2, [r3, #0]
   16b06:	f7fe bf95 	b.w	15a34 <_svfprintf_r+0x54>
   16b0a:	9809      	ldr	r0, [sp, #36]	; 0x24
   16b0c:	4659      	mov	r1, fp
   16b0e:	aa37      	add	r2, sp, #220	; 0xdc
   16b10:	f7fe fed8 	bl	158c4 <__sprint_r>
   16b14:	2800      	cmp	r0, #0
   16b16:	f47f a8b1 	bne.w	15c7c <_svfprintf_r+0x29c>
   16b1a:	464b      	mov	r3, r9
   16b1c:	e40b      	b.n	16336 <_svfprintf_r+0x956>
   16b1e:	9809      	ldr	r0, [sp, #36]	; 0x24
   16b20:	2140      	movs	r1, #64	; 0x40
   16b22:	f001 fe43 	bl	187ac <_malloc_r>
   16b26:	6030      	str	r0, [r6, #0]
   16b28:	6130      	str	r0, [r6, #16]
   16b2a:	2800      	cmp	r0, #0
   16b2c:	f000 818d 	beq.w	16e4a <_svfprintf_r+0x146a>
   16b30:	2340      	movs	r3, #64	; 0x40
   16b32:	6173      	str	r3, [r6, #20]
   16b34:	f7fe bf67 	b.w	15a06 <_svfprintf_r+0x26>
   16b38:	00027314 	.word	0x00027314
   16b3c:	2003      	movs	r0, #3
   16b3e:	f247 3244 	movw	r2, #29508	; 0x7344
   16b42:	f247 3140 	movw	r1, #29504	; 0x7340
   16b46:	900b      	str	r0, [sp, #44]	; 0x2c
   16b48:	9814      	ldr	r0, [sp, #80]	; 0x50
   16b4a:	f2c0 0102 	movt	r1, #2
   16b4e:	f2c0 0202 	movt	r2, #2
   16b52:	9315      	str	r3, [sp, #84]	; 0x54
   16b54:	2847      	cmp	r0, #71	; 0x47
   16b56:	bfd8      	it	le
   16b58:	460a      	movle	r2, r1
   16b5a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   16b5e:	2103      	movs	r1, #3
   16b60:	9211      	str	r2, [sp, #68]	; 0x44
   16b62:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16b66:	910e      	str	r1, [sp, #56]	; 0x38
   16b68:	f7ff b8f0 	b.w	15d4c <_svfprintf_r+0x36c>
   16b6c:	9809      	ldr	r0, [sp, #36]	; 0x24
   16b6e:	4659      	mov	r1, fp
   16b70:	aa37      	add	r2, sp, #220	; 0xdc
   16b72:	f7fe fea7 	bl	158c4 <__sprint_r>
   16b76:	2800      	cmp	r0, #0
   16b78:	f47f a880 	bne.w	15c7c <_svfprintf_r+0x29c>
   16b7c:	464b      	mov	r3, r9
   16b7e:	e682      	b.n	16886 <_svfprintf_r+0xea6>
   16b80:	9809      	ldr	r0, [sp, #36]	; 0x24
   16b82:	4659      	mov	r1, fp
   16b84:	aa37      	add	r2, sp, #220	; 0xdc
   16b86:	f7fe fe9d 	bl	158c4 <__sprint_r>
   16b8a:	2800      	cmp	r0, #0
   16b8c:	f47f a876 	bne.w	15c7c <_svfprintf_r+0x29c>
   16b90:	464b      	mov	r3, r9
   16b92:	e68e      	b.n	168b2 <_svfprintf_r+0xed2>
   16b94:	4638      	mov	r0, r7
   16b96:	2200      	movs	r2, #0
   16b98:	2300      	movs	r3, #0
   16b9a:	4631      	mov	r1, r6
   16b9c:	f8cd c020 	str.w	ip, [sp, #32]
   16ba0:	f003 fda4 	bl	1a6ec <__aeabi_dcmpeq>
   16ba4:	f8dd c020 	ldr.w	ip, [sp, #32]
   16ba8:	2800      	cmp	r0, #0
   16baa:	f47f af23 	bne.w	169f4 <_svfprintf_r+0x1014>
   16bae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   16bb0:	f1c2 0301 	rsb	r3, r2, #1
   16bb4:	9342      	str	r3, [sp, #264]	; 0x108
   16bb6:	e71e      	b.n	169f6 <_svfprintf_r+0x1016>
   16bb8:	9809      	ldr	r0, [sp, #36]	; 0x24
   16bba:	4659      	mov	r1, fp
   16bbc:	aa37      	add	r2, sp, #220	; 0xdc
   16bbe:	f7fe fe81 	bl	158c4 <__sprint_r>
   16bc2:	2800      	cmp	r0, #0
   16bc4:	f47f a85a 	bne.w	15c7c <_svfprintf_r+0x29c>
   16bc8:	464b      	mov	r3, r9
   16bca:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16bcc:	9811      	ldr	r0, [sp, #68]	; 0x44
   16bce:	605a      	str	r2, [r3, #4]
   16bd0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16bd2:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16bd4:	6018      	str	r0, [r3, #0]
   16bd6:	3201      	adds	r2, #1
   16bd8:	9818      	ldr	r0, [sp, #96]	; 0x60
   16bda:	9238      	str	r2, [sp, #224]	; 0xe0
   16bdc:	1809      	adds	r1, r1, r0
   16bde:	2a07      	cmp	r2, #7
   16be0:	9139      	str	r1, [sp, #228]	; 0xe4
   16be2:	f73f a966 	bgt.w	15eb2 <_svfprintf_r+0x4d2>
   16be6:	3308      	adds	r3, #8
   16be8:	f7ff b816 	b.w	15c18 <_svfprintf_r+0x238>
   16bec:	2100      	movs	r1, #0
   16bee:	9115      	str	r1, [sp, #84]	; 0x54
   16bf0:	f7fe faee 	bl	151d0 <strlen>
   16bf4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16bf8:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
   16bfc:	900e      	str	r0, [sp, #56]	; 0x38
   16bfe:	920b      	str	r2, [sp, #44]	; 0x2c
   16c00:	f7ff b8a4 	b.w	15d4c <_svfprintf_r+0x36c>
   16c04:	605c      	str	r4, [r3, #4]
   16c06:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16c08:	601f      	str	r7, [r3, #0]
   16c0a:	1c51      	adds	r1, r2, #1
   16c0c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16c0e:	9138      	str	r1, [sp, #224]	; 0xe0
   16c10:	1912      	adds	r2, r2, r4
   16c12:	2907      	cmp	r1, #7
   16c14:	9239      	str	r2, [sp, #228]	; 0xe4
   16c16:	dccf      	bgt.n	16bb8 <_svfprintf_r+0x11d8>
   16c18:	3308      	adds	r3, #8
   16c1a:	e7d6      	b.n	16bca <_svfprintf_r+0x11ea>
   16c1c:	9916      	ldr	r1, [sp, #88]	; 0x58
   16c1e:	9811      	ldr	r0, [sp, #68]	; 0x44
   16c20:	1a08      	subs	r0, r1, r0
   16c22:	900e      	str	r0, [sp, #56]	; 0x38
   16c24:	f7ff b889 	b.w	15d3a <_svfprintf_r+0x35a>
   16c28:	f1b8 0f06 	cmp.w	r8, #6
   16c2c:	bf34      	ite	cc
   16c2e:	4641      	movcc	r1, r8
   16c30:	2106      	movcs	r1, #6
   16c32:	f247 325c 	movw	r2, #29532	; 0x735c
   16c36:	f2c0 0202 	movt	r2, #2
   16c3a:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
   16c3e:	910e      	str	r1, [sp, #56]	; 0x38
   16c40:	9211      	str	r2, [sp, #68]	; 0x44
   16c42:	930b      	str	r3, [sp, #44]	; 0x2c
   16c44:	f7ff b963 	b.w	15f0e <_svfprintf_r+0x52e>
   16c48:	9809      	ldr	r0, [sp, #36]	; 0x24
   16c4a:	4659      	mov	r1, fp
   16c4c:	aa37      	add	r2, sp, #220	; 0xdc
   16c4e:	f7fe fe39 	bl	158c4 <__sprint_r>
   16c52:	2800      	cmp	r0, #0
   16c54:	f47f a812 	bne.w	15c7c <_svfprintf_r+0x29c>
   16c58:	464b      	mov	r3, r9
   16c5a:	e43b      	b.n	164d4 <_svfprintf_r+0xaf4>
   16c5c:	9809      	ldr	r0, [sp, #36]	; 0x24
   16c5e:	4659      	mov	r1, fp
   16c60:	aa37      	add	r2, sp, #220	; 0xdc
   16c62:	f7fe fe2f 	bl	158c4 <__sprint_r>
   16c66:	2800      	cmp	r0, #0
   16c68:	f47f a808 	bne.w	15c7c <_svfprintf_r+0x29c>
   16c6c:	464b      	mov	r3, r9
   16c6e:	e5af      	b.n	167d0 <_svfprintf_r+0xdf0>
   16c70:	9809      	ldr	r0, [sp, #36]	; 0x24
   16c72:	4659      	mov	r1, fp
   16c74:	aa37      	add	r2, sp, #220	; 0xdc
   16c76:	f7fe fe25 	bl	158c4 <__sprint_r>
   16c7a:	2800      	cmp	r0, #0
   16c7c:	f47e affe 	bne.w	15c7c <_svfprintf_r+0x29c>
   16c80:	464c      	mov	r4, r9
   16c82:	e594      	b.n	167ae <_svfprintf_r+0xdce>
   16c84:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
   16c88:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
   16c8c:	9015      	str	r0, [sp, #84]	; 0x54
   16c8e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   16c92:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16c96:	f7ff b859 	b.w	15d4c <_svfprintf_r+0x36c>
   16c9a:	980e      	ldr	r0, [sp, #56]	; 0x38
   16c9c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16ca0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   16ca4:	900b      	str	r0, [sp, #44]	; 0x2c
   16ca6:	f7ff b851 	b.w	15d4c <_svfprintf_r+0x36c>
   16caa:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16cac:	2a65      	cmp	r2, #101	; 0x65
   16cae:	bf14      	ite	ne
   16cb0:	2300      	movne	r3, #0
   16cb2:	2301      	moveq	r3, #1
   16cb4:	2a45      	cmp	r2, #69	; 0x45
   16cb6:	bf08      	it	eq
   16cb8:	f043 0301 	orreq.w	r3, r3, #1
   16cbc:	2b00      	cmp	r3, #0
   16cbe:	d032      	beq.n	16d26 <_svfprintf_r+0x1346>
   16cc0:	f108 0301 	add.w	r3, r8, #1
   16cc4:	930b      	str	r3, [sp, #44]	; 0x2c
   16cc6:	2302      	movs	r3, #2
   16cc8:	e668      	b.n	1699c <_svfprintf_r+0xfbc>
   16cca:	9814      	ldr	r0, [sp, #80]	; 0x50
   16ccc:	2865      	cmp	r0, #101	; 0x65
   16cce:	dd62      	ble.n	16d96 <_svfprintf_r+0x13b6>
   16cd0:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16cd2:	2a66      	cmp	r2, #102	; 0x66
   16cd4:	bf1c      	itt	ne
   16cd6:	9b42      	ldrne	r3, [sp, #264]	; 0x108
   16cd8:	930e      	strne	r3, [sp, #56]	; 0x38
   16cda:	d06f      	beq.n	16dbc <_svfprintf_r+0x13dc>
   16cdc:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16cde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16ce0:	429a      	cmp	r2, r3
   16ce2:	dc5b      	bgt.n	16d9c <_svfprintf_r+0x13bc>
   16ce4:	f01a 0f01 	tst.w	sl, #1
   16ce8:	f040 8081 	bne.w	16dee <_svfprintf_r+0x140e>
   16cec:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
   16cf0:	2167      	movs	r1, #103	; 0x67
   16cf2:	900b      	str	r0, [sp, #44]	; 0x2c
   16cf4:	9114      	str	r1, [sp, #80]	; 0x50
   16cf6:	e6cf      	b.n	16a98 <_svfprintf_r+0x10b8>
   16cf8:	9b40      	ldr	r3, [sp, #256]	; 0x100
   16cfa:	459c      	cmp	ip, r3
   16cfc:	bf98      	it	ls
   16cfe:	469c      	movls	ip, r3
   16d00:	f67f ae89 	bls.w	16a16 <_svfprintf_r+0x1036>
   16d04:	2230      	movs	r2, #48	; 0x30
   16d06:	f803 2b01 	strb.w	r2, [r3], #1
   16d0a:	459c      	cmp	ip, r3
   16d0c:	9340      	str	r3, [sp, #256]	; 0x100
   16d0e:	d8fa      	bhi.n	16d06 <_svfprintf_r+0x1326>
   16d10:	e681      	b.n	16a16 <_svfprintf_r+0x1036>
   16d12:	9809      	ldr	r0, [sp, #36]	; 0x24
   16d14:	4659      	mov	r1, fp
   16d16:	aa37      	add	r2, sp, #220	; 0xdc
   16d18:	f7fe fdd4 	bl	158c4 <__sprint_r>
   16d1c:	2800      	cmp	r0, #0
   16d1e:	f47e afad 	bne.w	15c7c <_svfprintf_r+0x29c>
   16d22:	464b      	mov	r3, r9
   16d24:	e577      	b.n	16816 <_svfprintf_r+0xe36>
   16d26:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   16d2a:	3302      	adds	r3, #2
   16d2c:	e636      	b.n	1699c <_svfprintf_r+0xfbc>
   16d2e:	f246 6c67 	movw	ip, #26215	; 0x6667
   16d32:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
   16d36:	f2c6 6c66 	movt	ip, #26214	; 0x6666
   16d3a:	fb8c 2103 	smull	r2, r1, ip, r3
   16d3e:	17da      	asrs	r2, r3, #31
   16d40:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
   16d44:	eb02 0182 	add.w	r1, r2, r2, lsl #2
   16d48:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
   16d4c:	4613      	mov	r3, r2
   16d4e:	3130      	adds	r1, #48	; 0x30
   16d50:	2a09      	cmp	r2, #9
   16d52:	f800 1d01 	strb.w	r1, [r0, #-1]!
   16d56:	dcf0      	bgt.n	16d3a <_svfprintf_r+0x135a>
   16d58:	3330      	adds	r3, #48	; 0x30
   16d5a:	1e42      	subs	r2, r0, #1
   16d5c:	b2d9      	uxtb	r1, r3
   16d5e:	f800 1c01 	strb.w	r1, [r0, #-1]
   16d62:	9b07      	ldr	r3, [sp, #28]
   16d64:	4293      	cmp	r3, r2
   16d66:	bf98      	it	ls
   16d68:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
   16d6c:	f67f ae84 	bls.w	16a78 <_svfprintf_r+0x1098>
   16d70:	4602      	mov	r2, r0
   16d72:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
   16d76:	e001      	b.n	16d7c <_svfprintf_r+0x139c>
   16d78:	f812 1b01 	ldrb.w	r1, [r2], #1
   16d7c:	f803 1c01 	strb.w	r1, [r3, #-1]
   16d80:	4619      	mov	r1, r3
   16d82:	9807      	ldr	r0, [sp, #28]
   16d84:	3301      	adds	r3, #1
   16d86:	4290      	cmp	r0, r2
   16d88:	d8f6      	bhi.n	16d78 <_svfprintf_r+0x1398>
   16d8a:	e675      	b.n	16a78 <_svfprintf_r+0x1098>
   16d8c:	202d      	movs	r0, #45	; 0x2d
   16d8e:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
   16d92:	9015      	str	r0, [sp, #84]	; 0x54
   16d94:	e5f2      	b.n	1697c <_svfprintf_r+0xf9c>
   16d96:	9942      	ldr	r1, [sp, #264]	; 0x108
   16d98:	910e      	str	r1, [sp, #56]	; 0x38
   16d9a:	e657      	b.n	16a4c <_svfprintf_r+0x106c>
   16d9c:	990e      	ldr	r1, [sp, #56]	; 0x38
   16d9e:	9818      	ldr	r0, [sp, #96]	; 0x60
   16da0:	2900      	cmp	r1, #0
   16da2:	bfda      	itte	le
   16da4:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
   16da6:	f1c2 0302 	rsble	r3, r2, #2
   16daa:	2301      	movgt	r3, #1
   16dac:	181b      	adds	r3, r3, r0
   16dae:	2167      	movs	r1, #103	; 0x67
   16db0:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
   16db4:	930e      	str	r3, [sp, #56]	; 0x38
   16db6:	9114      	str	r1, [sp, #80]	; 0x50
   16db8:	920b      	str	r2, [sp, #44]	; 0x2c
   16dba:	e66d      	b.n	16a98 <_svfprintf_r+0x10b8>
   16dbc:	9842      	ldr	r0, [sp, #264]	; 0x108
   16dbe:	2800      	cmp	r0, #0
   16dc0:	900e      	str	r0, [sp, #56]	; 0x38
   16dc2:	dd38      	ble.n	16e36 <_svfprintf_r+0x1456>
   16dc4:	f1b8 0f00 	cmp.w	r8, #0
   16dc8:	d107      	bne.n	16dda <_svfprintf_r+0x13fa>
   16dca:	f01a 0f01 	tst.w	sl, #1
   16dce:	bf04      	itt	eq
   16dd0:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
   16dd4:	910b      	streq	r1, [sp, #44]	; 0x2c
   16dd6:	f43f ae5f 	beq.w	16a98 <_svfprintf_r+0x10b8>
   16dda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16ddc:	2066      	movs	r0, #102	; 0x66
   16dde:	9014      	str	r0, [sp, #80]	; 0x50
   16de0:	1c53      	adds	r3, r2, #1
   16de2:	4443      	add	r3, r8
   16de4:	930e      	str	r3, [sp, #56]	; 0x38
   16de6:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
   16dea:	910b      	str	r1, [sp, #44]	; 0x2c
   16dec:	e654      	b.n	16a98 <_svfprintf_r+0x10b8>
   16dee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16df0:	2367      	movs	r3, #103	; 0x67
   16df2:	9314      	str	r3, [sp, #80]	; 0x50
   16df4:	3201      	adds	r2, #1
   16df6:	920e      	str	r2, [sp, #56]	; 0x38
   16df8:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
   16dfc:	900b      	str	r0, [sp, #44]	; 0x2c
   16dfe:	e64b      	b.n	16a98 <_svfprintf_r+0x10b8>
   16e00:	222d      	movs	r2, #45	; 0x2d
   16e02:	425b      	negs	r3, r3
   16e04:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
   16e08:	e62c      	b.n	16a64 <_svfprintf_r+0x1084>
   16e0a:	990a      	ldr	r1, [sp, #40]	; 0x28
   16e0c:	781a      	ldrb	r2, [r3, #0]
   16e0e:	f8d1 8000 	ldr.w	r8, [r1]
   16e12:	3104      	adds	r1, #4
   16e14:	910a      	str	r1, [sp, #40]	; 0x28
   16e16:	f1b8 0f00 	cmp.w	r8, #0
   16e1a:	bfb8      	it	lt
   16e1c:	f04f 38ff 	movlt.w	r8, #4294967295
   16e20:	f7fe be47 	b.w	15ab2 <_svfprintf_r+0xd2>
   16e24:	f01a 0f01 	tst.w	sl, #1
   16e28:	bf04      	itt	eq
   16e2a:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
   16e2e:	930b      	streq	r3, [sp, #44]	; 0x2c
   16e30:	f43f ae32 	beq.w	16a98 <_svfprintf_r+0x10b8>
   16e34:	e62a      	b.n	16a8c <_svfprintf_r+0x10ac>
   16e36:	f1b8 0f00 	cmp.w	r8, #0
   16e3a:	d10e      	bne.n	16e5a <_svfprintf_r+0x147a>
   16e3c:	f01a 0f01 	tst.w	sl, #1
   16e40:	d10b      	bne.n	16e5a <_svfprintf_r+0x147a>
   16e42:	2201      	movs	r2, #1
   16e44:	920b      	str	r2, [sp, #44]	; 0x2c
   16e46:	920e      	str	r2, [sp, #56]	; 0x38
   16e48:	e626      	b.n	16a98 <_svfprintf_r+0x10b8>
   16e4a:	9809      	ldr	r0, [sp, #36]	; 0x24
   16e4c:	230c      	movs	r3, #12
   16e4e:	f04f 31ff 	mov.w	r1, #4294967295
   16e52:	910d      	str	r1, [sp, #52]	; 0x34
   16e54:	6003      	str	r3, [r0, #0]
   16e56:	f7fe bf1a 	b.w	15c8e <_svfprintf_r+0x2ae>
   16e5a:	f108 0302 	add.w	r3, r8, #2
   16e5e:	2066      	movs	r0, #102	; 0x66
   16e60:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
   16e64:	930e      	str	r3, [sp, #56]	; 0x38
   16e66:	9014      	str	r0, [sp, #80]	; 0x50
   16e68:	910b      	str	r1, [sp, #44]	; 0x2c
   16e6a:	e615      	b.n	16a98 <_svfprintf_r+0x10b8>
   16e6c:	0000      	lsls	r0, r0, #0
	...

00016e70 <quorem>:
   16e70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16e74:	6903      	ldr	r3, [r0, #16]
   16e76:	690e      	ldr	r6, [r1, #16]
   16e78:	4682      	mov	sl, r0
   16e7a:	4689      	mov	r9, r1
   16e7c:	429e      	cmp	r6, r3
   16e7e:	f300 8083 	bgt.w	16f88 <quorem+0x118>
   16e82:	1cf2      	adds	r2, r6, #3
   16e84:	f101 0514 	add.w	r5, r1, #20
   16e88:	f100 0414 	add.w	r4, r0, #20
   16e8c:	3e01      	subs	r6, #1
   16e8e:	0092      	lsls	r2, r2, #2
   16e90:	188b      	adds	r3, r1, r2
   16e92:	1812      	adds	r2, r2, r0
   16e94:	f103 0804 	add.w	r8, r3, #4
   16e98:	6859      	ldr	r1, [r3, #4]
   16e9a:	6850      	ldr	r0, [r2, #4]
   16e9c:	3101      	adds	r1, #1
   16e9e:	f003 f87f 	bl	19fa0 <__aeabi_uidiv>
   16ea2:	4607      	mov	r7, r0
   16ea4:	2800      	cmp	r0, #0
   16ea6:	d039      	beq.n	16f1c <quorem+0xac>
   16ea8:	2300      	movs	r3, #0
   16eaa:	469c      	mov	ip, r3
   16eac:	461a      	mov	r2, r3
   16eae:	58e9      	ldr	r1, [r5, r3]
   16eb0:	58e0      	ldr	r0, [r4, r3]
   16eb2:	fa1f fe81 	uxth.w	lr, r1
   16eb6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
   16eba:	b281      	uxth	r1, r0
   16ebc:	fb0e ce07 	mla	lr, lr, r7, ip
   16ec0:	1851      	adds	r1, r2, r1
   16ec2:	fb0b fc07 	mul.w	ip, fp, r7
   16ec6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
   16eca:	fa1f fe8e 	uxth.w	lr, lr
   16ece:	ebce 0101 	rsb	r1, lr, r1
   16ed2:	fa1f f28c 	uxth.w	r2, ip
   16ed6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   16eda:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
   16ede:	fa1f fe81 	uxth.w	lr, r1
   16ee2:	eb02 4221 	add.w	r2, r2, r1, asr #16
   16ee6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
   16eea:	50e1      	str	r1, [r4, r3]
   16eec:	3304      	adds	r3, #4
   16eee:	1412      	asrs	r2, r2, #16
   16ef0:	1959      	adds	r1, r3, r5
   16ef2:	4588      	cmp	r8, r1
   16ef4:	d2db      	bcs.n	16eae <quorem+0x3e>
   16ef6:	1d32      	adds	r2, r6, #4
   16ef8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
   16efc:	6859      	ldr	r1, [r3, #4]
   16efe:	b969      	cbnz	r1, 16f1c <quorem+0xac>
   16f00:	429c      	cmp	r4, r3
   16f02:	d209      	bcs.n	16f18 <quorem+0xa8>
   16f04:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
   16f08:	b112      	cbz	r2, 16f10 <quorem+0xa0>
   16f0a:	e005      	b.n	16f18 <quorem+0xa8>
   16f0c:	681a      	ldr	r2, [r3, #0]
   16f0e:	b91a      	cbnz	r2, 16f18 <quorem+0xa8>
   16f10:	3b04      	subs	r3, #4
   16f12:	3e01      	subs	r6, #1
   16f14:	429c      	cmp	r4, r3
   16f16:	d3f9      	bcc.n	16f0c <quorem+0x9c>
   16f18:	f8ca 6010 	str.w	r6, [sl, #16]
   16f1c:	4649      	mov	r1, r9
   16f1e:	4650      	mov	r0, sl
   16f20:	f002 f834 	bl	18f8c <__mcmp>
   16f24:	2800      	cmp	r0, #0
   16f26:	db2c      	blt.n	16f82 <quorem+0x112>
   16f28:	2300      	movs	r3, #0
   16f2a:	3701      	adds	r7, #1
   16f2c:	469c      	mov	ip, r3
   16f2e:	58ea      	ldr	r2, [r5, r3]
   16f30:	58e0      	ldr	r0, [r4, r3]
   16f32:	b291      	uxth	r1, r2
   16f34:	0c12      	lsrs	r2, r2, #16
   16f36:	fa1f f980 	uxth.w	r9, r0
   16f3a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
   16f3e:	ebc1 0109 	rsb	r1, r1, r9
   16f42:	4461      	add	r1, ip
   16f44:	eb02 4221 	add.w	r2, r2, r1, asr #16
   16f48:	b289      	uxth	r1, r1
   16f4a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   16f4e:	50e1      	str	r1, [r4, r3]
   16f50:	3304      	adds	r3, #4
   16f52:	ea4f 4c22 	mov.w	ip, r2, asr #16
   16f56:	195a      	adds	r2, r3, r5
   16f58:	4590      	cmp	r8, r2
   16f5a:	d2e8      	bcs.n	16f2e <quorem+0xbe>
   16f5c:	1d32      	adds	r2, r6, #4
   16f5e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
   16f62:	6859      	ldr	r1, [r3, #4]
   16f64:	b969      	cbnz	r1, 16f82 <quorem+0x112>
   16f66:	429c      	cmp	r4, r3
   16f68:	d209      	bcs.n	16f7e <quorem+0x10e>
   16f6a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
   16f6e:	b112      	cbz	r2, 16f76 <quorem+0x106>
   16f70:	e005      	b.n	16f7e <quorem+0x10e>
   16f72:	681a      	ldr	r2, [r3, #0]
   16f74:	b91a      	cbnz	r2, 16f7e <quorem+0x10e>
   16f76:	3b04      	subs	r3, #4
   16f78:	3e01      	subs	r6, #1
   16f7a:	429c      	cmp	r4, r3
   16f7c:	d3f9      	bcc.n	16f72 <quorem+0x102>
   16f7e:	f8ca 6010 	str.w	r6, [sl, #16]
   16f82:	4638      	mov	r0, r7
   16f84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16f88:	2000      	movs	r0, #0
   16f8a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16f8e:	bf00      	nop

00016f90 <_dtoa_r>:
   16f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16f94:	6a46      	ldr	r6, [r0, #36]	; 0x24
   16f96:	b0a1      	sub	sp, #132	; 0x84
   16f98:	4604      	mov	r4, r0
   16f9a:	4690      	mov	r8, r2
   16f9c:	4699      	mov	r9, r3
   16f9e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
   16fa0:	2e00      	cmp	r6, #0
   16fa2:	f000 8423 	beq.w	177ec <_dtoa_r+0x85c>
   16fa6:	6832      	ldr	r2, [r6, #0]
   16fa8:	b182      	cbz	r2, 16fcc <_dtoa_r+0x3c>
   16faa:	6a61      	ldr	r1, [r4, #36]	; 0x24
   16fac:	f04f 0c01 	mov.w	ip, #1
   16fb0:	6876      	ldr	r6, [r6, #4]
   16fb2:	4620      	mov	r0, r4
   16fb4:	680b      	ldr	r3, [r1, #0]
   16fb6:	6056      	str	r6, [r2, #4]
   16fb8:	684a      	ldr	r2, [r1, #4]
   16fba:	4619      	mov	r1, r3
   16fbc:	fa0c f202 	lsl.w	r2, ip, r2
   16fc0:	609a      	str	r2, [r3, #8]
   16fc2:	f002 f91d 	bl	19200 <_Bfree>
   16fc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   16fc8:	2200      	movs	r2, #0
   16fca:	601a      	str	r2, [r3, #0]
   16fcc:	f1b9 0600 	subs.w	r6, r9, #0
   16fd0:	db38      	blt.n	17044 <_dtoa_r+0xb4>
   16fd2:	2300      	movs	r3, #0
   16fd4:	602b      	str	r3, [r5, #0]
   16fd6:	f240 0300 	movw	r3, #0
   16fda:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   16fde:	461a      	mov	r2, r3
   16fe0:	ea06 0303 	and.w	r3, r6, r3
   16fe4:	4293      	cmp	r3, r2
   16fe6:	d017      	beq.n	17018 <_dtoa_r+0x88>
   16fe8:	2200      	movs	r2, #0
   16fea:	2300      	movs	r3, #0
   16fec:	4640      	mov	r0, r8
   16fee:	4649      	mov	r1, r9
   16ff0:	e9cd 8906 	strd	r8, r9, [sp, #24]
   16ff4:	f003 fb7a 	bl	1a6ec <__aeabi_dcmpeq>
   16ff8:	2800      	cmp	r0, #0
   16ffa:	d029      	beq.n	17050 <_dtoa_r+0xc0>
   16ffc:	982c      	ldr	r0, [sp, #176]	; 0xb0
   16ffe:	2301      	movs	r3, #1
   17000:	992e      	ldr	r1, [sp, #184]	; 0xb8
   17002:	6003      	str	r3, [r0, #0]
   17004:	2900      	cmp	r1, #0
   17006:	f000 80d0 	beq.w	171aa <_dtoa_r+0x21a>
   1700a:	4b79      	ldr	r3, [pc, #484]	; (171f0 <_dtoa_r+0x260>)
   1700c:	1e58      	subs	r0, r3, #1
   1700e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   17010:	6013      	str	r3, [r2, #0]
   17012:	b021      	add	sp, #132	; 0x84
   17014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17018:	982c      	ldr	r0, [sp, #176]	; 0xb0
   1701a:	f242 730f 	movw	r3, #9999	; 0x270f
   1701e:	6003      	str	r3, [r0, #0]
   17020:	f1b8 0f00 	cmp.w	r8, #0
   17024:	f000 8095 	beq.w	17152 <_dtoa_r+0x1c2>
   17028:	f247 3074 	movw	r0, #29556	; 0x7374
   1702c:	f2c0 0002 	movt	r0, #2
   17030:	992e      	ldr	r1, [sp, #184]	; 0xb8
   17032:	2900      	cmp	r1, #0
   17034:	d0ed      	beq.n	17012 <_dtoa_r+0x82>
   17036:	78c2      	ldrb	r2, [r0, #3]
   17038:	1cc3      	adds	r3, r0, #3
   1703a:	2a00      	cmp	r2, #0
   1703c:	d0e7      	beq.n	1700e <_dtoa_r+0x7e>
   1703e:	f100 0308 	add.w	r3, r0, #8
   17042:	e7e4      	b.n	1700e <_dtoa_r+0x7e>
   17044:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
   17048:	2301      	movs	r3, #1
   1704a:	46b1      	mov	r9, r6
   1704c:	602b      	str	r3, [r5, #0]
   1704e:	e7c2      	b.n	16fd6 <_dtoa_r+0x46>
   17050:	4620      	mov	r0, r4
   17052:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   17056:	a91e      	add	r1, sp, #120	; 0x78
   17058:	9100      	str	r1, [sp, #0]
   1705a:	a91f      	add	r1, sp, #124	; 0x7c
   1705c:	9101      	str	r1, [sp, #4]
   1705e:	f002 f921 	bl	192a4 <__d2b>
   17062:	f3c6 550a 	ubfx	r5, r6, #20, #11
   17066:	4683      	mov	fp, r0
   17068:	2d00      	cmp	r5, #0
   1706a:	d07e      	beq.n	1716a <_dtoa_r+0x1da>
   1706c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   17070:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
   17074:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
   17076:	3d07      	subs	r5, #7
   17078:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
   1707c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   17080:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
   17084:	2300      	movs	r3, #0
   17086:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
   1708a:	9319      	str	r3, [sp, #100]	; 0x64
   1708c:	f240 0300 	movw	r3, #0
   17090:	2200      	movs	r2, #0
   17092:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
   17096:	f7fd f951 	bl	1433c <__aeabi_dsub>
   1709a:	a34f      	add	r3, pc, #316	; (adr r3, 171d8 <_dtoa_r+0x248>)
   1709c:	e9d3 2300 	ldrd	r2, r3, [r3]
   170a0:	f003 f8bc 	bl	1a21c <__aeabi_dmul>
   170a4:	a34e      	add	r3, pc, #312	; (adr r3, 171e0 <_dtoa_r+0x250>)
   170a6:	e9d3 2300 	ldrd	r2, r3, [r3]
   170aa:	f7fd f949 	bl	14340 <__adddf3>
   170ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
   170b2:	4628      	mov	r0, r5
   170b4:	f7fd fa90 	bl	145d8 <__aeabi_i2d>
   170b8:	a34b      	add	r3, pc, #300	; (adr r3, 171e8 <_dtoa_r+0x258>)
   170ba:	e9d3 2300 	ldrd	r2, r3, [r3]
   170be:	f003 f8ad 	bl	1a21c <__aeabi_dmul>
   170c2:	4602      	mov	r2, r0
   170c4:	460b      	mov	r3, r1
   170c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   170ca:	f7fd f939 	bl	14340 <__adddf3>
   170ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
   170d2:	f003 fb3d 	bl	1a750 <__aeabi_d2iz>
   170d6:	2200      	movs	r2, #0
   170d8:	2300      	movs	r3, #0
   170da:	4606      	mov	r6, r0
   170dc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   170e0:	f003 fb0e 	bl	1a700 <__aeabi_dcmplt>
   170e4:	b140      	cbz	r0, 170f8 <_dtoa_r+0x168>
   170e6:	4630      	mov	r0, r6
   170e8:	f7fd fa76 	bl	145d8 <__aeabi_i2d>
   170ec:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   170f0:	f003 fafc 	bl	1a6ec <__aeabi_dcmpeq>
   170f4:	b900      	cbnz	r0, 170f8 <_dtoa_r+0x168>
   170f6:	3e01      	subs	r6, #1
   170f8:	2e16      	cmp	r6, #22
   170fa:	d95b      	bls.n	171b4 <_dtoa_r+0x224>
   170fc:	2301      	movs	r3, #1
   170fe:	9318      	str	r3, [sp, #96]	; 0x60
   17100:	3f01      	subs	r7, #1
   17102:	ebb7 0a05 	subs.w	sl, r7, r5
   17106:	bf42      	ittt	mi
   17108:	f1ca 0a00 	rsbmi	sl, sl, #0
   1710c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
   17110:	f04f 0a00 	movmi.w	sl, #0
   17114:	d401      	bmi.n	1711a <_dtoa_r+0x18a>
   17116:	2200      	movs	r2, #0
   17118:	920f      	str	r2, [sp, #60]	; 0x3c
   1711a:	2e00      	cmp	r6, #0
   1711c:	f2c0 8371 	blt.w	17802 <_dtoa_r+0x872>
   17120:	44b2      	add	sl, r6
   17122:	2300      	movs	r3, #0
   17124:	9617      	str	r6, [sp, #92]	; 0x5c
   17126:	9315      	str	r3, [sp, #84]	; 0x54
   17128:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
   1712a:	2b09      	cmp	r3, #9
   1712c:	d862      	bhi.n	171f4 <_dtoa_r+0x264>
   1712e:	2b05      	cmp	r3, #5
   17130:	f340 8677 	ble.w	17e22 <_dtoa_r+0xe92>
   17134:	982a      	ldr	r0, [sp, #168]	; 0xa8
   17136:	2700      	movs	r7, #0
   17138:	3804      	subs	r0, #4
   1713a:	902a      	str	r0, [sp, #168]	; 0xa8
   1713c:	992a      	ldr	r1, [sp, #168]	; 0xa8
   1713e:	1e8b      	subs	r3, r1, #2
   17140:	2b03      	cmp	r3, #3
   17142:	f200 83dd 	bhi.w	17900 <_dtoa_r+0x970>
   17146:	e8df f013 	tbh	[pc, r3, lsl #1]
   1714a:	03a5      	.short	0x03a5
   1714c:	03d503d8 	.word	0x03d503d8
   17150:	03c4      	.short	0x03c4
   17152:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
   17156:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
   1715a:	2e00      	cmp	r6, #0
   1715c:	f47f af64 	bne.w	17028 <_dtoa_r+0x98>
   17160:	f247 3068 	movw	r0, #29544	; 0x7368
   17164:	f2c0 0002 	movt	r0, #2
   17168:	e762      	b.n	17030 <_dtoa_r+0xa0>
   1716a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
   1716c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   1716e:	18fb      	adds	r3, r7, r3
   17170:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   17174:	1c9d      	adds	r5, r3, #2
   17176:	2d20      	cmp	r5, #32
   17178:	bfdc      	itt	le
   1717a:	f1c5 0020 	rsble	r0, r5, #32
   1717e:	fa08 f000 	lslle.w	r0, r8, r0
   17182:	dd08      	ble.n	17196 <_dtoa_r+0x206>
   17184:	3b1e      	subs	r3, #30
   17186:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
   1718a:	fa16 f202 	lsls.w	r2, r6, r2
   1718e:	fa28 f303 	lsr.w	r3, r8, r3
   17192:	ea42 0003 	orr.w	r0, r2, r3
   17196:	f7fd fa0f 	bl	145b8 <__aeabi_ui2d>
   1719a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
   1719e:	2201      	movs	r2, #1
   171a0:	3d03      	subs	r5, #3
   171a2:	9219      	str	r2, [sp, #100]	; 0x64
   171a4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   171a8:	e770      	b.n	1708c <_dtoa_r+0xfc>
   171aa:	f247 3064 	movw	r0, #29540	; 0x7364
   171ae:	f2c0 0002 	movt	r0, #2
   171b2:	e72e      	b.n	17012 <_dtoa_r+0x82>
   171b4:	f247 33c0 	movw	r3, #29632	; 0x73c0
   171b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   171bc:	f2c0 0302 	movt	r3, #2
   171c0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   171c4:	e9d3 2300 	ldrd	r2, r3, [r3]
   171c8:	f003 fa9a 	bl	1a700 <__aeabi_dcmplt>
   171cc:	2800      	cmp	r0, #0
   171ce:	f040 8320 	bne.w	17812 <_dtoa_r+0x882>
   171d2:	9018      	str	r0, [sp, #96]	; 0x60
   171d4:	e794      	b.n	17100 <_dtoa_r+0x170>
   171d6:	bf00      	nop
   171d8:	636f4361 	.word	0x636f4361
   171dc:	3fd287a7 	.word	0x3fd287a7
   171e0:	8b60c8b3 	.word	0x8b60c8b3
   171e4:	3fc68a28 	.word	0x3fc68a28
   171e8:	509f79fb 	.word	0x509f79fb
   171ec:	3fd34413 	.word	0x3fd34413
   171f0:	00027365 	.word	0x00027365
   171f4:	2300      	movs	r3, #0
   171f6:	f04f 30ff 	mov.w	r0, #4294967295
   171fa:	461f      	mov	r7, r3
   171fc:	2101      	movs	r1, #1
   171fe:	932a      	str	r3, [sp, #168]	; 0xa8
   17200:	9011      	str	r0, [sp, #68]	; 0x44
   17202:	9116      	str	r1, [sp, #88]	; 0x58
   17204:	9008      	str	r0, [sp, #32]
   17206:	932b      	str	r3, [sp, #172]	; 0xac
   17208:	6a65      	ldr	r5, [r4, #36]	; 0x24
   1720a:	2300      	movs	r3, #0
   1720c:	606b      	str	r3, [r5, #4]
   1720e:	4620      	mov	r0, r4
   17210:	6869      	ldr	r1, [r5, #4]
   17212:	f002 f811 	bl	19238 <_Balloc>
   17216:	6a63      	ldr	r3, [r4, #36]	; 0x24
   17218:	6028      	str	r0, [r5, #0]
   1721a:	681b      	ldr	r3, [r3, #0]
   1721c:	9310      	str	r3, [sp, #64]	; 0x40
   1721e:	2f00      	cmp	r7, #0
   17220:	f000 815b 	beq.w	174da <_dtoa_r+0x54a>
   17224:	2e00      	cmp	r6, #0
   17226:	f340 842a 	ble.w	17a7e <_dtoa_r+0xaee>
   1722a:	f247 33c0 	movw	r3, #29632	; 0x73c0
   1722e:	f006 020f 	and.w	r2, r6, #15
   17232:	f2c0 0302 	movt	r3, #2
   17236:	1135      	asrs	r5, r6, #4
   17238:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   1723c:	f015 0f10 	tst.w	r5, #16
   17240:	e9d3 0100 	ldrd	r0, r1, [r3]
   17244:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17248:	f000 82e7 	beq.w	1781a <_dtoa_r+0x88a>
   1724c:	f247 4398 	movw	r3, #29848	; 0x7498
   17250:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   17254:	f2c0 0302 	movt	r3, #2
   17258:	f005 050f 	and.w	r5, r5, #15
   1725c:	f04f 0803 	mov.w	r8, #3
   17260:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   17264:	f003 f904 	bl	1a470 <__aeabi_ddiv>
   17268:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   1726c:	b1bd      	cbz	r5, 1729e <_dtoa_r+0x30e>
   1726e:	f247 4798 	movw	r7, #29848	; 0x7498
   17272:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   17276:	f2c0 0702 	movt	r7, #2
   1727a:	f015 0f01 	tst.w	r5, #1
   1727e:	4610      	mov	r0, r2
   17280:	4619      	mov	r1, r3
   17282:	d007      	beq.n	17294 <_dtoa_r+0x304>
   17284:	e9d7 2300 	ldrd	r2, r3, [r7]
   17288:	f108 0801 	add.w	r8, r8, #1
   1728c:	f002 ffc6 	bl	1a21c <__aeabi_dmul>
   17290:	4602      	mov	r2, r0
   17292:	460b      	mov	r3, r1
   17294:	3708      	adds	r7, #8
   17296:	106d      	asrs	r5, r5, #1
   17298:	d1ef      	bne.n	1727a <_dtoa_r+0x2ea>
   1729a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   1729e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   172a2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   172a6:	f003 f8e3 	bl	1a470 <__aeabi_ddiv>
   172aa:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   172ae:	9918      	ldr	r1, [sp, #96]	; 0x60
   172b0:	2900      	cmp	r1, #0
   172b2:	f000 80de 	beq.w	17472 <_dtoa_r+0x4e2>
   172b6:	f240 0300 	movw	r3, #0
   172ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   172be:	2200      	movs	r2, #0
   172c0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   172c4:	f04f 0500 	mov.w	r5, #0
   172c8:	f003 fa1a 	bl	1a700 <__aeabi_dcmplt>
   172cc:	b108      	cbz	r0, 172d2 <_dtoa_r+0x342>
   172ce:	f04f 0501 	mov.w	r5, #1
   172d2:	9a08      	ldr	r2, [sp, #32]
   172d4:	2a00      	cmp	r2, #0
   172d6:	bfd4      	ite	le
   172d8:	2500      	movle	r5, #0
   172da:	f005 0501 	andgt.w	r5, r5, #1
   172de:	2d00      	cmp	r5, #0
   172e0:	f000 80c7 	beq.w	17472 <_dtoa_r+0x4e2>
   172e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   172e6:	2b00      	cmp	r3, #0
   172e8:	f340 80f5 	ble.w	174d6 <_dtoa_r+0x546>
   172ec:	f240 0300 	movw	r3, #0
   172f0:	2200      	movs	r2, #0
   172f2:	f2c4 0324 	movt	r3, #16420	; 0x4024
   172f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   172fa:	f002 ff8f 	bl	1a21c <__aeabi_dmul>
   172fe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17302:	f108 0001 	add.w	r0, r8, #1
   17306:	1e71      	subs	r1, r6, #1
   17308:	9112      	str	r1, [sp, #72]	; 0x48
   1730a:	f7fd f965 	bl	145d8 <__aeabi_i2d>
   1730e:	4602      	mov	r2, r0
   17310:	460b      	mov	r3, r1
   17312:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17316:	f002 ff81 	bl	1a21c <__aeabi_dmul>
   1731a:	f240 0300 	movw	r3, #0
   1731e:	2200      	movs	r2, #0
   17320:	f2c4 031c 	movt	r3, #16412	; 0x401c
   17324:	f7fd f80c 	bl	14340 <__adddf3>
   17328:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
   1732c:	4680      	mov	r8, r0
   1732e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
   17332:	9b16      	ldr	r3, [sp, #88]	; 0x58
   17334:	2b00      	cmp	r3, #0
   17336:	f000 83ad 	beq.w	17a94 <_dtoa_r+0xb04>
   1733a:	f247 33c0 	movw	r3, #29632	; 0x73c0
   1733e:	f240 0100 	movw	r1, #0
   17342:	f2c0 0302 	movt	r3, #2
   17346:	2000      	movs	r0, #0
   17348:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
   1734c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
   17350:	f8cd c00c 	str.w	ip, [sp, #12]
   17354:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   17358:	f003 f88a 	bl	1a470 <__aeabi_ddiv>
   1735c:	4642      	mov	r2, r8
   1735e:	464b      	mov	r3, r9
   17360:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17362:	f7fc ffeb 	bl	1433c <__aeabi_dsub>
   17366:	4680      	mov	r8, r0
   17368:	4689      	mov	r9, r1
   1736a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1736e:	f003 f9ef 	bl	1a750 <__aeabi_d2iz>
   17372:	4607      	mov	r7, r0
   17374:	f7fd f930 	bl	145d8 <__aeabi_i2d>
   17378:	4602      	mov	r2, r0
   1737a:	460b      	mov	r3, r1
   1737c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17380:	f7fc ffdc 	bl	1433c <__aeabi_dsub>
   17384:	f107 0330 	add.w	r3, r7, #48	; 0x30
   17388:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   1738c:	4640      	mov	r0, r8
   1738e:	f805 3b01 	strb.w	r3, [r5], #1
   17392:	4649      	mov	r1, r9
   17394:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   17398:	f003 f9d0 	bl	1a73c <__aeabi_dcmpgt>
   1739c:	2800      	cmp	r0, #0
   1739e:	f040 8213 	bne.w	177c8 <_dtoa_r+0x838>
   173a2:	f240 0100 	movw	r1, #0
   173a6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   173aa:	2000      	movs	r0, #0
   173ac:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   173b0:	f7fc ffc4 	bl	1433c <__aeabi_dsub>
   173b4:	4602      	mov	r2, r0
   173b6:	460b      	mov	r3, r1
   173b8:	4640      	mov	r0, r8
   173ba:	4649      	mov	r1, r9
   173bc:	f003 f9be 	bl	1a73c <__aeabi_dcmpgt>
   173c0:	f8dd c00c 	ldr.w	ip, [sp, #12]
   173c4:	2800      	cmp	r0, #0
   173c6:	f040 83e7 	bne.w	17b98 <_dtoa_r+0xc08>
   173ca:	f1bc 0f01 	cmp.w	ip, #1
   173ce:	f340 8082 	ble.w	174d6 <_dtoa_r+0x546>
   173d2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
   173d6:	2701      	movs	r7, #1
   173d8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
   173dc:	961d      	str	r6, [sp, #116]	; 0x74
   173de:	4666      	mov	r6, ip
   173e0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
   173e4:	940c      	str	r4, [sp, #48]	; 0x30
   173e6:	e010      	b.n	1740a <_dtoa_r+0x47a>
   173e8:	f240 0100 	movw	r1, #0
   173ec:	2000      	movs	r0, #0
   173ee:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   173f2:	f7fc ffa3 	bl	1433c <__aeabi_dsub>
   173f6:	4642      	mov	r2, r8
   173f8:	464b      	mov	r3, r9
   173fa:	f003 f981 	bl	1a700 <__aeabi_dcmplt>
   173fe:	2800      	cmp	r0, #0
   17400:	f040 83c7 	bne.w	17b92 <_dtoa_r+0xc02>
   17404:	42b7      	cmp	r7, r6
   17406:	f280 848b 	bge.w	17d20 <_dtoa_r+0xd90>
   1740a:	f240 0300 	movw	r3, #0
   1740e:	4640      	mov	r0, r8
   17410:	4649      	mov	r1, r9
   17412:	2200      	movs	r2, #0
   17414:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17418:	3501      	adds	r5, #1
   1741a:	f002 feff 	bl	1a21c <__aeabi_dmul>
   1741e:	f240 0300 	movw	r3, #0
   17422:	2200      	movs	r2, #0
   17424:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17428:	4680      	mov	r8, r0
   1742a:	4689      	mov	r9, r1
   1742c:	4650      	mov	r0, sl
   1742e:	4659      	mov	r1, fp
   17430:	f002 fef4 	bl	1a21c <__aeabi_dmul>
   17434:	468b      	mov	fp, r1
   17436:	4682      	mov	sl, r0
   17438:	f003 f98a 	bl	1a750 <__aeabi_d2iz>
   1743c:	4604      	mov	r4, r0
   1743e:	f7fd f8cb 	bl	145d8 <__aeabi_i2d>
   17442:	3430      	adds	r4, #48	; 0x30
   17444:	4602      	mov	r2, r0
   17446:	460b      	mov	r3, r1
   17448:	4650      	mov	r0, sl
   1744a:	4659      	mov	r1, fp
   1744c:	f7fc ff76 	bl	1433c <__aeabi_dsub>
   17450:	9a10      	ldr	r2, [sp, #64]	; 0x40
   17452:	464b      	mov	r3, r9
   17454:	55d4      	strb	r4, [r2, r7]
   17456:	4642      	mov	r2, r8
   17458:	3701      	adds	r7, #1
   1745a:	4682      	mov	sl, r0
   1745c:	468b      	mov	fp, r1
   1745e:	f003 f94f 	bl	1a700 <__aeabi_dcmplt>
   17462:	4652      	mov	r2, sl
   17464:	465b      	mov	r3, fp
   17466:	2800      	cmp	r0, #0
   17468:	d0be      	beq.n	173e8 <_dtoa_r+0x458>
   1746a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   1746e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   17470:	e1aa      	b.n	177c8 <_dtoa_r+0x838>
   17472:	4640      	mov	r0, r8
   17474:	f7fd f8b0 	bl	145d8 <__aeabi_i2d>
   17478:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   1747c:	f002 fece 	bl	1a21c <__aeabi_dmul>
   17480:	f240 0300 	movw	r3, #0
   17484:	2200      	movs	r2, #0
   17486:	f2c4 031c 	movt	r3, #16412	; 0x401c
   1748a:	f7fc ff59 	bl	14340 <__adddf3>
   1748e:	9a08      	ldr	r2, [sp, #32]
   17490:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
   17494:	4680      	mov	r8, r0
   17496:	46a9      	mov	r9, r5
   17498:	2a00      	cmp	r2, #0
   1749a:	f040 82ec 	bne.w	17a76 <_dtoa_r+0xae6>
   1749e:	f240 0300 	movw	r3, #0
   174a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   174a6:	2200      	movs	r2, #0
   174a8:	f2c4 0314 	movt	r3, #16404	; 0x4014
   174ac:	f7fc ff46 	bl	1433c <__aeabi_dsub>
   174b0:	4642      	mov	r2, r8
   174b2:	462b      	mov	r3, r5
   174b4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   174b8:	f003 f940 	bl	1a73c <__aeabi_dcmpgt>
   174bc:	2800      	cmp	r0, #0
   174be:	f040 824a 	bne.w	17956 <_dtoa_r+0x9c6>
   174c2:	4642      	mov	r2, r8
   174c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   174c8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
   174cc:	f003 f918 	bl	1a700 <__aeabi_dcmplt>
   174d0:	2800      	cmp	r0, #0
   174d2:	f040 81d5 	bne.w	17880 <_dtoa_r+0x8f0>
   174d6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
   174da:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   174dc:	ea6f 0703 	mvn.w	r7, r3
   174e0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
   174e4:	2e0e      	cmp	r6, #14
   174e6:	bfcc      	ite	gt
   174e8:	2700      	movgt	r7, #0
   174ea:	f007 0701 	andle.w	r7, r7, #1
   174ee:	2f00      	cmp	r7, #0
   174f0:	f000 80b7 	beq.w	17662 <_dtoa_r+0x6d2>
   174f4:	982b      	ldr	r0, [sp, #172]	; 0xac
   174f6:	f247 33c0 	movw	r3, #29632	; 0x73c0
   174fa:	f2c0 0302 	movt	r3, #2
   174fe:	9908      	ldr	r1, [sp, #32]
   17500:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   17504:	0fc2      	lsrs	r2, r0, #31
   17506:	2900      	cmp	r1, #0
   17508:	bfcc      	ite	gt
   1750a:	2200      	movgt	r2, #0
   1750c:	f002 0201 	andle.w	r2, r2, #1
   17510:	e9d3 0100 	ldrd	r0, r1, [r3]
   17514:	e9cd 0104 	strd	r0, r1, [sp, #16]
   17518:	2a00      	cmp	r2, #0
   1751a:	f040 81a0 	bne.w	1785e <_dtoa_r+0x8ce>
   1751e:	4602      	mov	r2, r0
   17520:	460b      	mov	r3, r1
   17522:	4640      	mov	r0, r8
   17524:	4649      	mov	r1, r9
   17526:	f002 ffa3 	bl	1a470 <__aeabi_ddiv>
   1752a:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1752c:	f003 f910 	bl	1a750 <__aeabi_d2iz>
   17530:	4682      	mov	sl, r0
   17532:	f7fd f851 	bl	145d8 <__aeabi_i2d>
   17536:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   1753a:	f002 fe6f 	bl	1a21c <__aeabi_dmul>
   1753e:	4602      	mov	r2, r0
   17540:	460b      	mov	r3, r1
   17542:	4640      	mov	r0, r8
   17544:	4649      	mov	r1, r9
   17546:	f7fc fef9 	bl	1433c <__aeabi_dsub>
   1754a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
   1754e:	f805 3b01 	strb.w	r3, [r5], #1
   17552:	9a08      	ldr	r2, [sp, #32]
   17554:	2a01      	cmp	r2, #1
   17556:	4680      	mov	r8, r0
   17558:	4689      	mov	r9, r1
   1755a:	d052      	beq.n	17602 <_dtoa_r+0x672>
   1755c:	f240 0300 	movw	r3, #0
   17560:	2200      	movs	r2, #0
   17562:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17566:	f002 fe59 	bl	1a21c <__aeabi_dmul>
   1756a:	2200      	movs	r2, #0
   1756c:	2300      	movs	r3, #0
   1756e:	e9cd 0106 	strd	r0, r1, [sp, #24]
   17572:	f003 f8bb 	bl	1a6ec <__aeabi_dcmpeq>
   17576:	2800      	cmp	r0, #0
   17578:	f040 81eb 	bne.w	17952 <_dtoa_r+0x9c2>
   1757c:	9810      	ldr	r0, [sp, #64]	; 0x40
   1757e:	f04f 0801 	mov.w	r8, #1
   17582:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
   17586:	46a3      	mov	fp, r4
   17588:	1c87      	adds	r7, r0, #2
   1758a:	960f      	str	r6, [sp, #60]	; 0x3c
   1758c:	f8dd 9020 	ldr.w	r9, [sp, #32]
   17590:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
   17594:	e00a      	b.n	175ac <_dtoa_r+0x61c>
   17596:	f002 fe41 	bl	1a21c <__aeabi_dmul>
   1759a:	2200      	movs	r2, #0
   1759c:	2300      	movs	r3, #0
   1759e:	4604      	mov	r4, r0
   175a0:	460d      	mov	r5, r1
   175a2:	f003 f8a3 	bl	1a6ec <__aeabi_dcmpeq>
   175a6:	2800      	cmp	r0, #0
   175a8:	f040 81ce 	bne.w	17948 <_dtoa_r+0x9b8>
   175ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   175b0:	4620      	mov	r0, r4
   175b2:	4629      	mov	r1, r5
   175b4:	f108 0801 	add.w	r8, r8, #1
   175b8:	f002 ff5a 	bl	1a470 <__aeabi_ddiv>
   175bc:	463e      	mov	r6, r7
   175be:	f003 f8c7 	bl	1a750 <__aeabi_d2iz>
   175c2:	4682      	mov	sl, r0
   175c4:	f7fd f808 	bl	145d8 <__aeabi_i2d>
   175c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   175cc:	f002 fe26 	bl	1a21c <__aeabi_dmul>
   175d0:	4602      	mov	r2, r0
   175d2:	460b      	mov	r3, r1
   175d4:	4620      	mov	r0, r4
   175d6:	4629      	mov	r1, r5
   175d8:	f7fc feb0 	bl	1433c <__aeabi_dsub>
   175dc:	2200      	movs	r2, #0
   175de:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
   175e2:	f807 cc01 	strb.w	ip, [r7, #-1]
   175e6:	3701      	adds	r7, #1
   175e8:	45c1      	cmp	r9, r8
   175ea:	f240 0300 	movw	r3, #0
   175ee:	f2c4 0324 	movt	r3, #16420	; 0x4024
   175f2:	d1d0      	bne.n	17596 <_dtoa_r+0x606>
   175f4:	4635      	mov	r5, r6
   175f6:	465c      	mov	r4, fp
   175f8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   175fa:	4680      	mov	r8, r0
   175fc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   17600:	4689      	mov	r9, r1
   17602:	4642      	mov	r2, r8
   17604:	464b      	mov	r3, r9
   17606:	4640      	mov	r0, r8
   17608:	4649      	mov	r1, r9
   1760a:	f7fc fe99 	bl	14340 <__adddf3>
   1760e:	4680      	mov	r8, r0
   17610:	4689      	mov	r9, r1
   17612:	4642      	mov	r2, r8
   17614:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   17618:	464b      	mov	r3, r9
   1761a:	f003 f871 	bl	1a700 <__aeabi_dcmplt>
   1761e:	b960      	cbnz	r0, 1763a <_dtoa_r+0x6aa>
   17620:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   17624:	4642      	mov	r2, r8
   17626:	464b      	mov	r3, r9
   17628:	f003 f860 	bl	1a6ec <__aeabi_dcmpeq>
   1762c:	2800      	cmp	r0, #0
   1762e:	f000 8190 	beq.w	17952 <_dtoa_r+0x9c2>
   17632:	f01a 0f01 	tst.w	sl, #1
   17636:	f000 818c 	beq.w	17952 <_dtoa_r+0x9c2>
   1763a:	9910      	ldr	r1, [sp, #64]	; 0x40
   1763c:	e000      	b.n	17640 <_dtoa_r+0x6b0>
   1763e:	461d      	mov	r5, r3
   17640:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   17644:	1e6b      	subs	r3, r5, #1
   17646:	2a39      	cmp	r2, #57	; 0x39
   17648:	f040 8367 	bne.w	17d1a <_dtoa_r+0xd8a>
   1764c:	428b      	cmp	r3, r1
   1764e:	d1f6      	bne.n	1763e <_dtoa_r+0x6ae>
   17650:	9910      	ldr	r1, [sp, #64]	; 0x40
   17652:	2330      	movs	r3, #48	; 0x30
   17654:	3601      	adds	r6, #1
   17656:	2231      	movs	r2, #49	; 0x31
   17658:	700b      	strb	r3, [r1, #0]
   1765a:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1765c:	701a      	strb	r2, [r3, #0]
   1765e:	9612      	str	r6, [sp, #72]	; 0x48
   17660:	e0b2      	b.n	177c8 <_dtoa_r+0x838>
   17662:	9a16      	ldr	r2, [sp, #88]	; 0x58
   17664:	2a00      	cmp	r2, #0
   17666:	f040 80df 	bne.w	17828 <_dtoa_r+0x898>
   1766a:	9f15      	ldr	r7, [sp, #84]	; 0x54
   1766c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   1766e:	920c      	str	r2, [sp, #48]	; 0x30
   17670:	2d00      	cmp	r5, #0
   17672:	bfd4      	ite	le
   17674:	2300      	movle	r3, #0
   17676:	2301      	movgt	r3, #1
   17678:	f1ba 0f00 	cmp.w	sl, #0
   1767c:	bfd4      	ite	le
   1767e:	2300      	movle	r3, #0
   17680:	f003 0301 	andgt.w	r3, r3, #1
   17684:	b14b      	cbz	r3, 1769a <_dtoa_r+0x70a>
   17686:	45aa      	cmp	sl, r5
   17688:	bfb4      	ite	lt
   1768a:	4653      	movlt	r3, sl
   1768c:	462b      	movge	r3, r5
   1768e:	980f      	ldr	r0, [sp, #60]	; 0x3c
   17690:	ebc3 0a0a 	rsb	sl, r3, sl
   17694:	1aed      	subs	r5, r5, r3
   17696:	1ac0      	subs	r0, r0, r3
   17698:	900f      	str	r0, [sp, #60]	; 0x3c
   1769a:	9915      	ldr	r1, [sp, #84]	; 0x54
   1769c:	2900      	cmp	r1, #0
   1769e:	dd1c      	ble.n	176da <_dtoa_r+0x74a>
   176a0:	9a16      	ldr	r2, [sp, #88]	; 0x58
   176a2:	2a00      	cmp	r2, #0
   176a4:	f000 82e9 	beq.w	17c7a <_dtoa_r+0xcea>
   176a8:	2f00      	cmp	r7, #0
   176aa:	dd12      	ble.n	176d2 <_dtoa_r+0x742>
   176ac:	990c      	ldr	r1, [sp, #48]	; 0x30
   176ae:	463a      	mov	r2, r7
   176b0:	4620      	mov	r0, r4
   176b2:	f002 f821 	bl	196f8 <__pow5mult>
   176b6:	465a      	mov	r2, fp
   176b8:	900c      	str	r0, [sp, #48]	; 0x30
   176ba:	4620      	mov	r0, r4
   176bc:	990c      	ldr	r1, [sp, #48]	; 0x30
   176be:	f001 ff33 	bl	19528 <__multiply>
   176c2:	4659      	mov	r1, fp
   176c4:	4603      	mov	r3, r0
   176c6:	4620      	mov	r0, r4
   176c8:	9303      	str	r3, [sp, #12]
   176ca:	f001 fd99 	bl	19200 <_Bfree>
   176ce:	9b03      	ldr	r3, [sp, #12]
   176d0:	469b      	mov	fp, r3
   176d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
   176d4:	1bda      	subs	r2, r3, r7
   176d6:	f040 8311 	bne.w	17cfc <_dtoa_r+0xd6c>
   176da:	2101      	movs	r1, #1
   176dc:	4620      	mov	r0, r4
   176de:	f001 ffbd 	bl	1965c <__i2b>
   176e2:	9006      	str	r0, [sp, #24]
   176e4:	9817      	ldr	r0, [sp, #92]	; 0x5c
   176e6:	2800      	cmp	r0, #0
   176e8:	dd05      	ble.n	176f6 <_dtoa_r+0x766>
   176ea:	9906      	ldr	r1, [sp, #24]
   176ec:	4620      	mov	r0, r4
   176ee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   176f0:	f002 f802 	bl	196f8 <__pow5mult>
   176f4:	9006      	str	r0, [sp, #24]
   176f6:	992a      	ldr	r1, [sp, #168]	; 0xa8
   176f8:	2901      	cmp	r1, #1
   176fa:	f340 810a 	ble.w	17912 <_dtoa_r+0x982>
   176fe:	2700      	movs	r7, #0
   17700:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   17702:	2b00      	cmp	r3, #0
   17704:	f040 8261 	bne.w	17bca <_dtoa_r+0xc3a>
   17708:	2301      	movs	r3, #1
   1770a:	4453      	add	r3, sl
   1770c:	f013 031f 	ands.w	r3, r3, #31
   17710:	f040 812a 	bne.w	17968 <_dtoa_r+0x9d8>
   17714:	231c      	movs	r3, #28
   17716:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17718:	449a      	add	sl, r3
   1771a:	18ed      	adds	r5, r5, r3
   1771c:	18d2      	adds	r2, r2, r3
   1771e:	920f      	str	r2, [sp, #60]	; 0x3c
   17720:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17722:	2b00      	cmp	r3, #0
   17724:	dd05      	ble.n	17732 <_dtoa_r+0x7a2>
   17726:	4659      	mov	r1, fp
   17728:	461a      	mov	r2, r3
   1772a:	4620      	mov	r0, r4
   1772c:	f001 fe9e 	bl	1946c <__lshift>
   17730:	4683      	mov	fp, r0
   17732:	f1ba 0f00 	cmp.w	sl, #0
   17736:	dd05      	ble.n	17744 <_dtoa_r+0x7b4>
   17738:	9906      	ldr	r1, [sp, #24]
   1773a:	4652      	mov	r2, sl
   1773c:	4620      	mov	r0, r4
   1773e:	f001 fe95 	bl	1946c <__lshift>
   17742:	9006      	str	r0, [sp, #24]
   17744:	9818      	ldr	r0, [sp, #96]	; 0x60
   17746:	2800      	cmp	r0, #0
   17748:	f040 8229 	bne.w	17b9e <_dtoa_r+0xc0e>
   1774c:	982a      	ldr	r0, [sp, #168]	; 0xa8
   1774e:	9908      	ldr	r1, [sp, #32]
   17750:	2802      	cmp	r0, #2
   17752:	bfd4      	ite	le
   17754:	2300      	movle	r3, #0
   17756:	2301      	movgt	r3, #1
   17758:	2900      	cmp	r1, #0
   1775a:	bfcc      	ite	gt
   1775c:	2300      	movgt	r3, #0
   1775e:	f003 0301 	andle.w	r3, r3, #1
   17762:	2b00      	cmp	r3, #0
   17764:	f000 810c 	beq.w	17980 <_dtoa_r+0x9f0>
   17768:	2900      	cmp	r1, #0
   1776a:	f040 808c 	bne.w	17886 <_dtoa_r+0x8f6>
   1776e:	2205      	movs	r2, #5
   17770:	9906      	ldr	r1, [sp, #24]
   17772:	9b08      	ldr	r3, [sp, #32]
   17774:	4620      	mov	r0, r4
   17776:	f001 ff7b 	bl	19670 <__multadd>
   1777a:	9006      	str	r0, [sp, #24]
   1777c:	4658      	mov	r0, fp
   1777e:	9906      	ldr	r1, [sp, #24]
   17780:	f001 fc04 	bl	18f8c <__mcmp>
   17784:	2800      	cmp	r0, #0
   17786:	dd7e      	ble.n	17886 <_dtoa_r+0x8f6>
   17788:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1778a:	3601      	adds	r6, #1
   1778c:	2700      	movs	r7, #0
   1778e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   17792:	2331      	movs	r3, #49	; 0x31
   17794:	f805 3b01 	strb.w	r3, [r5], #1
   17798:	9906      	ldr	r1, [sp, #24]
   1779a:	4620      	mov	r0, r4
   1779c:	f001 fd30 	bl	19200 <_Bfree>
   177a0:	f1ba 0f00 	cmp.w	sl, #0
   177a4:	f000 80d5 	beq.w	17952 <_dtoa_r+0x9c2>
   177a8:	1e3b      	subs	r3, r7, #0
   177aa:	bf18      	it	ne
   177ac:	2301      	movne	r3, #1
   177ae:	4557      	cmp	r7, sl
   177b0:	bf0c      	ite	eq
   177b2:	2300      	moveq	r3, #0
   177b4:	f003 0301 	andne.w	r3, r3, #1
   177b8:	2b00      	cmp	r3, #0
   177ba:	f040 80d0 	bne.w	1795e <_dtoa_r+0x9ce>
   177be:	4651      	mov	r1, sl
   177c0:	4620      	mov	r0, r4
   177c2:	f001 fd1d 	bl	19200 <_Bfree>
   177c6:	9612      	str	r6, [sp, #72]	; 0x48
   177c8:	4620      	mov	r0, r4
   177ca:	4659      	mov	r1, fp
   177cc:	f001 fd18 	bl	19200 <_Bfree>
   177d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
   177d2:	1c53      	adds	r3, r2, #1
   177d4:	2200      	movs	r2, #0
   177d6:	702a      	strb	r2, [r5, #0]
   177d8:	982c      	ldr	r0, [sp, #176]	; 0xb0
   177da:	992e      	ldr	r1, [sp, #184]	; 0xb8
   177dc:	6003      	str	r3, [r0, #0]
   177de:	2900      	cmp	r1, #0
   177e0:	f000 81d4 	beq.w	17b8c <_dtoa_r+0xbfc>
   177e4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   177e6:	9810      	ldr	r0, [sp, #64]	; 0x40
   177e8:	6015      	str	r5, [r2, #0]
   177ea:	e412      	b.n	17012 <_dtoa_r+0x82>
   177ec:	2010      	movs	r0, #16
   177ee:	f000 ffd5 	bl	1879c <malloc>
   177f2:	60c6      	str	r6, [r0, #12]
   177f4:	6046      	str	r6, [r0, #4]
   177f6:	6086      	str	r6, [r0, #8]
   177f8:	6006      	str	r6, [r0, #0]
   177fa:	4606      	mov	r6, r0
   177fc:	6260      	str	r0, [r4, #36]	; 0x24
   177fe:	f7ff bbd2 	b.w	16fa6 <_dtoa_r+0x16>
   17802:	980f      	ldr	r0, [sp, #60]	; 0x3c
   17804:	4271      	negs	r1, r6
   17806:	2200      	movs	r2, #0
   17808:	9115      	str	r1, [sp, #84]	; 0x54
   1780a:	1b80      	subs	r0, r0, r6
   1780c:	9217      	str	r2, [sp, #92]	; 0x5c
   1780e:	900f      	str	r0, [sp, #60]	; 0x3c
   17810:	e48a      	b.n	17128 <_dtoa_r+0x198>
   17812:	2100      	movs	r1, #0
   17814:	3e01      	subs	r6, #1
   17816:	9118      	str	r1, [sp, #96]	; 0x60
   17818:	e472      	b.n	17100 <_dtoa_r+0x170>
   1781a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   1781e:	f04f 0802 	mov.w	r8, #2
   17822:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   17826:	e521      	b.n	1726c <_dtoa_r+0x2dc>
   17828:	982a      	ldr	r0, [sp, #168]	; 0xa8
   1782a:	2801      	cmp	r0, #1
   1782c:	f340 826c 	ble.w	17d08 <_dtoa_r+0xd78>
   17830:	9a08      	ldr	r2, [sp, #32]
   17832:	9815      	ldr	r0, [sp, #84]	; 0x54
   17834:	1e53      	subs	r3, r2, #1
   17836:	4298      	cmp	r0, r3
   17838:	f2c0 8258 	blt.w	17cec <_dtoa_r+0xd5c>
   1783c:	1ac7      	subs	r7, r0, r3
   1783e:	9b08      	ldr	r3, [sp, #32]
   17840:	2b00      	cmp	r3, #0
   17842:	bfa8      	it	ge
   17844:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
   17846:	f2c0 8273 	blt.w	17d30 <_dtoa_r+0xda0>
   1784a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1784c:	4620      	mov	r0, r4
   1784e:	2101      	movs	r1, #1
   17850:	449a      	add	sl, r3
   17852:	18d2      	adds	r2, r2, r3
   17854:	920f      	str	r2, [sp, #60]	; 0x3c
   17856:	f001 ff01 	bl	1965c <__i2b>
   1785a:	900c      	str	r0, [sp, #48]	; 0x30
   1785c:	e708      	b.n	17670 <_dtoa_r+0x6e0>
   1785e:	9b08      	ldr	r3, [sp, #32]
   17860:	b973      	cbnz	r3, 17880 <_dtoa_r+0x8f0>
   17862:	f240 0300 	movw	r3, #0
   17866:	2200      	movs	r2, #0
   17868:	f2c4 0314 	movt	r3, #16404	; 0x4014
   1786c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   17870:	f002 fcd4 	bl	1a21c <__aeabi_dmul>
   17874:	4642      	mov	r2, r8
   17876:	464b      	mov	r3, r9
   17878:	f002 ff56 	bl	1a728 <__aeabi_dcmpge>
   1787c:	2800      	cmp	r0, #0
   1787e:	d06a      	beq.n	17956 <_dtoa_r+0x9c6>
   17880:	2200      	movs	r2, #0
   17882:	9206      	str	r2, [sp, #24]
   17884:	920c      	str	r2, [sp, #48]	; 0x30
   17886:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   17888:	2700      	movs	r7, #0
   1788a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   1788e:	43de      	mvns	r6, r3
   17890:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17892:	e781      	b.n	17798 <_dtoa_r+0x808>
   17894:	2100      	movs	r1, #0
   17896:	9116      	str	r1, [sp, #88]	; 0x58
   17898:	982b      	ldr	r0, [sp, #172]	; 0xac
   1789a:	2800      	cmp	r0, #0
   1789c:	f340 819f 	ble.w	17bde <_dtoa_r+0xc4e>
   178a0:	982b      	ldr	r0, [sp, #172]	; 0xac
   178a2:	4601      	mov	r1, r0
   178a4:	9011      	str	r0, [sp, #68]	; 0x44
   178a6:	9008      	str	r0, [sp, #32]
   178a8:	6a65      	ldr	r5, [r4, #36]	; 0x24
   178aa:	2200      	movs	r2, #0
   178ac:	2917      	cmp	r1, #23
   178ae:	606a      	str	r2, [r5, #4]
   178b0:	f240 82ab 	bls.w	17e0a <_dtoa_r+0xe7a>
   178b4:	2304      	movs	r3, #4
   178b6:	005b      	lsls	r3, r3, #1
   178b8:	3201      	adds	r2, #1
   178ba:	f103 0014 	add.w	r0, r3, #20
   178be:	4288      	cmp	r0, r1
   178c0:	d9f9      	bls.n	178b6 <_dtoa_r+0x926>
   178c2:	9b08      	ldr	r3, [sp, #32]
   178c4:	606a      	str	r2, [r5, #4]
   178c6:	2b0e      	cmp	r3, #14
   178c8:	bf8c      	ite	hi
   178ca:	2700      	movhi	r7, #0
   178cc:	f007 0701 	andls.w	r7, r7, #1
   178d0:	e49d      	b.n	1720e <_dtoa_r+0x27e>
   178d2:	2201      	movs	r2, #1
   178d4:	9216      	str	r2, [sp, #88]	; 0x58
   178d6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   178d8:	18f3      	adds	r3, r6, r3
   178da:	9311      	str	r3, [sp, #68]	; 0x44
   178dc:	1c59      	adds	r1, r3, #1
   178de:	2900      	cmp	r1, #0
   178e0:	bfc8      	it	gt
   178e2:	9108      	strgt	r1, [sp, #32]
   178e4:	dce0      	bgt.n	178a8 <_dtoa_r+0x918>
   178e6:	290e      	cmp	r1, #14
   178e8:	bf8c      	ite	hi
   178ea:	2700      	movhi	r7, #0
   178ec:	f007 0701 	andls.w	r7, r7, #1
   178f0:	9108      	str	r1, [sp, #32]
   178f2:	e489      	b.n	17208 <_dtoa_r+0x278>
   178f4:	2301      	movs	r3, #1
   178f6:	9316      	str	r3, [sp, #88]	; 0x58
   178f8:	e7ce      	b.n	17898 <_dtoa_r+0x908>
   178fa:	2200      	movs	r2, #0
   178fc:	9216      	str	r2, [sp, #88]	; 0x58
   178fe:	e7ea      	b.n	178d6 <_dtoa_r+0x946>
   17900:	f04f 33ff 	mov.w	r3, #4294967295
   17904:	2700      	movs	r7, #0
   17906:	2001      	movs	r0, #1
   17908:	9311      	str	r3, [sp, #68]	; 0x44
   1790a:	9016      	str	r0, [sp, #88]	; 0x58
   1790c:	9308      	str	r3, [sp, #32]
   1790e:	972b      	str	r7, [sp, #172]	; 0xac
   17910:	e47a      	b.n	17208 <_dtoa_r+0x278>
   17912:	f1b8 0f00 	cmp.w	r8, #0
   17916:	f47f aef2 	bne.w	176fe <_dtoa_r+0x76e>
   1791a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
   1791e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   17922:	2b00      	cmp	r3, #0
   17924:	f47f aeeb 	bne.w	176fe <_dtoa_r+0x76e>
   17928:	f240 0300 	movw	r3, #0
   1792c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   17930:	ea09 0303 	and.w	r3, r9, r3
   17934:	2b00      	cmp	r3, #0
   17936:	f43f aee2 	beq.w	176fe <_dtoa_r+0x76e>
   1793a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1793c:	f10a 0a01 	add.w	sl, sl, #1
   17940:	2701      	movs	r7, #1
   17942:	3201      	adds	r2, #1
   17944:	920f      	str	r2, [sp, #60]	; 0x3c
   17946:	e6db      	b.n	17700 <_dtoa_r+0x770>
   17948:	4635      	mov	r5, r6
   1794a:	465c      	mov	r4, fp
   1794c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   1794e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   17952:	9612      	str	r6, [sp, #72]	; 0x48
   17954:	e738      	b.n	177c8 <_dtoa_r+0x838>
   17956:	2000      	movs	r0, #0
   17958:	9006      	str	r0, [sp, #24]
   1795a:	900c      	str	r0, [sp, #48]	; 0x30
   1795c:	e714      	b.n	17788 <_dtoa_r+0x7f8>
   1795e:	4639      	mov	r1, r7
   17960:	4620      	mov	r0, r4
   17962:	f001 fc4d 	bl	19200 <_Bfree>
   17966:	e72a      	b.n	177be <_dtoa_r+0x82e>
   17968:	f1c3 0320 	rsb	r3, r3, #32
   1796c:	2b04      	cmp	r3, #4
   1796e:	f340 8254 	ble.w	17e1a <_dtoa_r+0xe8a>
   17972:	990f      	ldr	r1, [sp, #60]	; 0x3c
   17974:	3b04      	subs	r3, #4
   17976:	449a      	add	sl, r3
   17978:	18ed      	adds	r5, r5, r3
   1797a:	18c9      	adds	r1, r1, r3
   1797c:	910f      	str	r1, [sp, #60]	; 0x3c
   1797e:	e6cf      	b.n	17720 <_dtoa_r+0x790>
   17980:	9916      	ldr	r1, [sp, #88]	; 0x58
   17982:	2900      	cmp	r1, #0
   17984:	f000 8131 	beq.w	17bea <_dtoa_r+0xc5a>
   17988:	2d00      	cmp	r5, #0
   1798a:	dd05      	ble.n	17998 <_dtoa_r+0xa08>
   1798c:	990c      	ldr	r1, [sp, #48]	; 0x30
   1798e:	462a      	mov	r2, r5
   17990:	4620      	mov	r0, r4
   17992:	f001 fd6b 	bl	1946c <__lshift>
   17996:	900c      	str	r0, [sp, #48]	; 0x30
   17998:	2f00      	cmp	r7, #0
   1799a:	f040 81ea 	bne.w	17d72 <_dtoa_r+0xde2>
   1799e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   179a2:	9d10      	ldr	r5, [sp, #64]	; 0x40
   179a4:	2301      	movs	r3, #1
   179a6:	f008 0001 	and.w	r0, r8, #1
   179aa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   179ac:	9011      	str	r0, [sp, #68]	; 0x44
   179ae:	950f      	str	r5, [sp, #60]	; 0x3c
   179b0:	461d      	mov	r5, r3
   179b2:	960c      	str	r6, [sp, #48]	; 0x30
   179b4:	9906      	ldr	r1, [sp, #24]
   179b6:	4658      	mov	r0, fp
   179b8:	f7ff fa5a 	bl	16e70 <quorem>
   179bc:	4639      	mov	r1, r7
   179be:	3030      	adds	r0, #48	; 0x30
   179c0:	900b      	str	r0, [sp, #44]	; 0x2c
   179c2:	4658      	mov	r0, fp
   179c4:	f001 fae2 	bl	18f8c <__mcmp>
   179c8:	9906      	ldr	r1, [sp, #24]
   179ca:	4652      	mov	r2, sl
   179cc:	4606      	mov	r6, r0
   179ce:	4620      	mov	r0, r4
   179d0:	f001 fcd0 	bl	19374 <__mdiff>
   179d4:	68c3      	ldr	r3, [r0, #12]
   179d6:	4680      	mov	r8, r0
   179d8:	2b00      	cmp	r3, #0
   179da:	d03d      	beq.n	17a58 <_dtoa_r+0xac8>
   179dc:	f04f 0901 	mov.w	r9, #1
   179e0:	4641      	mov	r1, r8
   179e2:	4620      	mov	r0, r4
   179e4:	f001 fc0c 	bl	19200 <_Bfree>
   179e8:	992a      	ldr	r1, [sp, #168]	; 0xa8
   179ea:	ea59 0101 	orrs.w	r1, r9, r1
   179ee:	d103      	bne.n	179f8 <_dtoa_r+0xa68>
   179f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   179f2:	2a00      	cmp	r2, #0
   179f4:	f000 81eb 	beq.w	17dce <_dtoa_r+0xe3e>
   179f8:	2e00      	cmp	r6, #0
   179fa:	f2c0 819e 	blt.w	17d3a <_dtoa_r+0xdaa>
   179fe:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
   17a00:	4332      	orrs	r2, r6
   17a02:	d103      	bne.n	17a0c <_dtoa_r+0xa7c>
   17a04:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17a06:	2b00      	cmp	r3, #0
   17a08:	f000 8197 	beq.w	17d3a <_dtoa_r+0xdaa>
   17a0c:	f1b9 0f00 	cmp.w	r9, #0
   17a10:	f300 81ce 	bgt.w	17db0 <_dtoa_r+0xe20>
   17a14:	990f      	ldr	r1, [sp, #60]	; 0x3c
   17a16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   17a18:	f801 2b01 	strb.w	r2, [r1], #1
   17a1c:	9b08      	ldr	r3, [sp, #32]
   17a1e:	910f      	str	r1, [sp, #60]	; 0x3c
   17a20:	429d      	cmp	r5, r3
   17a22:	f000 81c2 	beq.w	17daa <_dtoa_r+0xe1a>
   17a26:	4659      	mov	r1, fp
   17a28:	220a      	movs	r2, #10
   17a2a:	2300      	movs	r3, #0
   17a2c:	4620      	mov	r0, r4
   17a2e:	f001 fe1f 	bl	19670 <__multadd>
   17a32:	4557      	cmp	r7, sl
   17a34:	4639      	mov	r1, r7
   17a36:	4683      	mov	fp, r0
   17a38:	d014      	beq.n	17a64 <_dtoa_r+0xad4>
   17a3a:	220a      	movs	r2, #10
   17a3c:	2300      	movs	r3, #0
   17a3e:	4620      	mov	r0, r4
   17a40:	3501      	adds	r5, #1
   17a42:	f001 fe15 	bl	19670 <__multadd>
   17a46:	4651      	mov	r1, sl
   17a48:	220a      	movs	r2, #10
   17a4a:	2300      	movs	r3, #0
   17a4c:	4607      	mov	r7, r0
   17a4e:	4620      	mov	r0, r4
   17a50:	f001 fe0e 	bl	19670 <__multadd>
   17a54:	4682      	mov	sl, r0
   17a56:	e7ad      	b.n	179b4 <_dtoa_r+0xa24>
   17a58:	4658      	mov	r0, fp
   17a5a:	4641      	mov	r1, r8
   17a5c:	f001 fa96 	bl	18f8c <__mcmp>
   17a60:	4681      	mov	r9, r0
   17a62:	e7bd      	b.n	179e0 <_dtoa_r+0xa50>
   17a64:	4620      	mov	r0, r4
   17a66:	220a      	movs	r2, #10
   17a68:	2300      	movs	r3, #0
   17a6a:	3501      	adds	r5, #1
   17a6c:	f001 fe00 	bl	19670 <__multadd>
   17a70:	4607      	mov	r7, r0
   17a72:	4682      	mov	sl, r0
   17a74:	e79e      	b.n	179b4 <_dtoa_r+0xa24>
   17a76:	9612      	str	r6, [sp, #72]	; 0x48
   17a78:	f8dd c020 	ldr.w	ip, [sp, #32]
   17a7c:	e459      	b.n	17332 <_dtoa_r+0x3a2>
   17a7e:	4275      	negs	r5, r6
   17a80:	2d00      	cmp	r5, #0
   17a82:	f040 8101 	bne.w	17c88 <_dtoa_r+0xcf8>
   17a86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   17a8a:	f04f 0802 	mov.w	r8, #2
   17a8e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17a92:	e40c      	b.n	172ae <_dtoa_r+0x31e>
   17a94:	f247 31c0 	movw	r1, #29632	; 0x73c0
   17a98:	4642      	mov	r2, r8
   17a9a:	f2c0 0102 	movt	r1, #2
   17a9e:	464b      	mov	r3, r9
   17aa0:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
   17aa4:	f8cd c00c 	str.w	ip, [sp, #12]
   17aa8:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17aaa:	e951 0102 	ldrd	r0, r1, [r1, #-8]
   17aae:	f002 fbb5 	bl	1a21c <__aeabi_dmul>
   17ab2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   17ab6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17aba:	f002 fe49 	bl	1a750 <__aeabi_d2iz>
   17abe:	4607      	mov	r7, r0
   17ac0:	f7fc fd8a 	bl	145d8 <__aeabi_i2d>
   17ac4:	460b      	mov	r3, r1
   17ac6:	4602      	mov	r2, r0
   17ac8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17acc:	f7fc fc36 	bl	1433c <__aeabi_dsub>
   17ad0:	f107 0330 	add.w	r3, r7, #48	; 0x30
   17ad4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17ad8:	f805 3b01 	strb.w	r3, [r5], #1
   17adc:	f8dd c00c 	ldr.w	ip, [sp, #12]
   17ae0:	f1bc 0f01 	cmp.w	ip, #1
   17ae4:	d029      	beq.n	17b3a <_dtoa_r+0xbaa>
   17ae6:	46d1      	mov	r9, sl
   17ae8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17aec:	46b2      	mov	sl, r6
   17aee:	9e10      	ldr	r6, [sp, #64]	; 0x40
   17af0:	951c      	str	r5, [sp, #112]	; 0x70
   17af2:	2701      	movs	r7, #1
   17af4:	4665      	mov	r5, ip
   17af6:	46a0      	mov	r8, r4
   17af8:	f240 0300 	movw	r3, #0
   17afc:	2200      	movs	r2, #0
   17afe:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17b02:	f002 fb8b 	bl	1a21c <__aeabi_dmul>
   17b06:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17b0a:	f002 fe21 	bl	1a750 <__aeabi_d2iz>
   17b0e:	4604      	mov	r4, r0
   17b10:	f7fc fd62 	bl	145d8 <__aeabi_i2d>
   17b14:	3430      	adds	r4, #48	; 0x30
   17b16:	4602      	mov	r2, r0
   17b18:	460b      	mov	r3, r1
   17b1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17b1e:	f7fc fc0d 	bl	1433c <__aeabi_dsub>
   17b22:	55f4      	strb	r4, [r6, r7]
   17b24:	3701      	adds	r7, #1
   17b26:	42af      	cmp	r7, r5
   17b28:	d1e6      	bne.n	17af8 <_dtoa_r+0xb68>
   17b2a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
   17b2c:	3f01      	subs	r7, #1
   17b2e:	4656      	mov	r6, sl
   17b30:	4644      	mov	r4, r8
   17b32:	46ca      	mov	sl, r9
   17b34:	19ed      	adds	r5, r5, r7
   17b36:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17b3a:	f240 0300 	movw	r3, #0
   17b3e:	2200      	movs	r2, #0
   17b40:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   17b44:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
   17b48:	f7fc fbfa 	bl	14340 <__adddf3>
   17b4c:	4602      	mov	r2, r0
   17b4e:	460b      	mov	r3, r1
   17b50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17b54:	f002 fdf2 	bl	1a73c <__aeabi_dcmpgt>
   17b58:	b9f0      	cbnz	r0, 17b98 <_dtoa_r+0xc08>
   17b5a:	f240 0100 	movw	r1, #0
   17b5e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
   17b62:	2000      	movs	r0, #0
   17b64:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
   17b68:	f7fc fbe8 	bl	1433c <__aeabi_dsub>
   17b6c:	4602      	mov	r2, r0
   17b6e:	460b      	mov	r3, r1
   17b70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17b74:	f002 fdc4 	bl	1a700 <__aeabi_dcmplt>
   17b78:	2800      	cmp	r0, #0
   17b7a:	f43f acac 	beq.w	174d6 <_dtoa_r+0x546>
   17b7e:	462b      	mov	r3, r5
   17b80:	461d      	mov	r5, r3
   17b82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   17b86:	2a30      	cmp	r2, #48	; 0x30
   17b88:	d0fa      	beq.n	17b80 <_dtoa_r+0xbf0>
   17b8a:	e61d      	b.n	177c8 <_dtoa_r+0x838>
   17b8c:	9810      	ldr	r0, [sp, #64]	; 0x40
   17b8e:	f7ff ba40 	b.w	17012 <_dtoa_r+0x82>
   17b92:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   17b96:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   17b98:	9e12      	ldr	r6, [sp, #72]	; 0x48
   17b9a:	9910      	ldr	r1, [sp, #64]	; 0x40
   17b9c:	e550      	b.n	17640 <_dtoa_r+0x6b0>
   17b9e:	4658      	mov	r0, fp
   17ba0:	9906      	ldr	r1, [sp, #24]
   17ba2:	f001 f9f3 	bl	18f8c <__mcmp>
   17ba6:	2800      	cmp	r0, #0
   17ba8:	f6bf add0 	bge.w	1774c <_dtoa_r+0x7bc>
   17bac:	4659      	mov	r1, fp
   17bae:	4620      	mov	r0, r4
   17bb0:	220a      	movs	r2, #10
   17bb2:	2300      	movs	r3, #0
   17bb4:	f001 fd5c 	bl	19670 <__multadd>
   17bb8:	9916      	ldr	r1, [sp, #88]	; 0x58
   17bba:	3e01      	subs	r6, #1
   17bbc:	4683      	mov	fp, r0
   17bbe:	2900      	cmp	r1, #0
   17bc0:	f040 8119 	bne.w	17df6 <_dtoa_r+0xe66>
   17bc4:	9a11      	ldr	r2, [sp, #68]	; 0x44
   17bc6:	9208      	str	r2, [sp, #32]
   17bc8:	e5c0      	b.n	1774c <_dtoa_r+0x7bc>
   17bca:	9806      	ldr	r0, [sp, #24]
   17bcc:	6903      	ldr	r3, [r0, #16]
   17bce:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   17bd2:	6918      	ldr	r0, [r3, #16]
   17bd4:	f001 f988 	bl	18ee8 <__hi0bits>
   17bd8:	f1c0 0320 	rsb	r3, r0, #32
   17bdc:	e595      	b.n	1770a <_dtoa_r+0x77a>
   17bde:	2101      	movs	r1, #1
   17be0:	9111      	str	r1, [sp, #68]	; 0x44
   17be2:	9108      	str	r1, [sp, #32]
   17be4:	912b      	str	r1, [sp, #172]	; 0xac
   17be6:	f7ff bb0f 	b.w	17208 <_dtoa_r+0x278>
   17bea:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17bec:	46b1      	mov	r9, r6
   17bee:	9f16      	ldr	r7, [sp, #88]	; 0x58
   17bf0:	46aa      	mov	sl, r5
   17bf2:	f8dd 8018 	ldr.w	r8, [sp, #24]
   17bf6:	9e08      	ldr	r6, [sp, #32]
   17bf8:	e002      	b.n	17c00 <_dtoa_r+0xc70>
   17bfa:	f001 fd39 	bl	19670 <__multadd>
   17bfe:	4683      	mov	fp, r0
   17c00:	4641      	mov	r1, r8
   17c02:	4658      	mov	r0, fp
   17c04:	f7ff f934 	bl	16e70 <quorem>
   17c08:	3501      	adds	r5, #1
   17c0a:	220a      	movs	r2, #10
   17c0c:	2300      	movs	r3, #0
   17c0e:	4659      	mov	r1, fp
   17c10:	f100 0c30 	add.w	ip, r0, #48	; 0x30
   17c14:	f80a c007 	strb.w	ip, [sl, r7]
   17c18:	3701      	adds	r7, #1
   17c1a:	4620      	mov	r0, r4
   17c1c:	42be      	cmp	r6, r7
   17c1e:	dcec      	bgt.n	17bfa <_dtoa_r+0xc6a>
   17c20:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   17c24:	464e      	mov	r6, r9
   17c26:	2700      	movs	r7, #0
   17c28:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
   17c2c:	4659      	mov	r1, fp
   17c2e:	2201      	movs	r2, #1
   17c30:	4620      	mov	r0, r4
   17c32:	f001 fc1b 	bl	1946c <__lshift>
   17c36:	9906      	ldr	r1, [sp, #24]
   17c38:	4683      	mov	fp, r0
   17c3a:	f001 f9a7 	bl	18f8c <__mcmp>
   17c3e:	2800      	cmp	r0, #0
   17c40:	dd0f      	ble.n	17c62 <_dtoa_r+0xcd2>
   17c42:	9910      	ldr	r1, [sp, #64]	; 0x40
   17c44:	e000      	b.n	17c48 <_dtoa_r+0xcb8>
   17c46:	461d      	mov	r5, r3
   17c48:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   17c4c:	1e6b      	subs	r3, r5, #1
   17c4e:	2a39      	cmp	r2, #57	; 0x39
   17c50:	f040 808c 	bne.w	17d6c <_dtoa_r+0xddc>
   17c54:	428b      	cmp	r3, r1
   17c56:	d1f6      	bne.n	17c46 <_dtoa_r+0xcb6>
   17c58:	9910      	ldr	r1, [sp, #64]	; 0x40
   17c5a:	2331      	movs	r3, #49	; 0x31
   17c5c:	3601      	adds	r6, #1
   17c5e:	700b      	strb	r3, [r1, #0]
   17c60:	e59a      	b.n	17798 <_dtoa_r+0x808>
   17c62:	d103      	bne.n	17c6c <_dtoa_r+0xcdc>
   17c64:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17c66:	f010 0f01 	tst.w	r0, #1
   17c6a:	d1ea      	bne.n	17c42 <_dtoa_r+0xcb2>
   17c6c:	462b      	mov	r3, r5
   17c6e:	461d      	mov	r5, r3
   17c70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   17c74:	2a30      	cmp	r2, #48	; 0x30
   17c76:	d0fa      	beq.n	17c6e <_dtoa_r+0xcde>
   17c78:	e58e      	b.n	17798 <_dtoa_r+0x808>
   17c7a:	4659      	mov	r1, fp
   17c7c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   17c7e:	4620      	mov	r0, r4
   17c80:	f001 fd3a 	bl	196f8 <__pow5mult>
   17c84:	4683      	mov	fp, r0
   17c86:	e528      	b.n	176da <_dtoa_r+0x74a>
   17c88:	f005 030f 	and.w	r3, r5, #15
   17c8c:	f247 32c0 	movw	r2, #29632	; 0x73c0
   17c90:	f2c0 0202 	movt	r2, #2
   17c94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   17c98:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   17c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
   17ca0:	f002 fabc 	bl	1a21c <__aeabi_dmul>
   17ca4:	112d      	asrs	r5, r5, #4
   17ca6:	bf08      	it	eq
   17ca8:	f04f 0802 	moveq.w	r8, #2
   17cac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17cb0:	f43f aafd 	beq.w	172ae <_dtoa_r+0x31e>
   17cb4:	f247 4798 	movw	r7, #29848	; 0x7498
   17cb8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   17cbc:	f04f 0802 	mov.w	r8, #2
   17cc0:	f2c0 0702 	movt	r7, #2
   17cc4:	f015 0f01 	tst.w	r5, #1
   17cc8:	4610      	mov	r0, r2
   17cca:	4619      	mov	r1, r3
   17ccc:	d007      	beq.n	17cde <_dtoa_r+0xd4e>
   17cce:	e9d7 2300 	ldrd	r2, r3, [r7]
   17cd2:	f108 0801 	add.w	r8, r8, #1
   17cd6:	f002 faa1 	bl	1a21c <__aeabi_dmul>
   17cda:	4602      	mov	r2, r0
   17cdc:	460b      	mov	r3, r1
   17cde:	3708      	adds	r7, #8
   17ce0:	106d      	asrs	r5, r5, #1
   17ce2:	d1ef      	bne.n	17cc4 <_dtoa_r+0xd34>
   17ce4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   17ce8:	f7ff bae1 	b.w	172ae <_dtoa_r+0x31e>
   17cec:	9915      	ldr	r1, [sp, #84]	; 0x54
   17cee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   17cf0:	1a5b      	subs	r3, r3, r1
   17cf2:	18c9      	adds	r1, r1, r3
   17cf4:	18d2      	adds	r2, r2, r3
   17cf6:	9115      	str	r1, [sp, #84]	; 0x54
   17cf8:	9217      	str	r2, [sp, #92]	; 0x5c
   17cfa:	e5a0      	b.n	1783e <_dtoa_r+0x8ae>
   17cfc:	4659      	mov	r1, fp
   17cfe:	4620      	mov	r0, r4
   17d00:	f001 fcfa 	bl	196f8 <__pow5mult>
   17d04:	4683      	mov	fp, r0
   17d06:	e4e8      	b.n	176da <_dtoa_r+0x74a>
   17d08:	9919      	ldr	r1, [sp, #100]	; 0x64
   17d0a:	2900      	cmp	r1, #0
   17d0c:	d047      	beq.n	17d9e <_dtoa_r+0xe0e>
   17d0e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   17d12:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17d14:	3303      	adds	r3, #3
   17d16:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17d18:	e597      	b.n	1784a <_dtoa_r+0x8ba>
   17d1a:	3201      	adds	r2, #1
   17d1c:	b2d2      	uxtb	r2, r2
   17d1e:	e49d      	b.n	1765c <_dtoa_r+0x6cc>
   17d20:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   17d24:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
   17d28:	9e1d      	ldr	r6, [sp, #116]	; 0x74
   17d2a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   17d2c:	f7ff bbd3 	b.w	174d6 <_dtoa_r+0x546>
   17d30:	990f      	ldr	r1, [sp, #60]	; 0x3c
   17d32:	2300      	movs	r3, #0
   17d34:	9808      	ldr	r0, [sp, #32]
   17d36:	1a0d      	subs	r5, r1, r0
   17d38:	e587      	b.n	1784a <_dtoa_r+0x8ba>
   17d3a:	f1b9 0f00 	cmp.w	r9, #0
   17d3e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17d40:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   17d42:	dd0f      	ble.n	17d64 <_dtoa_r+0xdd4>
   17d44:	4659      	mov	r1, fp
   17d46:	2201      	movs	r2, #1
   17d48:	4620      	mov	r0, r4
   17d4a:	f001 fb8f 	bl	1946c <__lshift>
   17d4e:	9906      	ldr	r1, [sp, #24]
   17d50:	4683      	mov	fp, r0
   17d52:	f001 f91b 	bl	18f8c <__mcmp>
   17d56:	2800      	cmp	r0, #0
   17d58:	dd47      	ble.n	17dea <_dtoa_r+0xe5a>
   17d5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   17d5c:	2939      	cmp	r1, #57	; 0x39
   17d5e:	d031      	beq.n	17dc4 <_dtoa_r+0xe34>
   17d60:	3101      	adds	r1, #1
   17d62:	910b      	str	r1, [sp, #44]	; 0x2c
   17d64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   17d66:	f805 2b01 	strb.w	r2, [r5], #1
   17d6a:	e515      	b.n	17798 <_dtoa_r+0x808>
   17d6c:	3201      	adds	r2, #1
   17d6e:	701a      	strb	r2, [r3, #0]
   17d70:	e512      	b.n	17798 <_dtoa_r+0x808>
   17d72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   17d74:	4620      	mov	r0, r4
   17d76:	6851      	ldr	r1, [r2, #4]
   17d78:	f001 fa5e 	bl	19238 <_Balloc>
   17d7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17d7e:	f103 010c 	add.w	r1, r3, #12
   17d82:	691a      	ldr	r2, [r3, #16]
   17d84:	3202      	adds	r2, #2
   17d86:	0092      	lsls	r2, r2, #2
   17d88:	4605      	mov	r5, r0
   17d8a:	300c      	adds	r0, #12
   17d8c:	f7fc ff78 	bl	14c80 <memcpy>
   17d90:	4620      	mov	r0, r4
   17d92:	4629      	mov	r1, r5
   17d94:	2201      	movs	r2, #1
   17d96:	f001 fb69 	bl	1946c <__lshift>
   17d9a:	4682      	mov	sl, r0
   17d9c:	e601      	b.n	179a2 <_dtoa_r+0xa12>
   17d9e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17da0:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17da2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17da4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   17da8:	e54f      	b.n	1784a <_dtoa_r+0x8ba>
   17daa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17dac:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   17dae:	e73d      	b.n	17c2c <_dtoa_r+0xc9c>
   17db0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17db2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17db4:	2b39      	cmp	r3, #57	; 0x39
   17db6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   17db8:	d004      	beq.n	17dc4 <_dtoa_r+0xe34>
   17dba:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17dbc:	1c43      	adds	r3, r0, #1
   17dbe:	f805 3b01 	strb.w	r3, [r5], #1
   17dc2:	e4e9      	b.n	17798 <_dtoa_r+0x808>
   17dc4:	2339      	movs	r3, #57	; 0x39
   17dc6:	f805 3b01 	strb.w	r3, [r5], #1
   17dca:	9910      	ldr	r1, [sp, #64]	; 0x40
   17dcc:	e73c      	b.n	17c48 <_dtoa_r+0xcb8>
   17dce:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17dd0:	4633      	mov	r3, r6
   17dd2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17dd4:	2839      	cmp	r0, #57	; 0x39
   17dd6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   17dd8:	d0f4      	beq.n	17dc4 <_dtoa_r+0xe34>
   17dda:	2b00      	cmp	r3, #0
   17ddc:	dd01      	ble.n	17de2 <_dtoa_r+0xe52>
   17dde:	3001      	adds	r0, #1
   17de0:	900b      	str	r0, [sp, #44]	; 0x2c
   17de2:	990b      	ldr	r1, [sp, #44]	; 0x2c
   17de4:	f805 1b01 	strb.w	r1, [r5], #1
   17de8:	e4d6      	b.n	17798 <_dtoa_r+0x808>
   17dea:	d1bb      	bne.n	17d64 <_dtoa_r+0xdd4>
   17dec:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17dee:	f010 0f01 	tst.w	r0, #1
   17df2:	d0b7      	beq.n	17d64 <_dtoa_r+0xdd4>
   17df4:	e7b1      	b.n	17d5a <_dtoa_r+0xdca>
   17df6:	2300      	movs	r3, #0
   17df8:	990c      	ldr	r1, [sp, #48]	; 0x30
   17dfa:	4620      	mov	r0, r4
   17dfc:	220a      	movs	r2, #10
   17dfe:	f001 fc37 	bl	19670 <__multadd>
   17e02:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17e04:	9308      	str	r3, [sp, #32]
   17e06:	900c      	str	r0, [sp, #48]	; 0x30
   17e08:	e4a0      	b.n	1774c <_dtoa_r+0x7bc>
   17e0a:	9908      	ldr	r1, [sp, #32]
   17e0c:	290e      	cmp	r1, #14
   17e0e:	bf8c      	ite	hi
   17e10:	2700      	movhi	r7, #0
   17e12:	f007 0701 	andls.w	r7, r7, #1
   17e16:	f7ff b9fa 	b.w	1720e <_dtoa_r+0x27e>
   17e1a:	f43f ac81 	beq.w	17720 <_dtoa_r+0x790>
   17e1e:	331c      	adds	r3, #28
   17e20:	e479      	b.n	17716 <_dtoa_r+0x786>
   17e22:	2701      	movs	r7, #1
   17e24:	f7ff b98a 	b.w	1713c <_dtoa_r+0x1ac>

00017e28 <print_e>:
   17e28:	b5f0      	push	{r4, r5, r6, r7, lr}
   17e2a:	b08b      	sub	sp, #44	; 0x2c
   17e2c:	460e      	mov	r6, r1
   17e2e:	2102      	movs	r1, #2
   17e30:	9c10      	ldr	r4, [sp, #64]	; 0x40
   17e32:	9100      	str	r1, [sp, #0]
   17e34:	9f12      	ldr	r7, [sp, #72]	; 0x48
   17e36:	1c61      	adds	r1, r4, #1
   17e38:	f89d 5044 	ldrb.w	r5, [sp, #68]	; 0x44
   17e3c:	9101      	str	r1, [sp, #4]
   17e3e:	a907      	add	r1, sp, #28
   17e40:	9102      	str	r1, [sp, #8]
   17e42:	a909      	add	r1, sp, #36	; 0x24
   17e44:	9103      	str	r1, [sp, #12]
   17e46:	a908      	add	r1, sp, #32
   17e48:	9104      	str	r1, [sp, #16]
   17e4a:	f7ff f8a1 	bl	16f90 <_dtoa_r>
   17e4e:	f242 730f 	movw	r3, #9999	; 0x270f
   17e52:	4601      	mov	r1, r0
   17e54:	9807      	ldr	r0, [sp, #28]
   17e56:	4298      	cmp	r0, r3
   17e58:	d079      	beq.n	17f4e <print_e+0x126>
   17e5a:	780a      	ldrb	r2, [r1, #0]
   17e5c:	4633      	mov	r3, r6
   17e5e:	4327      	orrs	r7, r4
   17e60:	bf08      	it	eq
   17e62:	463c      	moveq	r4, r7
   17e64:	f803 2b01 	strb.w	r2, [r3], #1
   17e68:	d020      	beq.n	17eac <print_e+0x84>
   17e6a:	222e      	movs	r2, #46	; 0x2e
   17e6c:	7072      	strb	r2, [r6, #1]
   17e6e:	784a      	ldrb	r2, [r1, #1]
   17e70:	2c00      	cmp	r4, #0
   17e72:	bfd4      	ite	le
   17e74:	2700      	movle	r7, #0
   17e76:	2701      	movgt	r7, #1
   17e78:	3301      	adds	r3, #1
   17e7a:	2a00      	cmp	r2, #0
   17e7c:	bf0c      	ite	eq
   17e7e:	2700      	moveq	r7, #0
   17e80:	f007 0701 	andne.w	r7, r7, #1
   17e84:	b197      	cbz	r7, 17eac <print_e+0x84>
   17e86:	3603      	adds	r6, #3
   17e88:	f806 2c01 	strb.w	r2, [r6, #-1]
   17e8c:	3c01      	subs	r4, #1
   17e8e:	788a      	ldrb	r2, [r1, #2]
   17e90:	4633      	mov	r3, r6
   17e92:	3101      	adds	r1, #1
   17e94:	3601      	adds	r6, #1
   17e96:	1e10      	subs	r0, r2, #0
   17e98:	bf18      	it	ne
   17e9a:	2001      	movne	r0, #1
   17e9c:	2c00      	cmp	r4, #0
   17e9e:	bfd4      	ite	le
   17ea0:	2000      	movle	r0, #0
   17ea2:	f000 0001 	andgt.w	r0, r0, #1
   17ea6:	2800      	cmp	r0, #0
   17ea8:	d1ee      	bne.n	17e88 <print_e+0x60>
   17eaa:	9807      	ldr	r0, [sp, #28]
   17eac:	2d67      	cmp	r5, #103	; 0x67
   17eae:	d040      	beq.n	17f32 <print_e+0x10a>
   17eb0:	2d47      	cmp	r5, #71	; 0x47
   17eb2:	d04a      	beq.n	17f4a <print_e+0x122>
   17eb4:	2c00      	cmp	r4, #0
   17eb6:	dd06      	ble.n	17ec6 <print_e+0x9e>
   17eb8:	2200      	movs	r2, #0
   17eba:	2130      	movs	r1, #48	; 0x30
   17ebc:	5499      	strb	r1, [r3, r2]
   17ebe:	3201      	adds	r2, #1
   17ec0:	42a2      	cmp	r2, r4
   17ec2:	d1fb      	bne.n	17ebc <print_e+0x94>
   17ec4:	189b      	adds	r3, r3, r2
   17ec6:	461c      	mov	r4, r3
   17ec8:	3801      	subs	r0, #1
   17eca:	f804 5b01 	strb.w	r5, [r4], #1
   17ece:	d436      	bmi.n	17f3e <print_e+0x116>
   17ed0:	3401      	adds	r4, #1
   17ed2:	4602      	mov	r2, r0
   17ed4:	212b      	movs	r1, #43	; 0x2b
   17ed6:	7059      	strb	r1, [r3, #1]
   17ed8:	2a63      	cmp	r2, #99	; 0x63
   17eda:	dd11      	ble.n	17f00 <print_e+0xd8>
   17edc:	f248 531f 	movw	r3, #34079	; 0x851f
   17ee0:	17d1      	asrs	r1, r2, #31
   17ee2:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
   17ee6:	fb83 5302 	smull	r5, r3, r3, r2
   17eea:	ebc1 1363 	rsb	r3, r1, r3, asr #5
   17eee:	f103 0230 	add.w	r2, r3, #48	; 0x30
   17ef2:	f804 2b01 	strb.w	r2, [r4], #1
   17ef6:	f06f 0263 	mvn.w	r2, #99	; 0x63
   17efa:	fb02 0203 	mla	r2, r2, r3, r0
   17efe:	4610      	mov	r0, r2
   17f00:	f246 6167 	movw	r1, #26215	; 0x6667
   17f04:	ea4f 7ce2 	mov.w	ip, r2, asr #31
   17f08:	f2c6 6166 	movt	r1, #26214	; 0x6666
   17f0c:	4623      	mov	r3, r4
   17f0e:	fb81 5202 	smull	r5, r2, r1, r2
   17f12:	ebcc 02a2 	rsb	r2, ip, r2, asr #2
   17f16:	f102 0130 	add.w	r1, r2, #48	; 0x30
   17f1a:	f803 1b01 	strb.w	r1, [r3], #1
   17f1e:	f06f 0109 	mvn.w	r1, #9
   17f22:	fb01 0202 	mla	r2, r1, r2, r0
   17f26:	3230      	adds	r2, #48	; 0x30
   17f28:	7062      	strb	r2, [r4, #1]
   17f2a:	2200      	movs	r2, #0
   17f2c:	705a      	strb	r2, [r3, #1]
   17f2e:	b00b      	add	sp, #44	; 0x2c
   17f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17f32:	2565      	movs	r5, #101	; 0x65
   17f34:	461c      	mov	r4, r3
   17f36:	3801      	subs	r0, #1
   17f38:	f804 5b01 	strb.w	r5, [r4], #1
   17f3c:	d5c8      	bpl.n	17ed0 <print_e+0xa8>
   17f3e:	4242      	negs	r2, r0
   17f40:	212d      	movs	r1, #45	; 0x2d
   17f42:	3401      	adds	r4, #1
   17f44:	7059      	strb	r1, [r3, #1]
   17f46:	4610      	mov	r0, r2
   17f48:	e7c6      	b.n	17ed8 <print_e+0xb0>
   17f4a:	2545      	movs	r5, #69	; 0x45
   17f4c:	e7bb      	b.n	17ec6 <print_e+0x9e>
   17f4e:	4630      	mov	r0, r6
   17f50:	f7fd f8e0 	bl	15114 <strcpy>
   17f54:	e7eb      	b.n	17f2e <print_e+0x106>
   17f56:	bf00      	nop

00017f58 <_gcvt>:
   17f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17f5c:	4616      	mov	r6, r2
   17f5e:	b08b      	sub	sp, #44	; 0x2c
   17f60:	461d      	mov	r5, r3
   17f62:	4680      	mov	r8, r0
   17f64:	469b      	mov	fp, r3
   17f66:	2200      	movs	r2, #0
   17f68:	2300      	movs	r3, #0
   17f6a:	4630      	mov	r0, r6
   17f6c:	4629      	mov	r1, r5
   17f6e:	9c14      	ldr	r4, [sp, #80]	; 0x50
   17f70:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17f72:	f8dd 905c 	ldr.w	r9, [sp, #92]	; 0x5c
   17f76:	f89d a058 	ldrb.w	sl, [sp, #88]	; 0x58
   17f7a:	f002 fbc1 	bl	1a700 <__aeabi_dcmplt>
   17f7e:	b108      	cbz	r0, 17f84 <_gcvt+0x2c>
   17f80:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
   17f84:	4630      	mov	r0, r6
   17f86:	2200      	movs	r2, #0
   17f88:	2300      	movs	r3, #0
   17f8a:	4629      	mov	r1, r5
   17f8c:	f002 fbae 	bl	1a6ec <__aeabi_dcmpeq>
   17f90:	2800      	cmp	r0, #0
   17f92:	f040 80c5 	bne.w	18120 <_gcvt+0x1c8>
   17f96:	4630      	mov	r0, r6
   17f98:	a36f      	add	r3, pc, #444	; (adr r3, 18158 <_gcvt+0x200>)
   17f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
   17f9e:	4629      	mov	r1, r5
   17fa0:	f002 fbb8 	bl	1a714 <__aeabi_dcmple>
   17fa4:	2800      	cmp	r0, #0
   17fa6:	f040 80ab 	bne.w	18100 <_gcvt+0x1a8>
   17faa:	4620      	mov	r0, r4
   17fac:	f001 f8b8 	bl	19120 <_mprec_log10>
   17fb0:	4632      	mov	r2, r6
   17fb2:	462b      	mov	r3, r5
   17fb4:	f002 fbae 	bl	1a714 <__aeabi_dcmple>
   17fb8:	2800      	cmp	r0, #0
   17fba:	f040 80a1 	bne.w	18100 <_gcvt+0x1a8>
   17fbe:	f240 0300 	movw	r3, #0
   17fc2:	4630      	mov	r0, r6
   17fc4:	2200      	movs	r2, #0
   17fc6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   17fca:	4629      	mov	r1, r5
   17fcc:	f002 fb98 	bl	1a700 <__aeabi_dcmplt>
   17fd0:	2800      	cmp	r0, #0
   17fd2:	f040 80aa 	bne.w	1812a <_gcvt+0x1d2>
   17fd6:	4632      	mov	r2, r6
   17fd8:	4640      	mov	r0, r8
   17fda:	462b      	mov	r3, r5
   17fdc:	2102      	movs	r1, #2
   17fde:	9401      	str	r4, [sp, #4]
   17fe0:	9100      	str	r1, [sp, #0]
   17fe2:	a909      	add	r1, sp, #36	; 0x24
   17fe4:	9102      	str	r1, [sp, #8]
   17fe6:	a908      	add	r1, sp, #32
   17fe8:	9103      	str	r1, [sp, #12]
   17fea:	a907      	add	r1, sp, #28
   17fec:	9104      	str	r1, [sp, #16]
   17fee:	f7fe ffcf 	bl	16f90 <_dtoa_r>
   17ff2:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17ff4:	f242 730f 	movw	r3, #9999	; 0x270f
   17ff8:	429a      	cmp	r2, r3
   17ffa:	f000 80a1 	beq.w	18140 <_gcvt+0x1e8>
   17ffe:	7805      	ldrb	r5, [r0, #0]
   18000:	2d00      	cmp	r5, #0
   18002:	f000 80a2 	beq.w	1814a <_gcvt+0x1f2>
   18006:	2a00      	cmp	r2, #0
   18008:	bfc8      	it	gt
   1800a:	463b      	movgt	r3, r7
   1800c:	dc02      	bgt.n	18014 <_gcvt+0xbc>
   1800e:	e09e      	b.n	1814e <_gcvt+0x1f6>
   18010:	2a00      	cmp	r2, #0
   18012:	dd25      	ble.n	18060 <_gcvt+0x108>
   18014:	f803 5b01 	strb.w	r5, [r3], #1
   18018:	3c01      	subs	r4, #1
   1801a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1801c:	3a01      	subs	r2, #1
   1801e:	9209      	str	r2, [sp, #36]	; 0x24
   18020:	f810 5f01 	ldrb.w	r5, [r0, #1]!
   18024:	2d00      	cmp	r5, #0
   18026:	d1f3      	bne.n	18010 <_gcvt+0xb8>
   18028:	2a00      	cmp	r2, #0
   1802a:	bfd4      	ite	le
   1802c:	2200      	movle	r2, #0
   1802e:	2201      	movgt	r2, #1
   18030:	2c00      	cmp	r4, #0
   18032:	bfd4      	ite	le
   18034:	2200      	movle	r2, #0
   18036:	f002 0201 	andgt.w	r2, r2, #1
   1803a:	b18a      	cbz	r2, 18060 <_gcvt+0x108>
   1803c:	2130      	movs	r1, #48	; 0x30
   1803e:	f803 1b01 	strb.w	r1, [r3], #1
   18042:	3c01      	subs	r4, #1
   18044:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18046:	3a01      	subs	r2, #1
   18048:	9209      	str	r2, [sp, #36]	; 0x24
   1804a:	2a00      	cmp	r2, #0
   1804c:	bfd4      	ite	le
   1804e:	2200      	movle	r2, #0
   18050:	2201      	movgt	r2, #1
   18052:	2c00      	cmp	r4, #0
   18054:	bfd4      	ite	le
   18056:	2200      	movle	r2, #0
   18058:	f002 0201 	andgt.w	r2, r2, #1
   1805c:	2a00      	cmp	r2, #0
   1805e:	d1ee      	bne.n	1803e <_gcvt+0xe6>
   18060:	f1b9 0f00 	cmp.w	r9, #0
   18064:	d102      	bne.n	1806c <_gcvt+0x114>
   18066:	7802      	ldrb	r2, [r0, #0]
   18068:	2a00      	cmp	r2, #0
   1806a:	d046      	beq.n	180fa <_gcvt+0x1a2>
   1806c:	42bb      	cmp	r3, r7
   1806e:	bf18      	it	ne
   18070:	461a      	movne	r2, r3
   18072:	d060      	beq.n	18136 <_gcvt+0x1de>
   18074:	4613      	mov	r3, r2
   18076:	212e      	movs	r1, #46	; 0x2e
   18078:	2c00      	cmp	r4, #0
   1807a:	bfd4      	ite	le
   1807c:	f04f 0c00 	movle.w	ip, #0
   18080:	f04f 0c01 	movgt.w	ip, #1
   18084:	f803 1b01 	strb.w	r1, [r3], #1
   18088:	9909      	ldr	r1, [sp, #36]	; 0x24
   1808a:	ea1c 71d1 	ands.w	r1, ip, r1, lsr #31
   1808e:	d012      	beq.n	180b6 <_gcvt+0x15e>
   18090:	3202      	adds	r2, #2
   18092:	2530      	movs	r5, #48	; 0x30
   18094:	f802 5c01 	strb.w	r5, [r2, #-1]
   18098:	3c01      	subs	r4, #1
   1809a:	9909      	ldr	r1, [sp, #36]	; 0x24
   1809c:	2c00      	cmp	r4, #0
   1809e:	bfd4      	ite	le
   180a0:	f04f 0c00 	movle.w	ip, #0
   180a4:	f04f 0c01 	movgt.w	ip, #1
   180a8:	4613      	mov	r3, r2
   180aa:	3201      	adds	r2, #1
   180ac:	3101      	adds	r1, #1
   180ae:	9109      	str	r1, [sp, #36]	; 0x24
   180b0:	ea1c 71d1 	ands.w	r1, ip, r1, lsr #31
   180b4:	d1ee      	bne.n	18094 <_gcvt+0x13c>
   180b6:	7802      	ldrb	r2, [r0, #0]
   180b8:	2a00      	cmp	r2, #0
   180ba:	bf0c      	ite	eq
   180bc:	2100      	moveq	r1, #0
   180be:	f00c 0101 	andne.w	r1, ip, #1
   180c2:	b171      	cbz	r1, 180e2 <_gcvt+0x18a>
   180c4:	f803 2b01 	strb.w	r2, [r3], #1
   180c8:	3c01      	subs	r4, #1
   180ca:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   180ce:	1e11      	subs	r1, r2, #0
   180d0:	bf18      	it	ne
   180d2:	2101      	movne	r1, #1
   180d4:	2c00      	cmp	r4, #0
   180d6:	bfd4      	ite	le
   180d8:	2100      	movle	r1, #0
   180da:	f001 0101 	andgt.w	r1, r1, #1
   180de:	2900      	cmp	r1, #0
   180e0:	d1f0      	bne.n	180c4 <_gcvt+0x16c>
   180e2:	f1b9 0f00 	cmp.w	r9, #0
   180e6:	d008      	beq.n	180fa <_gcvt+0x1a2>
   180e8:	2c00      	cmp	r4, #0
   180ea:	dd06      	ble.n	180fa <_gcvt+0x1a2>
   180ec:	2200      	movs	r2, #0
   180ee:	2130      	movs	r1, #48	; 0x30
   180f0:	5499      	strb	r1, [r3, r2]
   180f2:	3201      	adds	r2, #1
   180f4:	42a2      	cmp	r2, r4
   180f6:	d1fb      	bne.n	180f0 <_gcvt+0x198>
   180f8:	189b      	adds	r3, r3, r2
   180fa:	2200      	movs	r2, #0
   180fc:	701a      	strb	r2, [r3, #0]
   180fe:	e00b      	b.n	18118 <_gcvt+0x1c0>
   18100:	4632      	mov	r2, r6
   18102:	4640      	mov	r0, r8
   18104:	462b      	mov	r3, r5
   18106:	4639      	mov	r1, r7
   18108:	3c01      	subs	r4, #1
   1810a:	f8cd a004 	str.w	sl, [sp, #4]
   1810e:	f8cd 9008 	str.w	r9, [sp, #8]
   18112:	9400      	str	r4, [sp, #0]
   18114:	f7ff fe88 	bl	17e28 <print_e>
   18118:	4638      	mov	r0, r7
   1811a:	b00b      	add	sp, #44	; 0x2c
   1811c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18120:	2330      	movs	r3, #48	; 0x30
   18122:	703b      	strb	r3, [r7, #0]
   18124:	2300      	movs	r3, #0
   18126:	707b      	strb	r3, [r7, #1]
   18128:	e7f6      	b.n	18118 <_gcvt+0x1c0>
   1812a:	4632      	mov	r2, r6
   1812c:	4640      	mov	r0, r8
   1812e:	462b      	mov	r3, r5
   18130:	9401      	str	r4, [sp, #4]
   18132:	2103      	movs	r1, #3
   18134:	e754      	b.n	17fe0 <_gcvt+0x88>
   18136:	463a      	mov	r2, r7
   18138:	2330      	movs	r3, #48	; 0x30
   1813a:	f802 3b01 	strb.w	r3, [r2], #1
   1813e:	e799      	b.n	18074 <_gcvt+0x11c>
   18140:	4601      	mov	r1, r0
   18142:	4638      	mov	r0, r7
   18144:	f7fc ffe6 	bl	15114 <strcpy>
   18148:	e7e6      	b.n	18118 <_gcvt+0x1c0>
   1814a:	463b      	mov	r3, r7
   1814c:	e76c      	b.n	18028 <_gcvt+0xd0>
   1814e:	463b      	mov	r3, r7
   18150:	e786      	b.n	18060 <_gcvt+0x108>
   18152:	bf00      	nop
   18154:	f3af 8000 	nop.w
   18158:	eb1c432d 	.word	0xeb1c432d
   1815c:	3f1a36e2 	.word	0x3f1a36e2

00018160 <ecvtbuf>:
   18160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   18164:	b08b      	sub	sp, #44	; 0x2c
   18166:	4615      	mov	r5, r2
   18168:	461e      	mov	r6, r3
   1816a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
   1816c:	4680      	mov	r8, r0
   1816e:	4689      	mov	r9, r1
   18170:	2c00      	cmp	r4, #0
   18172:	d033      	beq.n	181dc <ecvtbuf+0x7c>
   18174:	f240 03dc 	movw	r3, #220	; 0xdc
   18178:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1817c:	6818      	ldr	r0, [r3, #0]
   1817e:	9912      	ldr	r1, [sp, #72]	; 0x48
   18180:	464b      	mov	r3, r9
   18182:	4642      	mov	r2, r8
   18184:	9602      	str	r6, [sp, #8]
   18186:	9501      	str	r5, [sp, #4]
   18188:	9103      	str	r1, [sp, #12]
   1818a:	2102      	movs	r1, #2
   1818c:	9100      	str	r1, [sp, #0]
   1818e:	a909      	add	r1, sp, #36	; 0x24
   18190:	9104      	str	r1, [sp, #16]
   18192:	f7fe fefd 	bl	16f90 <_dtoa_r>
   18196:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18198:	4298      	cmp	r0, r3
   1819a:	d237      	bcs.n	1820c <ecvtbuf+0xac>
   1819c:	4602      	mov	r2, r0
   1819e:	4621      	mov	r1, r4
   181a0:	2300      	movs	r3, #0
   181a2:	f810 c003 	ldrb.w	ip, [r0, r3]
   181a6:	3201      	adds	r2, #1
   181a8:	3101      	adds	r1, #1
   181aa:	f804 c003 	strb.w	ip, [r4, r3]
   181ae:	3301      	adds	r3, #1
   181b0:	9e09      	ldr	r6, [sp, #36]	; 0x24
   181b2:	4296      	cmp	r6, r2
   181b4:	d8f5      	bhi.n	181a2 <ecvtbuf+0x42>
   181b6:	429d      	cmp	r5, r3
   181b8:	dd0a      	ble.n	181d0 <ecvtbuf+0x70>
   181ba:	2200      	movs	r2, #0
   181bc:	f04f 0c30 	mov.w	ip, #48	; 0x30
   181c0:	f801 c002 	strb.w	ip, [r1, r2]
   181c4:	3201      	adds	r2, #1
   181c6:	18d0      	adds	r0, r2, r3
   181c8:	4285      	cmp	r5, r0
   181ca:	dcf9      	bgt.n	181c0 <ecvtbuf+0x60>
   181cc:	1aed      	subs	r5, r5, r3
   181ce:	1949      	adds	r1, r1, r5
   181d0:	2300      	movs	r3, #0
   181d2:	700b      	strb	r3, [r1, #0]
   181d4:	4620      	mov	r0, r4
   181d6:	b00b      	add	sp, #44	; 0x2c
   181d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   181dc:	f240 07dc 	movw	r7, #220	; 0xdc
   181e0:	f2c2 0700 	movt	r7, #8192	; 0x2000
   181e4:	6838      	ldr	r0, [r7, #0]
   181e6:	6b03      	ldr	r3, [r0, #48]	; 0x30
   181e8:	4293      	cmp	r3, r2
   181ea:	bfc8      	it	gt
   181ec:	6b44      	ldrgt	r4, [r0, #52]	; 0x34
   181ee:	dcc6      	bgt.n	1817e <ecvtbuf+0x1e>
   181f0:	1c53      	adds	r3, r2, #1
   181f2:	6b41      	ldr	r1, [r0, #52]	; 0x34
   181f4:	461a      	mov	r2, r3
   181f6:	9307      	str	r3, [sp, #28]
   181f8:	f001 fb22 	bl	19840 <_realloc_r>
   181fc:	9b07      	ldr	r3, [sp, #28]
   181fe:	4604      	mov	r4, r0
   18200:	2800      	cmp	r0, #0
   18202:	d0e7      	beq.n	181d4 <ecvtbuf+0x74>
   18204:	6838      	ldr	r0, [r7, #0]
   18206:	6303      	str	r3, [r0, #48]	; 0x30
   18208:	6344      	str	r4, [r0, #52]	; 0x34
   1820a:	e7b8      	b.n	1817e <ecvtbuf+0x1e>
   1820c:	4621      	mov	r1, r4
   1820e:	2300      	movs	r3, #0
   18210:	e7d1      	b.n	181b6 <ecvtbuf+0x56>
   18212:	bf00      	nop

00018214 <fcvtbuf>:
   18214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18218:	b08b      	sub	sp, #44	; 0x2c
   1821a:	4614      	mov	r4, r2
   1821c:	461e      	mov	r6, r3
   1821e:	9d15      	ldr	r5, [sp, #84]	; 0x54
   18220:	4680      	mov	r8, r0
   18222:	4689      	mov	r9, r1
   18224:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50
   18228:	2d00      	cmp	r5, #0
   1822a:	d04e      	beq.n	182ca <fcvtbuf+0xb6>
   1822c:	f240 03dc 	movw	r3, #220	; 0xdc
   18230:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18234:	681f      	ldr	r7, [r3, #0]
   18236:	f240 0300 	movw	r3, #0
   1823a:	4640      	mov	r0, r8
   1823c:	4649      	mov	r1, r9
   1823e:	2200      	movs	r2, #0
   18240:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   18244:	f002 fa5c 	bl	1a700 <__aeabi_dcmplt>
   18248:	b150      	cbz	r0, 18260 <fcvtbuf+0x4c>
   1824a:	f240 0300 	movw	r3, #0
   1824e:	4640      	mov	r0, r8
   18250:	4649      	mov	r1, r9
   18252:	2200      	movs	r2, #0
   18254:	f6cb 73f0 	movt	r3, #49136	; 0xbff0
   18258:	f002 fa70 	bl	1a73c <__aeabi_dcmpgt>
   1825c:	2800      	cmp	r0, #0
   1825e:	d12d      	bne.n	182bc <fcvtbuf+0xa8>
   18260:	4638      	mov	r0, r7
   18262:	4642      	mov	r2, r8
   18264:	464b      	mov	r3, r9
   18266:	2103      	movs	r1, #3
   18268:	f8cd a00c 	str.w	sl, [sp, #12]
   1826c:	9100      	str	r1, [sp, #0]
   1826e:	a909      	add	r1, sp, #36	; 0x24
   18270:	9401      	str	r4, [sp, #4]
   18272:	9104      	str	r1, [sp, #16]
   18274:	9602      	str	r6, [sp, #8]
   18276:	f7fe fe8b 	bl	16f90 <_dtoa_r>
   1827a:	6831      	ldr	r1, [r6, #0]
   1827c:	462a      	mov	r2, r5
   1827e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18280:	4249      	negs	r1, r1
   18282:	4298      	cmp	r0, r3
   18284:	d207      	bcs.n	18296 <fcvtbuf+0x82>
   18286:	f810 3b01 	ldrb.w	r3, [r0], #1
   1828a:	3101      	adds	r1, #1
   1828c:	f802 3b01 	strb.w	r3, [r2], #1
   18290:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18292:	4283      	cmp	r3, r0
   18294:	d8f7      	bhi.n	18286 <fcvtbuf+0x72>
   18296:	428c      	cmp	r4, r1
   18298:	dd0a      	ble.n	182b0 <fcvtbuf+0x9c>
   1829a:	2300      	movs	r3, #0
   1829c:	f04f 0c30 	mov.w	ip, #48	; 0x30
   182a0:	f802 c003 	strb.w	ip, [r2, r3]
   182a4:	3301      	adds	r3, #1
   182a6:	1858      	adds	r0, r3, r1
   182a8:	4284      	cmp	r4, r0
   182aa:	dcf9      	bgt.n	182a0 <fcvtbuf+0x8c>
   182ac:	1a64      	subs	r4, r4, r1
   182ae:	1912      	adds	r2, r2, r4
   182b0:	2300      	movs	r3, #0
   182b2:	7013      	strb	r3, [r2, #0]
   182b4:	4628      	mov	r0, r5
   182b6:	b00b      	add	sp, #44	; 0x2c
   182b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   182bc:	4638      	mov	r0, r7
   182be:	4642      	mov	r2, r8
   182c0:	464b      	mov	r3, r9
   182c2:	f8cd a00c 	str.w	sl, [sp, #12]
   182c6:	2102      	movs	r1, #2
   182c8:	e7d0      	b.n	1826c <fcvtbuf+0x58>
   182ca:	f240 03dc 	movw	r3, #220	; 0xdc
   182ce:	3223      	adds	r2, #35	; 0x23
   182d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   182d4:	681f      	ldr	r7, [r3, #0]
   182d6:	6b39      	ldr	r1, [r7, #48]	; 0x30
   182d8:	4291      	cmp	r1, r2
   182da:	bfc8      	it	gt
   182dc:	6b7d      	ldrgt	r5, [r7, #52]	; 0x34
   182de:	dcaa      	bgt.n	18236 <fcvtbuf+0x22>
   182e0:	f104 0b24 	add.w	fp, r4, #36	; 0x24
   182e4:	4638      	mov	r0, r7
   182e6:	465a      	mov	r2, fp
   182e8:	6b79      	ldr	r1, [r7, #52]	; 0x34
   182ea:	9307      	str	r3, [sp, #28]
   182ec:	f001 faa8 	bl	19840 <_realloc_r>
   182f0:	9b07      	ldr	r3, [sp, #28]
   182f2:	4605      	mov	r5, r0
   182f4:	2800      	cmp	r0, #0
   182f6:	d0dd      	beq.n	182b4 <fcvtbuf+0xa0>
   182f8:	681f      	ldr	r7, [r3, #0]
   182fa:	f8c7 b030 	str.w	fp, [r7, #48]	; 0x30
   182fe:	6378      	str	r0, [r7, #52]	; 0x34
   18300:	e799      	b.n	18236 <fcvtbuf+0x22>
   18302:	bf00      	nop

00018304 <_dcvt>:
   18304:	b5f0      	push	{r4, r5, r6, r7, lr}
   18306:	b08b      	sub	sp, #44	; 0x2c
   18308:	460d      	mov	r5, r1
   1830a:	f89d 6048 	ldrb.w	r6, [sp, #72]	; 0x48
   1830e:	9c10      	ldr	r4, [sp, #64]	; 0x40
   18310:	f1a6 0145 	sub.w	r1, r6, #69	; 0x45
   18314:	9f13      	ldr	r7, [sp, #76]	; 0x4c
   18316:	2922      	cmp	r1, #34	; 0x22
   18318:	d86f      	bhi.n	183fa <_dcvt+0xf6>
   1831a:	e8df f011 	tbh	[pc, r1, lsl #1]
   1831e:	00b1      	.short	0x00b1
   18320:	0071007b 	.word	0x0071007b
   18324:	006e006e 	.word	0x006e006e
   18328:	006e006e 	.word	0x006e006e
   1832c:	006e006e 	.word	0x006e006e
   18330:	006e006e 	.word	0x006e006e
   18334:	006e006e 	.word	0x006e006e
   18338:	006e006e 	.word	0x006e006e
   1833c:	006e006e 	.word	0x006e006e
   18340:	006e006e 	.word	0x006e006e
   18344:	006e006e 	.word	0x006e006e
   18348:	006e006e 	.word	0x006e006e
   1834c:	006e006e 	.word	0x006e006e
   18350:	006e006e 	.word	0x006e006e
   18354:	006e006e 	.word	0x006e006e
   18358:	006e006e 	.word	0x006e006e
   1835c:	00b1006e 	.word	0x00b1006e
   18360:	0071007b 	.word	0x0071007b
   18364:	4601      	mov	r1, r0
   18366:	462b      	mov	r3, r5
   18368:	2f00      	cmp	r7, #0
   1836a:	f000 8090 	beq.w	1848e <_dcvt+0x18a>
   1836e:	4288      	cmp	r0, r1
   18370:	461a      	mov	r2, r3
   18372:	f000 8090 	beq.w	18496 <_dcvt+0x192>
   18376:	4613      	mov	r3, r2
   18378:	202e      	movs	r0, #46	; 0x2e
   1837a:	2c00      	cmp	r4, #0
   1837c:	bfd4      	ite	le
   1837e:	f04f 0c00 	movle.w	ip, #0
   18382:	f04f 0c01 	movgt.w	ip, #1
   18386:	f803 0b01 	strb.w	r0, [r3], #1
   1838a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1838c:	ea1c 70d0 	ands.w	r0, ip, r0, lsr #31
   18390:	d012      	beq.n	183b8 <_dcvt+0xb4>
   18392:	3202      	adds	r2, #2
   18394:	2630      	movs	r6, #48	; 0x30
   18396:	f802 6c01 	strb.w	r6, [r2, #-1]
   1839a:	3c01      	subs	r4, #1
   1839c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1839e:	2c00      	cmp	r4, #0
   183a0:	bfd4      	ite	le
   183a2:	f04f 0c00 	movle.w	ip, #0
   183a6:	f04f 0c01 	movgt.w	ip, #1
   183aa:	4613      	mov	r3, r2
   183ac:	3201      	adds	r2, #1
   183ae:	3001      	adds	r0, #1
   183b0:	9009      	str	r0, [sp, #36]	; 0x24
   183b2:	ea1c 70d0 	ands.w	r0, ip, r0, lsr #31
   183b6:	d1ee      	bne.n	18396 <_dcvt+0x92>
   183b8:	780a      	ldrb	r2, [r1, #0]
   183ba:	2a00      	cmp	r2, #0
   183bc:	bf0c      	ite	eq
   183be:	2000      	moveq	r0, #0
   183c0:	f00c 0001 	andne.w	r0, ip, #1
   183c4:	b170      	cbz	r0, 183e4 <_dcvt+0xe0>
   183c6:	f803 2b01 	strb.w	r2, [r3], #1
   183ca:	3c01      	subs	r4, #1
   183cc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   183d0:	1e10      	subs	r0, r2, #0
   183d2:	bf18      	it	ne
   183d4:	2001      	movne	r0, #1
   183d6:	2c00      	cmp	r4, #0
   183d8:	bfd4      	ite	le
   183da:	2000      	movle	r0, #0
   183dc:	f000 0001 	andgt.w	r0, r0, #1
   183e0:	2800      	cmp	r0, #0
   183e2:	d1f0      	bne.n	183c6 <_dcvt+0xc2>
   183e4:	2c00      	cmp	r4, #0
   183e6:	dd06      	ble.n	183f6 <_dcvt+0xf2>
   183e8:	2200      	movs	r2, #0
   183ea:	2130      	movs	r1, #48	; 0x30
   183ec:	5499      	strb	r1, [r3, r2]
   183ee:	3201      	adds	r2, #1
   183f0:	42a2      	cmp	r2, r4
   183f2:	d1fb      	bne.n	183ec <_dcvt+0xe8>
   183f4:	189b      	adds	r3, r3, r2
   183f6:	2200      	movs	r2, #0
   183f8:	701a      	strb	r2, [r3, #0]
   183fa:	4628      	mov	r0, r5
   183fc:	b00b      	add	sp, #44	; 0x2c
   183fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18400:	2c00      	cmp	r4, #0
   18402:	bf08      	it	eq
   18404:	2401      	moveq	r4, #1
   18406:	9602      	str	r6, [sp, #8]
   18408:	9703      	str	r7, [sp, #12]
   1840a:	9400      	str	r4, [sp, #0]
   1840c:	9501      	str	r5, [sp, #4]
   1840e:	f7ff fda3 	bl	17f58 <_gcvt>
   18412:	e7f2      	b.n	183fa <_dcvt+0xf6>
   18414:	2103      	movs	r1, #3
   18416:	9401      	str	r4, [sp, #4]
   18418:	9100      	str	r1, [sp, #0]
   1841a:	a909      	add	r1, sp, #36	; 0x24
   1841c:	9102      	str	r1, [sp, #8]
   1841e:	a908      	add	r1, sp, #32
   18420:	9103      	str	r1, [sp, #12]
   18422:	a907      	add	r1, sp, #28
   18424:	9104      	str	r1, [sp, #16]
   18426:	f7fe fdb3 	bl	16f90 <_dtoa_r>
   1842a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1842c:	f242 730f 	movw	r3, #9999	; 0x270f
   18430:	2c00      	cmp	r4, #0
   18432:	bf18      	it	ne
   18434:	2701      	movne	r7, #1
   18436:	429a      	cmp	r2, r3
   18438:	d031      	beq.n	1849e <_dcvt+0x19a>
   1843a:	7806      	ldrb	r6, [r0, #0]
   1843c:	2e00      	cmp	r6, #0
   1843e:	d033      	beq.n	184a8 <_dcvt+0x1a4>
   18440:	2a00      	cmp	r2, #0
   18442:	bfc4      	itt	gt
   18444:	462b      	movgt	r3, r5
   18446:	4601      	movgt	r1, r0
   18448:	dc02      	bgt.n	18450 <_dcvt+0x14c>
   1844a:	e78b      	b.n	18364 <_dcvt+0x60>
   1844c:	2a00      	cmp	r2, #0
   1844e:	dd8b      	ble.n	18368 <_dcvt+0x64>
   18450:	f803 6b01 	strb.w	r6, [r3], #1
   18454:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18456:	3a01      	subs	r2, #1
   18458:	9209      	str	r2, [sp, #36]	; 0x24
   1845a:	f811 6f01 	ldrb.w	r6, [r1, #1]!
   1845e:	2e00      	cmp	r6, #0
   18460:	d1f4      	bne.n	1844c <_dcvt+0x148>
   18462:	2a00      	cmp	r2, #0
   18464:	dd80      	ble.n	18368 <_dcvt+0x64>
   18466:	f04f 0c30 	mov.w	ip, #48	; 0x30
   1846a:	f803 cb01 	strb.w	ip, [r3], #1
   1846e:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18470:	3a01      	subs	r2, #1
   18472:	9209      	str	r2, [sp, #36]	; 0x24
   18474:	2a00      	cmp	r2, #0
   18476:	dcf8      	bgt.n	1846a <_dcvt+0x166>
   18478:	2f00      	cmp	r7, #0
   1847a:	f47f af78 	bne.w	1836e <_dcvt+0x6a>
   1847e:	e006      	b.n	1848e <_dcvt+0x18a>
   18480:	4629      	mov	r1, r5
   18482:	9400      	str	r4, [sp, #0]
   18484:	9601      	str	r6, [sp, #4]
   18486:	9702      	str	r7, [sp, #8]
   18488:	f7ff fcce 	bl	17e28 <print_e>
   1848c:	e7b5      	b.n	183fa <_dcvt+0xf6>
   1848e:	780a      	ldrb	r2, [r1, #0]
   18490:	2a00      	cmp	r2, #0
   18492:	d0b0      	beq.n	183f6 <_dcvt+0xf2>
   18494:	e76b      	b.n	1836e <_dcvt+0x6a>
   18496:	2330      	movs	r3, #48	; 0x30
   18498:	f802 3b01 	strb.w	r3, [r2], #1
   1849c:	e76b      	b.n	18376 <_dcvt+0x72>
   1849e:	4601      	mov	r1, r0
   184a0:	4628      	mov	r0, r5
   184a2:	f7fc fe37 	bl	15114 <strcpy>
   184a6:	e7a8      	b.n	183fa <_dcvt+0xf6>
   184a8:	4601      	mov	r1, r0
   184aa:	462b      	mov	r3, r5
   184ac:	e7d9      	b.n	18462 <_dcvt+0x15e>
   184ae:	bf00      	nop

000184b0 <_malloc_trim_r>:
   184b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   184b2:	f240 14e0 	movw	r4, #480	; 0x1e0
   184b6:	f2c2 0400 	movt	r4, #8192	; 0x2000
   184ba:	460f      	mov	r7, r1
   184bc:	4605      	mov	r5, r0
   184be:	f000 fd0f 	bl	18ee0 <__malloc_lock>
   184c2:	68a3      	ldr	r3, [r4, #8]
   184c4:	685e      	ldr	r6, [r3, #4]
   184c6:	f026 0603 	bic.w	r6, r6, #3
   184ca:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
   184ce:	330f      	adds	r3, #15
   184d0:	1bdf      	subs	r7, r3, r7
   184d2:	0b3f      	lsrs	r7, r7, #12
   184d4:	3f01      	subs	r7, #1
   184d6:	033f      	lsls	r7, r7, #12
   184d8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   184dc:	db07      	blt.n	184ee <_malloc_trim_r+0x3e>
   184de:	2100      	movs	r1, #0
   184e0:	4628      	mov	r0, r5
   184e2:	f001 fba7 	bl	19c34 <_sbrk_r>
   184e6:	68a3      	ldr	r3, [r4, #8]
   184e8:	18f3      	adds	r3, r6, r3
   184ea:	4283      	cmp	r3, r0
   184ec:	d004      	beq.n	184f8 <_malloc_trim_r+0x48>
   184ee:	4628      	mov	r0, r5
   184f0:	f000 fcf8 	bl	18ee4 <__malloc_unlock>
   184f4:	2000      	movs	r0, #0
   184f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   184f8:	4279      	negs	r1, r7
   184fa:	4628      	mov	r0, r5
   184fc:	f001 fb9a 	bl	19c34 <_sbrk_r>
   18500:	f1b0 3fff 	cmp.w	r0, #4294967295
   18504:	d010      	beq.n	18528 <_malloc_trim_r+0x78>
   18506:	68a2      	ldr	r2, [r4, #8]
   18508:	f64a 1320 	movw	r3, #43296	; 0xa920
   1850c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18510:	1bf6      	subs	r6, r6, r7
   18512:	f046 0601 	orr.w	r6, r6, #1
   18516:	4628      	mov	r0, r5
   18518:	6056      	str	r6, [r2, #4]
   1851a:	681a      	ldr	r2, [r3, #0]
   1851c:	1bd7      	subs	r7, r2, r7
   1851e:	601f      	str	r7, [r3, #0]
   18520:	f000 fce0 	bl	18ee4 <__malloc_unlock>
   18524:	2001      	movs	r0, #1
   18526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18528:	2100      	movs	r1, #0
   1852a:	4628      	mov	r0, r5
   1852c:	f001 fb82 	bl	19c34 <_sbrk_r>
   18530:	68a3      	ldr	r3, [r4, #8]
   18532:	1ac2      	subs	r2, r0, r3
   18534:	2a0f      	cmp	r2, #15
   18536:	ddda      	ble.n	184ee <_malloc_trim_r+0x3e>
   18538:	f240 54e8 	movw	r4, #1512	; 0x5e8
   1853c:	f64a 1120 	movw	r1, #43296	; 0xa920
   18540:	f2c2 0400 	movt	r4, #8192	; 0x2000
   18544:	f2c2 0100 	movt	r1, #8192	; 0x2000
   18548:	f042 0201 	orr.w	r2, r2, #1
   1854c:	6824      	ldr	r4, [r4, #0]
   1854e:	1b00      	subs	r0, r0, r4
   18550:	6008      	str	r0, [r1, #0]
   18552:	605a      	str	r2, [r3, #4]
   18554:	e7cb      	b.n	184ee <_malloc_trim_r+0x3e>
   18556:	bf00      	nop

00018558 <_free_r>:
   18558:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1855c:	4605      	mov	r5, r0
   1855e:	460c      	mov	r4, r1
   18560:	2900      	cmp	r1, #0
   18562:	f000 8088 	beq.w	18676 <_free_r+0x11e>
   18566:	f000 fcbb 	bl	18ee0 <__malloc_lock>
   1856a:	f1a4 0208 	sub.w	r2, r4, #8
   1856e:	f240 10e0 	movw	r0, #480	; 0x1e0
   18572:	6856      	ldr	r6, [r2, #4]
   18574:	f2c2 0000 	movt	r0, #8192	; 0x2000
   18578:	f026 0301 	bic.w	r3, r6, #1
   1857c:	f8d0 c008 	ldr.w	ip, [r0, #8]
   18580:	18d1      	adds	r1, r2, r3
   18582:	458c      	cmp	ip, r1
   18584:	684f      	ldr	r7, [r1, #4]
   18586:	f027 0703 	bic.w	r7, r7, #3
   1858a:	f000 8095 	beq.w	186b8 <_free_r+0x160>
   1858e:	f016 0601 	ands.w	r6, r6, #1
   18592:	604f      	str	r7, [r1, #4]
   18594:	d05f      	beq.n	18656 <_free_r+0xfe>
   18596:	2600      	movs	r6, #0
   18598:	19cc      	adds	r4, r1, r7
   1859a:	6864      	ldr	r4, [r4, #4]
   1859c:	f014 0f01 	tst.w	r4, #1
   185a0:	d106      	bne.n	185b0 <_free_r+0x58>
   185a2:	19db      	adds	r3, r3, r7
   185a4:	2e00      	cmp	r6, #0
   185a6:	d07a      	beq.n	1869e <_free_r+0x146>
   185a8:	688c      	ldr	r4, [r1, #8]
   185aa:	68c9      	ldr	r1, [r1, #12]
   185ac:	608c      	str	r4, [r1, #8]
   185ae:	60e1      	str	r1, [r4, #12]
   185b0:	f043 0101 	orr.w	r1, r3, #1
   185b4:	50d3      	str	r3, [r2, r3]
   185b6:	6051      	str	r1, [r2, #4]
   185b8:	2e00      	cmp	r6, #0
   185ba:	d147      	bne.n	1864c <_free_r+0xf4>
   185bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   185c0:	d35b      	bcc.n	1867a <_free_r+0x122>
   185c2:	0a59      	lsrs	r1, r3, #9
   185c4:	2904      	cmp	r1, #4
   185c6:	bf9e      	ittt	ls
   185c8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
   185cc:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
   185d0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   185d4:	d928      	bls.n	18628 <_free_r+0xd0>
   185d6:	2914      	cmp	r1, #20
   185d8:	bf9c      	itt	ls
   185da:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
   185de:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   185e2:	d921      	bls.n	18628 <_free_r+0xd0>
   185e4:	2954      	cmp	r1, #84	; 0x54
   185e6:	bf9e      	ittt	ls
   185e8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
   185ec:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
   185f0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   185f4:	d918      	bls.n	18628 <_free_r+0xd0>
   185f6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
   185fa:	bf9e      	ittt	ls
   185fc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
   18600:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
   18604:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18608:	d90e      	bls.n	18628 <_free_r+0xd0>
   1860a:	f240 5c54 	movw	ip, #1364	; 0x554
   1860e:	4561      	cmp	r1, ip
   18610:	bf95      	itete	ls
   18612:	ea4f 4c93 	movls.w	ip, r3, lsr #18
   18616:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
   1861a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
   1861e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
   18622:	bf98      	it	ls
   18624:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18628:	1904      	adds	r4, r0, r4
   1862a:	68a1      	ldr	r1, [r4, #8]
   1862c:	42a1      	cmp	r1, r4
   1862e:	d103      	bne.n	18638 <_free_r+0xe0>
   18630:	e064      	b.n	186fc <_free_r+0x1a4>
   18632:	6889      	ldr	r1, [r1, #8]
   18634:	428c      	cmp	r4, r1
   18636:	d004      	beq.n	18642 <_free_r+0xea>
   18638:	6848      	ldr	r0, [r1, #4]
   1863a:	f020 0003 	bic.w	r0, r0, #3
   1863e:	4283      	cmp	r3, r0
   18640:	d3f7      	bcc.n	18632 <_free_r+0xda>
   18642:	68cb      	ldr	r3, [r1, #12]
   18644:	60d3      	str	r3, [r2, #12]
   18646:	6091      	str	r1, [r2, #8]
   18648:	60ca      	str	r2, [r1, #12]
   1864a:	609a      	str	r2, [r3, #8]
   1864c:	4628      	mov	r0, r5
   1864e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   18652:	f000 bc47 	b.w	18ee4 <__malloc_unlock>
   18656:	f854 4c08 	ldr.w	r4, [r4, #-8]
   1865a:	f100 0c08 	add.w	ip, r0, #8
   1865e:	1b12      	subs	r2, r2, r4
   18660:	191b      	adds	r3, r3, r4
   18662:	6894      	ldr	r4, [r2, #8]
   18664:	4564      	cmp	r4, ip
   18666:	d047      	beq.n	186f8 <_free_r+0x1a0>
   18668:	f8d2 c00c 	ldr.w	ip, [r2, #12]
   1866c:	f8cc 4008 	str.w	r4, [ip, #8]
   18670:	f8c4 c00c 	str.w	ip, [r4, #12]
   18674:	e790      	b.n	18598 <_free_r+0x40>
   18676:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1867a:	08db      	lsrs	r3, r3, #3
   1867c:	f04f 0c01 	mov.w	ip, #1
   18680:	6846      	ldr	r6, [r0, #4]
   18682:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
   18686:	109b      	asrs	r3, r3, #2
   18688:	fa0c f303 	lsl.w	r3, ip, r3
   1868c:	60d1      	str	r1, [r2, #12]
   1868e:	688c      	ldr	r4, [r1, #8]
   18690:	ea46 0303 	orr.w	r3, r6, r3
   18694:	6043      	str	r3, [r0, #4]
   18696:	6094      	str	r4, [r2, #8]
   18698:	60e2      	str	r2, [r4, #12]
   1869a:	608a      	str	r2, [r1, #8]
   1869c:	e7d6      	b.n	1864c <_free_r+0xf4>
   1869e:	688c      	ldr	r4, [r1, #8]
   186a0:	4f1c      	ldr	r7, [pc, #112]	; (18714 <_free_r+0x1bc>)
   186a2:	42bc      	cmp	r4, r7
   186a4:	d181      	bne.n	185aa <_free_r+0x52>
   186a6:	50d3      	str	r3, [r2, r3]
   186a8:	f043 0301 	orr.w	r3, r3, #1
   186ac:	60e2      	str	r2, [r4, #12]
   186ae:	60a2      	str	r2, [r4, #8]
   186b0:	6053      	str	r3, [r2, #4]
   186b2:	6094      	str	r4, [r2, #8]
   186b4:	60d4      	str	r4, [r2, #12]
   186b6:	e7c9      	b.n	1864c <_free_r+0xf4>
   186b8:	18fb      	adds	r3, r7, r3
   186ba:	f016 0f01 	tst.w	r6, #1
   186be:	d107      	bne.n	186d0 <_free_r+0x178>
   186c0:	f854 1c08 	ldr.w	r1, [r4, #-8]
   186c4:	1a52      	subs	r2, r2, r1
   186c6:	185b      	adds	r3, r3, r1
   186c8:	68d4      	ldr	r4, [r2, #12]
   186ca:	6891      	ldr	r1, [r2, #8]
   186cc:	60a1      	str	r1, [r4, #8]
   186ce:	60cc      	str	r4, [r1, #12]
   186d0:	f240 51ec 	movw	r1, #1516	; 0x5ec
   186d4:	6082      	str	r2, [r0, #8]
   186d6:	f2c2 0100 	movt	r1, #8192	; 0x2000
   186da:	f043 0001 	orr.w	r0, r3, #1
   186de:	6050      	str	r0, [r2, #4]
   186e0:	680a      	ldr	r2, [r1, #0]
   186e2:	4293      	cmp	r3, r2
   186e4:	d3b2      	bcc.n	1864c <_free_r+0xf4>
   186e6:	f64a 131c 	movw	r3, #43292	; 0xa91c
   186ea:	4628      	mov	r0, r5
   186ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   186f0:	6819      	ldr	r1, [r3, #0]
   186f2:	f7ff fedd 	bl	184b0 <_malloc_trim_r>
   186f6:	e7a9      	b.n	1864c <_free_r+0xf4>
   186f8:	2601      	movs	r6, #1
   186fa:	e74d      	b.n	18598 <_free_r+0x40>
   186fc:	2601      	movs	r6, #1
   186fe:	6844      	ldr	r4, [r0, #4]
   18700:	ea4f 0cac 	mov.w	ip, ip, asr #2
   18704:	460b      	mov	r3, r1
   18706:	fa06 fc0c 	lsl.w	ip, r6, ip
   1870a:	ea44 040c 	orr.w	r4, r4, ip
   1870e:	6044      	str	r4, [r0, #4]
   18710:	e798      	b.n	18644 <_free_r+0xec>
   18712:	bf00      	nop
   18714:	200001e8 	.word	0x200001e8

00018718 <__locale_charset>:
   18718:	f247 3378 	movw	r3, #29560	; 0x7378
   1871c:	f2c0 0302 	movt	r3, #2
   18720:	6818      	ldr	r0, [r3, #0]
   18722:	4770      	bx	lr

00018724 <_localeconv_r>:
   18724:	4800      	ldr	r0, [pc, #0]	; (18728 <_localeconv_r+0x4>)
   18726:	4770      	bx	lr
   18728:	0002737c 	.word	0x0002737c

0001872c <localeconv>:
   1872c:	4800      	ldr	r0, [pc, #0]	; (18730 <localeconv+0x4>)
   1872e:	4770      	bx	lr
   18730:	0002737c 	.word	0x0002737c

00018734 <_setlocale_r>:
   18734:	b570      	push	{r4, r5, r6, lr}
   18736:	4605      	mov	r5, r0
   18738:	460e      	mov	r6, r1
   1873a:	4614      	mov	r4, r2
   1873c:	b172      	cbz	r2, 1875c <_setlocale_r+0x28>
   1873e:	f247 3100 	movw	r1, #29440	; 0x7300
   18742:	4610      	mov	r0, r2
   18744:	f2c0 0102 	movt	r1, #2
   18748:	f001 fa88 	bl	19c5c <strcmp>
   1874c:	b958      	cbnz	r0, 18766 <_setlocale_r+0x32>
   1874e:	f247 3000 	movw	r0, #29440	; 0x7300
   18752:	622c      	str	r4, [r5, #32]
   18754:	f2c0 0002 	movt	r0, #2
   18758:	61ee      	str	r6, [r5, #28]
   1875a:	bd70      	pop	{r4, r5, r6, pc}
   1875c:	f247 3000 	movw	r0, #29440	; 0x7300
   18760:	f2c0 0002 	movt	r0, #2
   18764:	bd70      	pop	{r4, r5, r6, pc}
   18766:	f247 3134 	movw	r1, #29492	; 0x7334
   1876a:	4620      	mov	r0, r4
   1876c:	f2c0 0102 	movt	r1, #2
   18770:	f001 fa74 	bl	19c5c <strcmp>
   18774:	2800      	cmp	r0, #0
   18776:	d0ea      	beq.n	1874e <_setlocale_r+0x1a>
   18778:	2000      	movs	r0, #0
   1877a:	bd70      	pop	{r4, r5, r6, pc}

0001877c <setlocale>:
   1877c:	f240 03dc 	movw	r3, #220	; 0xdc
   18780:	460a      	mov	r2, r1
   18782:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18786:	4601      	mov	r1, r0
   18788:	6818      	ldr	r0, [r3, #0]
   1878a:	e7d3      	b.n	18734 <_setlocale_r>

0001878c <free>:
   1878c:	f240 03dc 	movw	r3, #220	; 0xdc
   18790:	4601      	mov	r1, r0
   18792:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18796:	6818      	ldr	r0, [r3, #0]
   18798:	f7ff bede 	b.w	18558 <_free_r>

0001879c <malloc>:
   1879c:	f240 03dc 	movw	r3, #220	; 0xdc
   187a0:	4601      	mov	r1, r0
   187a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   187a6:	6818      	ldr	r0, [r3, #0]
   187a8:	f000 b800 	b.w	187ac <_malloc_r>

000187ac <_malloc_r>:
   187ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   187b0:	f101 040b 	add.w	r4, r1, #11
   187b4:	2c16      	cmp	r4, #22
   187b6:	b083      	sub	sp, #12
   187b8:	4606      	mov	r6, r0
   187ba:	d82f      	bhi.n	1881c <_malloc_r+0x70>
   187bc:	2300      	movs	r3, #0
   187be:	2410      	movs	r4, #16
   187c0:	428c      	cmp	r4, r1
   187c2:	bf2c      	ite	cs
   187c4:	4619      	movcs	r1, r3
   187c6:	f043 0101 	orrcc.w	r1, r3, #1
   187ca:	2900      	cmp	r1, #0
   187cc:	d130      	bne.n	18830 <_malloc_r+0x84>
   187ce:	4630      	mov	r0, r6
   187d0:	f000 fb86 	bl	18ee0 <__malloc_lock>
   187d4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
   187d8:	d22e      	bcs.n	18838 <_malloc_r+0x8c>
   187da:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
   187de:	f240 15e0 	movw	r5, #480	; 0x1e0
   187e2:	f2c2 0500 	movt	r5, #8192	; 0x2000
   187e6:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
   187ea:	68d3      	ldr	r3, [r2, #12]
   187ec:	4293      	cmp	r3, r2
   187ee:	f000 8206 	beq.w	18bfe <_malloc_r+0x452>
   187f2:	685a      	ldr	r2, [r3, #4]
   187f4:	f103 0508 	add.w	r5, r3, #8
   187f8:	68d9      	ldr	r1, [r3, #12]
   187fa:	4630      	mov	r0, r6
   187fc:	f022 0c03 	bic.w	ip, r2, #3
   18800:	689a      	ldr	r2, [r3, #8]
   18802:	4463      	add	r3, ip
   18804:	685c      	ldr	r4, [r3, #4]
   18806:	608a      	str	r2, [r1, #8]
   18808:	f044 0401 	orr.w	r4, r4, #1
   1880c:	60d1      	str	r1, [r2, #12]
   1880e:	605c      	str	r4, [r3, #4]
   18810:	f000 fb68 	bl	18ee4 <__malloc_unlock>
   18814:	4628      	mov	r0, r5
   18816:	b003      	add	sp, #12
   18818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1881c:	f024 0407 	bic.w	r4, r4, #7
   18820:	0fe3      	lsrs	r3, r4, #31
   18822:	428c      	cmp	r4, r1
   18824:	bf2c      	ite	cs
   18826:	4619      	movcs	r1, r3
   18828:	f043 0101 	orrcc.w	r1, r3, #1
   1882c:	2900      	cmp	r1, #0
   1882e:	d0ce      	beq.n	187ce <_malloc_r+0x22>
   18830:	230c      	movs	r3, #12
   18832:	2500      	movs	r5, #0
   18834:	6033      	str	r3, [r6, #0]
   18836:	e7ed      	b.n	18814 <_malloc_r+0x68>
   18838:	ea5f 2e54 	movs.w	lr, r4, lsr #9
   1883c:	bf04      	itt	eq
   1883e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
   18842:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
   18846:	f040 8090 	bne.w	1896a <_malloc_r+0x1be>
   1884a:	f240 15e0 	movw	r5, #480	; 0x1e0
   1884e:	f2c2 0500 	movt	r5, #8192	; 0x2000
   18852:	1828      	adds	r0, r5, r0
   18854:	68c3      	ldr	r3, [r0, #12]
   18856:	4298      	cmp	r0, r3
   18858:	d106      	bne.n	18868 <_malloc_r+0xbc>
   1885a:	e00d      	b.n	18878 <_malloc_r+0xcc>
   1885c:	2a00      	cmp	r2, #0
   1885e:	f280 816f 	bge.w	18b40 <_malloc_r+0x394>
   18862:	68db      	ldr	r3, [r3, #12]
   18864:	4298      	cmp	r0, r3
   18866:	d007      	beq.n	18878 <_malloc_r+0xcc>
   18868:	6859      	ldr	r1, [r3, #4]
   1886a:	f021 0103 	bic.w	r1, r1, #3
   1886e:	1b0a      	subs	r2, r1, r4
   18870:	2a0f      	cmp	r2, #15
   18872:	ddf3      	ble.n	1885c <_malloc_r+0xb0>
   18874:	f10e 3eff 	add.w	lr, lr, #4294967295
   18878:	f10e 0e01 	add.w	lr, lr, #1
   1887c:	f240 17e0 	movw	r7, #480	; 0x1e0
   18880:	f2c2 0700 	movt	r7, #8192	; 0x2000
   18884:	f107 0108 	add.w	r1, r7, #8
   18888:	688b      	ldr	r3, [r1, #8]
   1888a:	4299      	cmp	r1, r3
   1888c:	bf08      	it	eq
   1888e:	687a      	ldreq	r2, [r7, #4]
   18890:	d026      	beq.n	188e0 <_malloc_r+0x134>
   18892:	685a      	ldr	r2, [r3, #4]
   18894:	f022 0c03 	bic.w	ip, r2, #3
   18898:	ebc4 020c 	rsb	r2, r4, ip
   1889c:	2a0f      	cmp	r2, #15
   1889e:	f300 8194 	bgt.w	18bca <_malloc_r+0x41e>
   188a2:	2a00      	cmp	r2, #0
   188a4:	60c9      	str	r1, [r1, #12]
   188a6:	6089      	str	r1, [r1, #8]
   188a8:	f280 8099 	bge.w	189de <_malloc_r+0x232>
   188ac:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
   188b0:	f080 8165 	bcs.w	18b7e <_malloc_r+0x3d2>
   188b4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
   188b8:	f04f 0a01 	mov.w	sl, #1
   188bc:	687a      	ldr	r2, [r7, #4]
   188be:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
   188c2:	ea4f 0cac 	mov.w	ip, ip, asr #2
   188c6:	fa0a fc0c 	lsl.w	ip, sl, ip
   188ca:	60d8      	str	r0, [r3, #12]
   188cc:	f8d0 8008 	ldr.w	r8, [r0, #8]
   188d0:	ea4c 0202 	orr.w	r2, ip, r2
   188d4:	607a      	str	r2, [r7, #4]
   188d6:	f8c3 8008 	str.w	r8, [r3, #8]
   188da:	f8c8 300c 	str.w	r3, [r8, #12]
   188de:	6083      	str	r3, [r0, #8]
   188e0:	f04f 0c01 	mov.w	ip, #1
   188e4:	ea4f 03ae 	mov.w	r3, lr, asr #2
   188e8:	fa0c fc03 	lsl.w	ip, ip, r3
   188ec:	4594      	cmp	ip, r2
   188ee:	f200 8082 	bhi.w	189f6 <_malloc_r+0x24a>
   188f2:	ea12 0f0c 	tst.w	r2, ip
   188f6:	d108      	bne.n	1890a <_malloc_r+0x15e>
   188f8:	f02e 0e03 	bic.w	lr, lr, #3
   188fc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   18900:	f10e 0e04 	add.w	lr, lr, #4
   18904:	ea12 0f0c 	tst.w	r2, ip
   18908:	d0f8      	beq.n	188fc <_malloc_r+0x150>
   1890a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
   1890e:	46f2      	mov	sl, lr
   18910:	46c8      	mov	r8, r9
   18912:	f8d8 300c 	ldr.w	r3, [r8, #12]
   18916:	4598      	cmp	r8, r3
   18918:	d107      	bne.n	1892a <_malloc_r+0x17e>
   1891a:	e168      	b.n	18bee <_malloc_r+0x442>
   1891c:	2a00      	cmp	r2, #0
   1891e:	f280 8178 	bge.w	18c12 <_malloc_r+0x466>
   18922:	68db      	ldr	r3, [r3, #12]
   18924:	4598      	cmp	r8, r3
   18926:	f000 8162 	beq.w	18bee <_malloc_r+0x442>
   1892a:	6858      	ldr	r0, [r3, #4]
   1892c:	f020 0003 	bic.w	r0, r0, #3
   18930:	1b02      	subs	r2, r0, r4
   18932:	2a0f      	cmp	r2, #15
   18934:	ddf2      	ble.n	1891c <_malloc_r+0x170>
   18936:	461d      	mov	r5, r3
   18938:	191f      	adds	r7, r3, r4
   1893a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
   1893e:	f044 0e01 	orr.w	lr, r4, #1
   18942:	f855 4f08 	ldr.w	r4, [r5, #8]!
   18946:	4630      	mov	r0, r6
   18948:	50ba      	str	r2, [r7, r2]
   1894a:	f042 0201 	orr.w	r2, r2, #1
   1894e:	f8c3 e004 	str.w	lr, [r3, #4]
   18952:	f8cc 4008 	str.w	r4, [ip, #8]
   18956:	f8c4 c00c 	str.w	ip, [r4, #12]
   1895a:	608f      	str	r7, [r1, #8]
   1895c:	60cf      	str	r7, [r1, #12]
   1895e:	607a      	str	r2, [r7, #4]
   18960:	60b9      	str	r1, [r7, #8]
   18962:	60f9      	str	r1, [r7, #12]
   18964:	f000 fabe 	bl	18ee4 <__malloc_unlock>
   18968:	e754      	b.n	18814 <_malloc_r+0x68>
   1896a:	f1be 0f04 	cmp.w	lr, #4
   1896e:	bf9e      	ittt	ls
   18970:	ea4f 1e94 	movls.w	lr, r4, lsr #6
   18974:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
   18978:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   1897c:	f67f af65 	bls.w	1884a <_malloc_r+0x9e>
   18980:	f1be 0f14 	cmp.w	lr, #20
   18984:	bf9c      	itt	ls
   18986:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
   1898a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   1898e:	f67f af5c 	bls.w	1884a <_malloc_r+0x9e>
   18992:	f1be 0f54 	cmp.w	lr, #84	; 0x54
   18996:	bf9e      	ittt	ls
   18998:	ea4f 3e14 	movls.w	lr, r4, lsr #12
   1899c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
   189a0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   189a4:	f67f af51 	bls.w	1884a <_malloc_r+0x9e>
   189a8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
   189ac:	bf9e      	ittt	ls
   189ae:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
   189b2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
   189b6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   189ba:	f67f af46 	bls.w	1884a <_malloc_r+0x9e>
   189be:	f240 5354 	movw	r3, #1364	; 0x554
   189c2:	459e      	cmp	lr, r3
   189c4:	bf95      	itete	ls
   189c6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
   189ca:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
   189ce:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
   189d2:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
   189d6:	bf98      	it	ls
   189d8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   189dc:	e735      	b.n	1884a <_malloc_r+0x9e>
   189de:	eb03 020c 	add.w	r2, r3, ip
   189e2:	f103 0508 	add.w	r5, r3, #8
   189e6:	4630      	mov	r0, r6
   189e8:	6853      	ldr	r3, [r2, #4]
   189ea:	f043 0301 	orr.w	r3, r3, #1
   189ee:	6053      	str	r3, [r2, #4]
   189f0:	f000 fa78 	bl	18ee4 <__malloc_unlock>
   189f4:	e70e      	b.n	18814 <_malloc_r+0x68>
   189f6:	f8d7 8008 	ldr.w	r8, [r7, #8]
   189fa:	f8d8 3004 	ldr.w	r3, [r8, #4]
   189fe:	f023 0903 	bic.w	r9, r3, #3
   18a02:	ebc4 0209 	rsb	r2, r4, r9
   18a06:	454c      	cmp	r4, r9
   18a08:	bf94      	ite	ls
   18a0a:	2300      	movls	r3, #0
   18a0c:	2301      	movhi	r3, #1
   18a0e:	2a0f      	cmp	r2, #15
   18a10:	bfd8      	it	le
   18a12:	f043 0301 	orrle.w	r3, r3, #1
   18a16:	2b00      	cmp	r3, #0
   18a18:	f000 80a1 	beq.w	18b5e <_malloc_r+0x3b2>
   18a1c:	f64a 1b1c 	movw	fp, #43292	; 0xa91c
   18a20:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
   18a24:	f2c2 0b00 	movt	fp, #8192	; 0x2000
   18a28:	f8db 3000 	ldr.w	r3, [fp]
   18a2c:	3310      	adds	r3, #16
   18a2e:	191b      	adds	r3, r3, r4
   18a30:	f1b2 3fff 	cmp.w	r2, #4294967295
   18a34:	d006      	beq.n	18a44 <_malloc_r+0x298>
   18a36:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
   18a3a:	331f      	adds	r3, #31
   18a3c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
   18a40:	f023 031f 	bic.w	r3, r3, #31
   18a44:	4619      	mov	r1, r3
   18a46:	4630      	mov	r0, r6
   18a48:	9301      	str	r3, [sp, #4]
   18a4a:	f001 f8f3 	bl	19c34 <_sbrk_r>
   18a4e:	9b01      	ldr	r3, [sp, #4]
   18a50:	f1b0 3fff 	cmp.w	r0, #4294967295
   18a54:	4682      	mov	sl, r0
   18a56:	f000 80f4 	beq.w	18c42 <_malloc_r+0x496>
   18a5a:	eb08 0109 	add.w	r1, r8, r9
   18a5e:	4281      	cmp	r1, r0
   18a60:	f200 80ec 	bhi.w	18c3c <_malloc_r+0x490>
   18a64:	f8db 2004 	ldr.w	r2, [fp, #4]
   18a68:	189a      	adds	r2, r3, r2
   18a6a:	4551      	cmp	r1, sl
   18a6c:	f8cb 2004 	str.w	r2, [fp, #4]
   18a70:	f000 8145 	beq.w	18cfe <_malloc_r+0x552>
   18a74:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
   18a78:	f240 10e0 	movw	r0, #480	; 0x1e0
   18a7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   18a80:	f1b5 3fff 	cmp.w	r5, #4294967295
   18a84:	bf08      	it	eq
   18a86:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
   18a8a:	d003      	beq.n	18a94 <_malloc_r+0x2e8>
   18a8c:	4452      	add	r2, sl
   18a8e:	1a51      	subs	r1, r2, r1
   18a90:	f8cb 1004 	str.w	r1, [fp, #4]
   18a94:	f01a 0507 	ands.w	r5, sl, #7
   18a98:	4630      	mov	r0, r6
   18a9a:	bf17      	itett	ne
   18a9c:	f1c5 0508 	rsbne	r5, r5, #8
   18aa0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
   18aa4:	44aa      	addne	sl, r5
   18aa6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
   18aaa:	4453      	add	r3, sl
   18aac:	051b      	lsls	r3, r3, #20
   18aae:	0d1b      	lsrs	r3, r3, #20
   18ab0:	1aed      	subs	r5, r5, r3
   18ab2:	4629      	mov	r1, r5
   18ab4:	f001 f8be 	bl	19c34 <_sbrk_r>
   18ab8:	f1b0 3fff 	cmp.w	r0, #4294967295
   18abc:	f000 812c 	beq.w	18d18 <_malloc_r+0x56c>
   18ac0:	ebca 0100 	rsb	r1, sl, r0
   18ac4:	1949      	adds	r1, r1, r5
   18ac6:	f041 0101 	orr.w	r1, r1, #1
   18aca:	f8db 2004 	ldr.w	r2, [fp, #4]
   18ace:	f64a 131c 	movw	r3, #43292	; 0xa91c
   18ad2:	f8c7 a008 	str.w	sl, [r7, #8]
   18ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18ada:	18aa      	adds	r2, r5, r2
   18adc:	45b8      	cmp	r8, r7
   18ade:	f8cb 2004 	str.w	r2, [fp, #4]
   18ae2:	f8ca 1004 	str.w	r1, [sl, #4]
   18ae6:	d017      	beq.n	18b18 <_malloc_r+0x36c>
   18ae8:	f1b9 0f0f 	cmp.w	r9, #15
   18aec:	f240 80df 	bls.w	18cae <_malloc_r+0x502>
   18af0:	f1a9 010c 	sub.w	r1, r9, #12
   18af4:	2505      	movs	r5, #5
   18af6:	f021 0107 	bic.w	r1, r1, #7
   18afa:	eb08 0001 	add.w	r0, r8, r1
   18afe:	290f      	cmp	r1, #15
   18b00:	6085      	str	r5, [r0, #8]
   18b02:	6045      	str	r5, [r0, #4]
   18b04:	f8d8 0004 	ldr.w	r0, [r8, #4]
   18b08:	f000 0001 	and.w	r0, r0, #1
   18b0c:	ea41 0000 	orr.w	r0, r1, r0
   18b10:	f8c8 0004 	str.w	r0, [r8, #4]
   18b14:	f200 80ac 	bhi.w	18c70 <_malloc_r+0x4c4>
   18b18:	46d0      	mov	r8, sl
   18b1a:	f64a 131c 	movw	r3, #43292	; 0xa91c
   18b1e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
   18b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18b26:	428a      	cmp	r2, r1
   18b28:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
   18b2c:	bf88      	it	hi
   18b2e:	62da      	strhi	r2, [r3, #44]	; 0x2c
   18b30:	f64a 131c 	movw	r3, #43292	; 0xa91c
   18b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18b38:	428a      	cmp	r2, r1
   18b3a:	bf88      	it	hi
   18b3c:	631a      	strhi	r2, [r3, #48]	; 0x30
   18b3e:	e082      	b.n	18c46 <_malloc_r+0x49a>
   18b40:	185c      	adds	r4, r3, r1
   18b42:	689a      	ldr	r2, [r3, #8]
   18b44:	68d9      	ldr	r1, [r3, #12]
   18b46:	4630      	mov	r0, r6
   18b48:	6866      	ldr	r6, [r4, #4]
   18b4a:	f103 0508 	add.w	r5, r3, #8
   18b4e:	608a      	str	r2, [r1, #8]
   18b50:	f046 0301 	orr.w	r3, r6, #1
   18b54:	60d1      	str	r1, [r2, #12]
   18b56:	6063      	str	r3, [r4, #4]
   18b58:	f000 f9c4 	bl	18ee4 <__malloc_unlock>
   18b5c:	e65a      	b.n	18814 <_malloc_r+0x68>
   18b5e:	eb08 0304 	add.w	r3, r8, r4
   18b62:	f042 0201 	orr.w	r2, r2, #1
   18b66:	f044 0401 	orr.w	r4, r4, #1
   18b6a:	4630      	mov	r0, r6
   18b6c:	f8c8 4004 	str.w	r4, [r8, #4]
   18b70:	f108 0508 	add.w	r5, r8, #8
   18b74:	605a      	str	r2, [r3, #4]
   18b76:	60bb      	str	r3, [r7, #8]
   18b78:	f000 f9b4 	bl	18ee4 <__malloc_unlock>
   18b7c:	e64a      	b.n	18814 <_malloc_r+0x68>
   18b7e:	ea4f 225c 	mov.w	r2, ip, lsr #9
   18b82:	2a04      	cmp	r2, #4
   18b84:	d954      	bls.n	18c30 <_malloc_r+0x484>
   18b86:	2a14      	cmp	r2, #20
   18b88:	f200 8089 	bhi.w	18c9e <_malloc_r+0x4f2>
   18b8c:	325b      	adds	r2, #91	; 0x5b
   18b8e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18b92:	44a8      	add	r8, r5
   18b94:	f240 17e0 	movw	r7, #480	; 0x1e0
   18b98:	f2c2 0700 	movt	r7, #8192	; 0x2000
   18b9c:	f8d8 0008 	ldr.w	r0, [r8, #8]
   18ba0:	4540      	cmp	r0, r8
   18ba2:	d103      	bne.n	18bac <_malloc_r+0x400>
   18ba4:	e06f      	b.n	18c86 <_malloc_r+0x4da>
   18ba6:	6880      	ldr	r0, [r0, #8]
   18ba8:	4580      	cmp	r8, r0
   18baa:	d004      	beq.n	18bb6 <_malloc_r+0x40a>
   18bac:	6842      	ldr	r2, [r0, #4]
   18bae:	f022 0203 	bic.w	r2, r2, #3
   18bb2:	4594      	cmp	ip, r2
   18bb4:	d3f7      	bcc.n	18ba6 <_malloc_r+0x3fa>
   18bb6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
   18bba:	f8c3 c00c 	str.w	ip, [r3, #12]
   18bbe:	6098      	str	r0, [r3, #8]
   18bc0:	687a      	ldr	r2, [r7, #4]
   18bc2:	60c3      	str	r3, [r0, #12]
   18bc4:	f8cc 3008 	str.w	r3, [ip, #8]
   18bc8:	e68a      	b.n	188e0 <_malloc_r+0x134>
   18bca:	191f      	adds	r7, r3, r4
   18bcc:	4630      	mov	r0, r6
   18bce:	f044 0401 	orr.w	r4, r4, #1
   18bd2:	60cf      	str	r7, [r1, #12]
   18bd4:	605c      	str	r4, [r3, #4]
   18bd6:	f103 0508 	add.w	r5, r3, #8
   18bda:	50ba      	str	r2, [r7, r2]
   18bdc:	f042 0201 	orr.w	r2, r2, #1
   18be0:	608f      	str	r7, [r1, #8]
   18be2:	607a      	str	r2, [r7, #4]
   18be4:	60b9      	str	r1, [r7, #8]
   18be6:	60f9      	str	r1, [r7, #12]
   18be8:	f000 f97c 	bl	18ee4 <__malloc_unlock>
   18bec:	e612      	b.n	18814 <_malloc_r+0x68>
   18bee:	f10a 0a01 	add.w	sl, sl, #1
   18bf2:	f01a 0f03 	tst.w	sl, #3
   18bf6:	d05f      	beq.n	18cb8 <_malloc_r+0x50c>
   18bf8:	f103 0808 	add.w	r8, r3, #8
   18bfc:	e689      	b.n	18912 <_malloc_r+0x166>
   18bfe:	f103 0208 	add.w	r2, r3, #8
   18c02:	68d3      	ldr	r3, [r2, #12]
   18c04:	429a      	cmp	r2, r3
   18c06:	bf08      	it	eq
   18c08:	f10e 0e02 	addeq.w	lr, lr, #2
   18c0c:	f43f ae36 	beq.w	1887c <_malloc_r+0xd0>
   18c10:	e5ef      	b.n	187f2 <_malloc_r+0x46>
   18c12:	461d      	mov	r5, r3
   18c14:	1819      	adds	r1, r3, r0
   18c16:	68da      	ldr	r2, [r3, #12]
   18c18:	4630      	mov	r0, r6
   18c1a:	f855 3f08 	ldr.w	r3, [r5, #8]!
   18c1e:	684c      	ldr	r4, [r1, #4]
   18c20:	6093      	str	r3, [r2, #8]
   18c22:	f044 0401 	orr.w	r4, r4, #1
   18c26:	60da      	str	r2, [r3, #12]
   18c28:	604c      	str	r4, [r1, #4]
   18c2a:	f000 f95b 	bl	18ee4 <__malloc_unlock>
   18c2e:	e5f1      	b.n	18814 <_malloc_r+0x68>
   18c30:	ea4f 129c 	mov.w	r2, ip, lsr #6
   18c34:	3238      	adds	r2, #56	; 0x38
   18c36:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18c3a:	e7aa      	b.n	18b92 <_malloc_r+0x3e6>
   18c3c:	45b8      	cmp	r8, r7
   18c3e:	f43f af11 	beq.w	18a64 <_malloc_r+0x2b8>
   18c42:	f8d7 8008 	ldr.w	r8, [r7, #8]
   18c46:	f8d8 2004 	ldr.w	r2, [r8, #4]
   18c4a:	f022 0203 	bic.w	r2, r2, #3
   18c4e:	4294      	cmp	r4, r2
   18c50:	bf94      	ite	ls
   18c52:	2300      	movls	r3, #0
   18c54:	2301      	movhi	r3, #1
   18c56:	1b12      	subs	r2, r2, r4
   18c58:	2a0f      	cmp	r2, #15
   18c5a:	bfd8      	it	le
   18c5c:	f043 0301 	orrle.w	r3, r3, #1
   18c60:	2b00      	cmp	r3, #0
   18c62:	f43f af7c 	beq.w	18b5e <_malloc_r+0x3b2>
   18c66:	4630      	mov	r0, r6
   18c68:	2500      	movs	r5, #0
   18c6a:	f000 f93b 	bl	18ee4 <__malloc_unlock>
   18c6e:	e5d1      	b.n	18814 <_malloc_r+0x68>
   18c70:	f108 0108 	add.w	r1, r8, #8
   18c74:	4630      	mov	r0, r6
   18c76:	9301      	str	r3, [sp, #4]
   18c78:	f7ff fc6e 	bl	18558 <_free_r>
   18c7c:	9b01      	ldr	r3, [sp, #4]
   18c7e:	f8d7 8008 	ldr.w	r8, [r7, #8]
   18c82:	685a      	ldr	r2, [r3, #4]
   18c84:	e749      	b.n	18b1a <_malloc_r+0x36e>
   18c86:	f04f 0a01 	mov.w	sl, #1
   18c8a:	f8d7 8004 	ldr.w	r8, [r7, #4]
   18c8e:	1092      	asrs	r2, r2, #2
   18c90:	4684      	mov	ip, r0
   18c92:	fa0a f202 	lsl.w	r2, sl, r2
   18c96:	ea48 0202 	orr.w	r2, r8, r2
   18c9a:	607a      	str	r2, [r7, #4]
   18c9c:	e78d      	b.n	18bba <_malloc_r+0x40e>
   18c9e:	2a54      	cmp	r2, #84	; 0x54
   18ca0:	d824      	bhi.n	18cec <_malloc_r+0x540>
   18ca2:	ea4f 321c 	mov.w	r2, ip, lsr #12
   18ca6:	326e      	adds	r2, #110	; 0x6e
   18ca8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18cac:	e771      	b.n	18b92 <_malloc_r+0x3e6>
   18cae:	2301      	movs	r3, #1
   18cb0:	46d0      	mov	r8, sl
   18cb2:	f8ca 3004 	str.w	r3, [sl, #4]
   18cb6:	e7c6      	b.n	18c46 <_malloc_r+0x49a>
   18cb8:	464a      	mov	r2, r9
   18cba:	f01e 0f03 	tst.w	lr, #3
   18cbe:	4613      	mov	r3, r2
   18cc0:	f10e 3eff 	add.w	lr, lr, #4294967295
   18cc4:	d033      	beq.n	18d2e <_malloc_r+0x582>
   18cc6:	f853 2908 	ldr.w	r2, [r3], #-8
   18cca:	429a      	cmp	r2, r3
   18ccc:	d0f5      	beq.n	18cba <_malloc_r+0x50e>
   18cce:	687b      	ldr	r3, [r7, #4]
   18cd0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   18cd4:	459c      	cmp	ip, r3
   18cd6:	f63f ae8e 	bhi.w	189f6 <_malloc_r+0x24a>
   18cda:	f1bc 0f00 	cmp.w	ip, #0
   18cde:	f43f ae8a 	beq.w	189f6 <_malloc_r+0x24a>
   18ce2:	ea1c 0f03 	tst.w	ip, r3
   18ce6:	d027      	beq.n	18d38 <_malloc_r+0x58c>
   18ce8:	46d6      	mov	lr, sl
   18cea:	e60e      	b.n	1890a <_malloc_r+0x15e>
   18cec:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   18cf0:	d815      	bhi.n	18d1e <_malloc_r+0x572>
   18cf2:	ea4f 32dc 	mov.w	r2, ip, lsr #15
   18cf6:	3277      	adds	r2, #119	; 0x77
   18cf8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18cfc:	e749      	b.n	18b92 <_malloc_r+0x3e6>
   18cfe:	0508      	lsls	r0, r1, #20
   18d00:	0d00      	lsrs	r0, r0, #20
   18d02:	2800      	cmp	r0, #0
   18d04:	f47f aeb6 	bne.w	18a74 <_malloc_r+0x2c8>
   18d08:	f8d7 8008 	ldr.w	r8, [r7, #8]
   18d0c:	444b      	add	r3, r9
   18d0e:	f043 0301 	orr.w	r3, r3, #1
   18d12:	f8c8 3004 	str.w	r3, [r8, #4]
   18d16:	e700      	b.n	18b1a <_malloc_r+0x36e>
   18d18:	2101      	movs	r1, #1
   18d1a:	2500      	movs	r5, #0
   18d1c:	e6d5      	b.n	18aca <_malloc_r+0x31e>
   18d1e:	f240 5054 	movw	r0, #1364	; 0x554
   18d22:	4282      	cmp	r2, r0
   18d24:	d90d      	bls.n	18d42 <_malloc_r+0x596>
   18d26:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
   18d2a:	227e      	movs	r2, #126	; 0x7e
   18d2c:	e731      	b.n	18b92 <_malloc_r+0x3e6>
   18d2e:	687b      	ldr	r3, [r7, #4]
   18d30:	ea23 030c 	bic.w	r3, r3, ip
   18d34:	607b      	str	r3, [r7, #4]
   18d36:	e7cb      	b.n	18cd0 <_malloc_r+0x524>
   18d38:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   18d3c:	f10a 0a04 	add.w	sl, sl, #4
   18d40:	e7cf      	b.n	18ce2 <_malloc_r+0x536>
   18d42:	ea4f 429c 	mov.w	r2, ip, lsr #18
   18d46:	327c      	adds	r2, #124	; 0x7c
   18d48:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18d4c:	e721      	b.n	18b92 <_malloc_r+0x3e6>
   18d4e:	bf00      	nop

00018d50 <memchr>:
   18d50:	f010 0f03 	tst.w	r0, #3
   18d54:	b2c9      	uxtb	r1, r1
   18d56:	b410      	push	{r4}
   18d58:	d010      	beq.n	18d7c <memchr+0x2c>
   18d5a:	2a00      	cmp	r2, #0
   18d5c:	d02f      	beq.n	18dbe <memchr+0x6e>
   18d5e:	7803      	ldrb	r3, [r0, #0]
   18d60:	428b      	cmp	r3, r1
   18d62:	d02a      	beq.n	18dba <memchr+0x6a>
   18d64:	3a01      	subs	r2, #1
   18d66:	e005      	b.n	18d74 <memchr+0x24>
   18d68:	2a00      	cmp	r2, #0
   18d6a:	d028      	beq.n	18dbe <memchr+0x6e>
   18d6c:	7803      	ldrb	r3, [r0, #0]
   18d6e:	3a01      	subs	r2, #1
   18d70:	428b      	cmp	r3, r1
   18d72:	d022      	beq.n	18dba <memchr+0x6a>
   18d74:	3001      	adds	r0, #1
   18d76:	f010 0f03 	tst.w	r0, #3
   18d7a:	d1f5      	bne.n	18d68 <memchr+0x18>
   18d7c:	2a03      	cmp	r2, #3
   18d7e:	d911      	bls.n	18da4 <memchr+0x54>
   18d80:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
   18d84:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
   18d88:	6803      	ldr	r3, [r0, #0]
   18d8a:	ea84 0303 	eor.w	r3, r4, r3
   18d8e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   18d92:	ea2c 0303 	bic.w	r3, ip, r3
   18d96:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   18d9a:	d103      	bne.n	18da4 <memchr+0x54>
   18d9c:	3a04      	subs	r2, #4
   18d9e:	3004      	adds	r0, #4
   18da0:	2a03      	cmp	r2, #3
   18da2:	d8f1      	bhi.n	18d88 <memchr+0x38>
   18da4:	b15a      	cbz	r2, 18dbe <memchr+0x6e>
   18da6:	7803      	ldrb	r3, [r0, #0]
   18da8:	428b      	cmp	r3, r1
   18daa:	d006      	beq.n	18dba <memchr+0x6a>
   18dac:	3a01      	subs	r2, #1
   18dae:	b132      	cbz	r2, 18dbe <memchr+0x6e>
   18db0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   18db4:	3a01      	subs	r2, #1
   18db6:	428b      	cmp	r3, r1
   18db8:	d1f9      	bne.n	18dae <memchr+0x5e>
   18dba:	bc10      	pop	{r4}
   18dbc:	4770      	bx	lr
   18dbe:	2000      	movs	r0, #0
   18dc0:	e7fb      	b.n	18dba <memchr+0x6a>
   18dc2:	bf00      	nop

00018dc4 <memcmp>:
   18dc4:	2a03      	cmp	r2, #3
   18dc6:	b430      	push	{r4, r5}
   18dc8:	4605      	mov	r5, r0
   18dca:	460c      	mov	r4, r1
   18dcc:	d925      	bls.n	18e1a <memcmp+0x56>
   18dce:	ea41 0300 	orr.w	r3, r1, r0
   18dd2:	f013 0f03 	tst.w	r3, #3
   18dd6:	d015      	beq.n	18e04 <memcmp+0x40>
   18dd8:	7828      	ldrb	r0, [r5, #0]
   18dda:	f894 c000 	ldrb.w	ip, [r4]
   18dde:	4560      	cmp	r0, ip
   18de0:	d11e      	bne.n	18e20 <memcmp+0x5c>
   18de2:	3a01      	subs	r2, #1
   18de4:	2300      	movs	r3, #0
   18de6:	e006      	b.n	18df6 <memcmp+0x32>
   18de8:	7840      	ldrb	r0, [r0, #1]
   18dea:	3301      	adds	r3, #1
   18dec:	f891 c001 	ldrb.w	ip, [r1, #1]
   18df0:	3a01      	subs	r2, #1
   18df2:	4560      	cmp	r0, ip
   18df4:	d114      	bne.n	18e20 <memcmp+0x5c>
   18df6:	18e8      	adds	r0, r5, r3
   18df8:	18e1      	adds	r1, r4, r3
   18dfa:	2a00      	cmp	r2, #0
   18dfc:	d1f4      	bne.n	18de8 <memcmp+0x24>
   18dfe:	2000      	movs	r0, #0
   18e00:	bc30      	pop	{r4, r5}
   18e02:	4770      	bx	lr
   18e04:	6804      	ldr	r4, [r0, #0]
   18e06:	680b      	ldr	r3, [r1, #0]
   18e08:	429c      	cmp	r4, r3
   18e0a:	d104      	bne.n	18e16 <memcmp+0x52>
   18e0c:	3a04      	subs	r2, #4
   18e0e:	3004      	adds	r0, #4
   18e10:	3104      	adds	r1, #4
   18e12:	2a03      	cmp	r2, #3
   18e14:	d8f6      	bhi.n	18e04 <memcmp+0x40>
   18e16:	4605      	mov	r5, r0
   18e18:	460c      	mov	r4, r1
   18e1a:	2a00      	cmp	r2, #0
   18e1c:	d1dc      	bne.n	18dd8 <memcmp+0x14>
   18e1e:	e7ee      	b.n	18dfe <memcmp+0x3a>
   18e20:	ebcc 0000 	rsb	r0, ip, r0
   18e24:	e7ec      	b.n	18e00 <memcmp+0x3c>
   18e26:	bf00      	nop

00018e28 <memmove>:
   18e28:	4288      	cmp	r0, r1
   18e2a:	468c      	mov	ip, r1
   18e2c:	b470      	push	{r4, r5, r6}
   18e2e:	4605      	mov	r5, r0
   18e30:	4614      	mov	r4, r2
   18e32:	d90e      	bls.n	18e52 <memmove+0x2a>
   18e34:	188b      	adds	r3, r1, r2
   18e36:	4298      	cmp	r0, r3
   18e38:	d20b      	bcs.n	18e52 <memmove+0x2a>
   18e3a:	b142      	cbz	r2, 18e4e <memmove+0x26>
   18e3c:	ebc2 0c03 	rsb	ip, r2, r3
   18e40:	4601      	mov	r1, r0
   18e42:	1e53      	subs	r3, r2, #1
   18e44:	f81c 2003 	ldrb.w	r2, [ip, r3]
   18e48:	54ca      	strb	r2, [r1, r3]
   18e4a:	3b01      	subs	r3, #1
   18e4c:	d2fa      	bcs.n	18e44 <memmove+0x1c>
   18e4e:	bc70      	pop	{r4, r5, r6}
   18e50:	4770      	bx	lr
   18e52:	2a0f      	cmp	r2, #15
   18e54:	d809      	bhi.n	18e6a <memmove+0x42>
   18e56:	2c00      	cmp	r4, #0
   18e58:	d0f9      	beq.n	18e4e <memmove+0x26>
   18e5a:	2300      	movs	r3, #0
   18e5c:	f81c 2003 	ldrb.w	r2, [ip, r3]
   18e60:	54ea      	strb	r2, [r5, r3]
   18e62:	3301      	adds	r3, #1
   18e64:	42a3      	cmp	r3, r4
   18e66:	d1f9      	bne.n	18e5c <memmove+0x34>
   18e68:	e7f1      	b.n	18e4e <memmove+0x26>
   18e6a:	ea41 0300 	orr.w	r3, r1, r0
   18e6e:	f013 0f03 	tst.w	r3, #3
   18e72:	d1f0      	bne.n	18e56 <memmove+0x2e>
   18e74:	4694      	mov	ip, r2
   18e76:	460c      	mov	r4, r1
   18e78:	4603      	mov	r3, r0
   18e7a:	6825      	ldr	r5, [r4, #0]
   18e7c:	f1ac 0c10 	sub.w	ip, ip, #16
   18e80:	601d      	str	r5, [r3, #0]
   18e82:	6865      	ldr	r5, [r4, #4]
   18e84:	605d      	str	r5, [r3, #4]
   18e86:	68a5      	ldr	r5, [r4, #8]
   18e88:	609d      	str	r5, [r3, #8]
   18e8a:	68e5      	ldr	r5, [r4, #12]
   18e8c:	3410      	adds	r4, #16
   18e8e:	60dd      	str	r5, [r3, #12]
   18e90:	3310      	adds	r3, #16
   18e92:	f1bc 0f0f 	cmp.w	ip, #15
   18e96:	d8f0      	bhi.n	18e7a <memmove+0x52>
   18e98:	3a10      	subs	r2, #16
   18e9a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
   18e9e:	f10c 0501 	add.w	r5, ip, #1
   18ea2:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
   18ea6:	012d      	lsls	r5, r5, #4
   18ea8:	eb02 160c 	add.w	r6, r2, ip, lsl #4
   18eac:	eb01 0c05 	add.w	ip, r1, r5
   18eb0:	1945      	adds	r5, r0, r5
   18eb2:	2e03      	cmp	r6, #3
   18eb4:	4634      	mov	r4, r6
   18eb6:	d9ce      	bls.n	18e56 <memmove+0x2e>
   18eb8:	2300      	movs	r3, #0
   18eba:	f85c 2003 	ldr.w	r2, [ip, r3]
   18ebe:	50ea      	str	r2, [r5, r3]
   18ec0:	3304      	adds	r3, #4
   18ec2:	1af2      	subs	r2, r6, r3
   18ec4:	2a03      	cmp	r2, #3
   18ec6:	d8f8      	bhi.n	18eba <memmove+0x92>
   18ec8:	3e04      	subs	r6, #4
   18eca:	08b3      	lsrs	r3, r6, #2
   18ecc:	1c5a      	adds	r2, r3, #1
   18ece:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
   18ed2:	0092      	lsls	r2, r2, #2
   18ed4:	4494      	add	ip, r2
   18ed6:	eb06 0483 	add.w	r4, r6, r3, lsl #2
   18eda:	18ad      	adds	r5, r5, r2
   18edc:	e7bb      	b.n	18e56 <memmove+0x2e>
   18ede:	bf00      	nop

00018ee0 <__malloc_lock>:
   18ee0:	4770      	bx	lr
   18ee2:	bf00      	nop

00018ee4 <__malloc_unlock>:
   18ee4:	4770      	bx	lr
   18ee6:	bf00      	nop

00018ee8 <__hi0bits>:
   18ee8:	0c02      	lsrs	r2, r0, #16
   18eea:	4603      	mov	r3, r0
   18eec:	0412      	lsls	r2, r2, #16
   18eee:	b1b2      	cbz	r2, 18f1e <__hi0bits+0x36>
   18ef0:	2000      	movs	r0, #0
   18ef2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   18ef6:	d101      	bne.n	18efc <__hi0bits+0x14>
   18ef8:	3008      	adds	r0, #8
   18efa:	021b      	lsls	r3, r3, #8
   18efc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   18f00:	d101      	bne.n	18f06 <__hi0bits+0x1e>
   18f02:	3004      	adds	r0, #4
   18f04:	011b      	lsls	r3, r3, #4
   18f06:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   18f0a:	d101      	bne.n	18f10 <__hi0bits+0x28>
   18f0c:	3002      	adds	r0, #2
   18f0e:	009b      	lsls	r3, r3, #2
   18f10:	2b00      	cmp	r3, #0
   18f12:	db03      	blt.n	18f1c <__hi0bits+0x34>
   18f14:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   18f18:	d004      	beq.n	18f24 <__hi0bits+0x3c>
   18f1a:	3001      	adds	r0, #1
   18f1c:	4770      	bx	lr
   18f1e:	0403      	lsls	r3, r0, #16
   18f20:	2010      	movs	r0, #16
   18f22:	e7e6      	b.n	18ef2 <__hi0bits+0xa>
   18f24:	2020      	movs	r0, #32
   18f26:	4770      	bx	lr

00018f28 <__lo0bits>:
   18f28:	6803      	ldr	r3, [r0, #0]
   18f2a:	4602      	mov	r2, r0
   18f2c:	f013 0007 	ands.w	r0, r3, #7
   18f30:	d009      	beq.n	18f46 <__lo0bits+0x1e>
   18f32:	f013 0f01 	tst.w	r3, #1
   18f36:	d121      	bne.n	18f7c <__lo0bits+0x54>
   18f38:	f013 0f02 	tst.w	r3, #2
   18f3c:	d122      	bne.n	18f84 <__lo0bits+0x5c>
   18f3e:	089b      	lsrs	r3, r3, #2
   18f40:	2002      	movs	r0, #2
   18f42:	6013      	str	r3, [r2, #0]
   18f44:	4770      	bx	lr
   18f46:	b299      	uxth	r1, r3
   18f48:	b909      	cbnz	r1, 18f4e <__lo0bits+0x26>
   18f4a:	0c1b      	lsrs	r3, r3, #16
   18f4c:	2010      	movs	r0, #16
   18f4e:	f013 0fff 	tst.w	r3, #255	; 0xff
   18f52:	d101      	bne.n	18f58 <__lo0bits+0x30>
   18f54:	3008      	adds	r0, #8
   18f56:	0a1b      	lsrs	r3, r3, #8
   18f58:	f013 0f0f 	tst.w	r3, #15
   18f5c:	d101      	bne.n	18f62 <__lo0bits+0x3a>
   18f5e:	3004      	adds	r0, #4
   18f60:	091b      	lsrs	r3, r3, #4
   18f62:	f013 0f03 	tst.w	r3, #3
   18f66:	d101      	bne.n	18f6c <__lo0bits+0x44>
   18f68:	3002      	adds	r0, #2
   18f6a:	089b      	lsrs	r3, r3, #2
   18f6c:	f013 0f01 	tst.w	r3, #1
   18f70:	d102      	bne.n	18f78 <__lo0bits+0x50>
   18f72:	085b      	lsrs	r3, r3, #1
   18f74:	d004      	beq.n	18f80 <__lo0bits+0x58>
   18f76:	3001      	adds	r0, #1
   18f78:	6013      	str	r3, [r2, #0]
   18f7a:	4770      	bx	lr
   18f7c:	2000      	movs	r0, #0
   18f7e:	4770      	bx	lr
   18f80:	2020      	movs	r0, #32
   18f82:	4770      	bx	lr
   18f84:	085b      	lsrs	r3, r3, #1
   18f86:	2001      	movs	r0, #1
   18f88:	6013      	str	r3, [r2, #0]
   18f8a:	4770      	bx	lr

00018f8c <__mcmp>:
   18f8c:	4603      	mov	r3, r0
   18f8e:	690a      	ldr	r2, [r1, #16]
   18f90:	6900      	ldr	r0, [r0, #16]
   18f92:	b410      	push	{r4}
   18f94:	1a80      	subs	r0, r0, r2
   18f96:	d111      	bne.n	18fbc <__mcmp+0x30>
   18f98:	3204      	adds	r2, #4
   18f9a:	f103 0c14 	add.w	ip, r3, #20
   18f9e:	0092      	lsls	r2, r2, #2
   18fa0:	189b      	adds	r3, r3, r2
   18fa2:	1889      	adds	r1, r1, r2
   18fa4:	3104      	adds	r1, #4
   18fa6:	3304      	adds	r3, #4
   18fa8:	f853 4c04 	ldr.w	r4, [r3, #-4]
   18fac:	3b04      	subs	r3, #4
   18fae:	f851 2c04 	ldr.w	r2, [r1, #-4]
   18fb2:	3904      	subs	r1, #4
   18fb4:	4294      	cmp	r4, r2
   18fb6:	d103      	bne.n	18fc0 <__mcmp+0x34>
   18fb8:	459c      	cmp	ip, r3
   18fba:	d3f5      	bcc.n	18fa8 <__mcmp+0x1c>
   18fbc:	bc10      	pop	{r4}
   18fbe:	4770      	bx	lr
   18fc0:	bf38      	it	cc
   18fc2:	f04f 30ff 	movcc.w	r0, #4294967295
   18fc6:	d3f9      	bcc.n	18fbc <__mcmp+0x30>
   18fc8:	2001      	movs	r0, #1
   18fca:	e7f7      	b.n	18fbc <__mcmp+0x30>

00018fcc <__ulp>:
   18fcc:	f240 0300 	movw	r3, #0
   18fd0:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   18fd4:	ea01 0303 	and.w	r3, r1, r3
   18fd8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
   18fdc:	2b00      	cmp	r3, #0
   18fde:	dd02      	ble.n	18fe6 <__ulp+0x1a>
   18fe0:	4619      	mov	r1, r3
   18fe2:	2000      	movs	r0, #0
   18fe4:	4770      	bx	lr
   18fe6:	425b      	negs	r3, r3
   18fe8:	151b      	asrs	r3, r3, #20
   18fea:	2b13      	cmp	r3, #19
   18fec:	dd0e      	ble.n	1900c <__ulp+0x40>
   18fee:	3b14      	subs	r3, #20
   18ff0:	2b1e      	cmp	r3, #30
   18ff2:	dd03      	ble.n	18ffc <__ulp+0x30>
   18ff4:	2301      	movs	r3, #1
   18ff6:	2100      	movs	r1, #0
   18ff8:	4618      	mov	r0, r3
   18ffa:	4770      	bx	lr
   18ffc:	2201      	movs	r2, #1
   18ffe:	f1c3 031f 	rsb	r3, r3, #31
   19002:	2100      	movs	r1, #0
   19004:	fa12 f303 	lsls.w	r3, r2, r3
   19008:	4618      	mov	r0, r3
   1900a:	4770      	bx	lr
   1900c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   19010:	2000      	movs	r0, #0
   19012:	fa52 f103 	asrs.w	r1, r2, r3
   19016:	4770      	bx	lr

00019018 <__b2d>:
   19018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1901c:	6904      	ldr	r4, [r0, #16]
   1901e:	f100 0614 	add.w	r6, r0, #20
   19022:	460f      	mov	r7, r1
   19024:	3404      	adds	r4, #4
   19026:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
   1902a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   1902e:	46a0      	mov	r8, r4
   19030:	4628      	mov	r0, r5
   19032:	f7ff ff59 	bl	18ee8 <__hi0bits>
   19036:	280a      	cmp	r0, #10
   19038:	f1c0 0320 	rsb	r3, r0, #32
   1903c:	603b      	str	r3, [r7, #0]
   1903e:	dc14      	bgt.n	1906a <__b2d+0x52>
   19040:	42a6      	cmp	r6, r4
   19042:	f1c0 030b 	rsb	r3, r0, #11
   19046:	d237      	bcs.n	190b8 <__b2d+0xa0>
   19048:	f854 1c04 	ldr.w	r1, [r4, #-4]
   1904c:	40d9      	lsrs	r1, r3
   1904e:	fa25 fc03 	lsr.w	ip, r5, r3
   19052:	3015      	adds	r0, #21
   19054:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
   19058:	4085      	lsls	r5, r0
   1905a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
   1905e:	ea41 0205 	orr.w	r2, r1, r5
   19062:	4610      	mov	r0, r2
   19064:	4619      	mov	r1, r3
   19066:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1906a:	42a6      	cmp	r6, r4
   1906c:	d320      	bcc.n	190b0 <__b2d+0x98>
   1906e:	2100      	movs	r1, #0
   19070:	380b      	subs	r0, #11
   19072:	bf02      	ittt	eq
   19074:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
   19078:	460a      	moveq	r2, r1
   1907a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
   1907e:	d0f0      	beq.n	19062 <__b2d+0x4a>
   19080:	42b4      	cmp	r4, r6
   19082:	f1c0 0320 	rsb	r3, r0, #32
   19086:	d919      	bls.n	190bc <__b2d+0xa4>
   19088:	f854 4c04 	ldr.w	r4, [r4, #-4]
   1908c:	40dc      	lsrs	r4, r3
   1908e:	4085      	lsls	r5, r0
   19090:	fa21 fc03 	lsr.w	ip, r1, r3
   19094:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
   19098:	fa11 f000 	lsls.w	r0, r1, r0
   1909c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
   190a0:	ea44 0200 	orr.w	r2, r4, r0
   190a4:	ea45 030c 	orr.w	r3, r5, ip
   190a8:	4610      	mov	r0, r2
   190aa:	4619      	mov	r1, r3
   190ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   190b0:	f854 1c04 	ldr.w	r1, [r4, #-4]
   190b4:	3c04      	subs	r4, #4
   190b6:	e7db      	b.n	19070 <__b2d+0x58>
   190b8:	2100      	movs	r1, #0
   190ba:	e7c8      	b.n	1904e <__b2d+0x36>
   190bc:	2400      	movs	r4, #0
   190be:	e7e6      	b.n	1908e <__b2d+0x76>

000190c0 <__ratio>:
   190c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   190c4:	b083      	sub	sp, #12
   190c6:	460e      	mov	r6, r1
   190c8:	a901      	add	r1, sp, #4
   190ca:	4607      	mov	r7, r0
   190cc:	f7ff ffa4 	bl	19018 <__b2d>
   190d0:	460d      	mov	r5, r1
   190d2:	4604      	mov	r4, r0
   190d4:	4669      	mov	r1, sp
   190d6:	4630      	mov	r0, r6
   190d8:	f7ff ff9e 	bl	19018 <__b2d>
   190dc:	f8dd c004 	ldr.w	ip, [sp, #4]
   190e0:	46a9      	mov	r9, r5
   190e2:	46a0      	mov	r8, r4
   190e4:	460b      	mov	r3, r1
   190e6:	4602      	mov	r2, r0
   190e8:	6931      	ldr	r1, [r6, #16]
   190ea:	4616      	mov	r6, r2
   190ec:	6938      	ldr	r0, [r7, #16]
   190ee:	461f      	mov	r7, r3
   190f0:	1a40      	subs	r0, r0, r1
   190f2:	9900      	ldr	r1, [sp, #0]
   190f4:	ebc1 010c 	rsb	r1, r1, ip
   190f8:	eb01 1140 	add.w	r1, r1, r0, lsl #5
   190fc:	2900      	cmp	r1, #0
   190fe:	bfc9      	itett	gt
   19100:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
   19104:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
   19108:	4624      	movgt	r4, r4
   1910a:	464d      	movgt	r5, r9
   1910c:	bfdc      	itt	le
   1910e:	4612      	movle	r2, r2
   19110:	463b      	movle	r3, r7
   19112:	4620      	mov	r0, r4
   19114:	4629      	mov	r1, r5
   19116:	f001 f9ab 	bl	1a470 <__aeabi_ddiv>
   1911a:	b003      	add	sp, #12
   1911c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00019120 <_mprec_log10>:
   19120:	2817      	cmp	r0, #23
   19122:	b510      	push	{r4, lr}
   19124:	4604      	mov	r4, r0
   19126:	dd0e      	ble.n	19146 <_mprec_log10+0x26>
   19128:	f240 0100 	movw	r1, #0
   1912c:	2000      	movs	r0, #0
   1912e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   19132:	f240 0300 	movw	r3, #0
   19136:	2200      	movs	r2, #0
   19138:	f2c4 0324 	movt	r3, #16420	; 0x4024
   1913c:	f001 f86e 	bl	1a21c <__aeabi_dmul>
   19140:	3c01      	subs	r4, #1
   19142:	d1f6      	bne.n	19132 <_mprec_log10+0x12>
   19144:	bd10      	pop	{r4, pc}
   19146:	f247 33c0 	movw	r3, #29632	; 0x73c0
   1914a:	f2c0 0302 	movt	r3, #2
   1914e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
   19152:	e9d3 0100 	ldrd	r0, r1, [r3]
   19156:	bd10      	pop	{r4, pc}

00019158 <__copybits>:
   19158:	6913      	ldr	r3, [r2, #16]
   1915a:	3901      	subs	r1, #1
   1915c:	f102 0c14 	add.w	ip, r2, #20
   19160:	b410      	push	{r4}
   19162:	eb02 0283 	add.w	r2, r2, r3, lsl #2
   19166:	114c      	asrs	r4, r1, #5
   19168:	3214      	adds	r2, #20
   1916a:	3401      	adds	r4, #1
   1916c:	4594      	cmp	ip, r2
   1916e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   19172:	d20f      	bcs.n	19194 <__copybits+0x3c>
   19174:	2300      	movs	r3, #0
   19176:	f85c 1003 	ldr.w	r1, [ip, r3]
   1917a:	50c1      	str	r1, [r0, r3]
   1917c:	3304      	adds	r3, #4
   1917e:	eb03 010c 	add.w	r1, r3, ip
   19182:	428a      	cmp	r2, r1
   19184:	d8f7      	bhi.n	19176 <__copybits+0x1e>
   19186:	ea6f 0c0c 	mvn.w	ip, ip
   1918a:	4462      	add	r2, ip
   1918c:	f022 0203 	bic.w	r2, r2, #3
   19190:	3204      	adds	r2, #4
   19192:	1880      	adds	r0, r0, r2
   19194:	4284      	cmp	r4, r0
   19196:	d904      	bls.n	191a2 <__copybits+0x4a>
   19198:	2300      	movs	r3, #0
   1919a:	f840 3b04 	str.w	r3, [r0], #4
   1919e:	4284      	cmp	r4, r0
   191a0:	d8fb      	bhi.n	1919a <__copybits+0x42>
   191a2:	bc10      	pop	{r4}
   191a4:	4770      	bx	lr
   191a6:	bf00      	nop

000191a8 <__any_on>:
   191a8:	6902      	ldr	r2, [r0, #16]
   191aa:	114b      	asrs	r3, r1, #5
   191ac:	429a      	cmp	r2, r3
   191ae:	db10      	blt.n	191d2 <__any_on+0x2a>
   191b0:	dd0e      	ble.n	191d0 <__any_on+0x28>
   191b2:	f011 011f 	ands.w	r1, r1, #31
   191b6:	d00b      	beq.n	191d0 <__any_on+0x28>
   191b8:	461a      	mov	r2, r3
   191ba:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   191be:	695b      	ldr	r3, [r3, #20]
   191c0:	fa23 fc01 	lsr.w	ip, r3, r1
   191c4:	fa0c f101 	lsl.w	r1, ip, r1
   191c8:	4299      	cmp	r1, r3
   191ca:	d002      	beq.n	191d2 <__any_on+0x2a>
   191cc:	2001      	movs	r0, #1
   191ce:	4770      	bx	lr
   191d0:	461a      	mov	r2, r3
   191d2:	3204      	adds	r2, #4
   191d4:	f100 0114 	add.w	r1, r0, #20
   191d8:	eb00 0382 	add.w	r3, r0, r2, lsl #2
   191dc:	f103 0c04 	add.w	ip, r3, #4
   191e0:	4561      	cmp	r1, ip
   191e2:	d20b      	bcs.n	191fc <__any_on+0x54>
   191e4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   191e8:	2a00      	cmp	r2, #0
   191ea:	d1ef      	bne.n	191cc <__any_on+0x24>
   191ec:	4299      	cmp	r1, r3
   191ee:	d205      	bcs.n	191fc <__any_on+0x54>
   191f0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   191f4:	2a00      	cmp	r2, #0
   191f6:	d1e9      	bne.n	191cc <__any_on+0x24>
   191f8:	4299      	cmp	r1, r3
   191fa:	d3f9      	bcc.n	191f0 <__any_on+0x48>
   191fc:	2000      	movs	r0, #0
   191fe:	4770      	bx	lr

00019200 <_Bfree>:
   19200:	b530      	push	{r4, r5, lr}
   19202:	6a45      	ldr	r5, [r0, #36]	; 0x24
   19204:	b083      	sub	sp, #12
   19206:	4604      	mov	r4, r0
   19208:	b155      	cbz	r5, 19220 <_Bfree+0x20>
   1920a:	b139      	cbz	r1, 1921c <_Bfree+0x1c>
   1920c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1920e:	684a      	ldr	r2, [r1, #4]
   19210:	68db      	ldr	r3, [r3, #12]
   19212:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   19216:	6008      	str	r0, [r1, #0]
   19218:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   1921c:	b003      	add	sp, #12
   1921e:	bd30      	pop	{r4, r5, pc}
   19220:	2010      	movs	r0, #16
   19222:	9101      	str	r1, [sp, #4]
   19224:	f7ff faba 	bl	1879c <malloc>
   19228:	9901      	ldr	r1, [sp, #4]
   1922a:	6260      	str	r0, [r4, #36]	; 0x24
   1922c:	60c5      	str	r5, [r0, #12]
   1922e:	6045      	str	r5, [r0, #4]
   19230:	6085      	str	r5, [r0, #8]
   19232:	6005      	str	r5, [r0, #0]
   19234:	e7e9      	b.n	1920a <_Bfree+0xa>
   19236:	bf00      	nop

00019238 <_Balloc>:
   19238:	b570      	push	{r4, r5, r6, lr}
   1923a:	6a44      	ldr	r4, [r0, #36]	; 0x24
   1923c:	4606      	mov	r6, r0
   1923e:	460d      	mov	r5, r1
   19240:	b164      	cbz	r4, 1925c <_Balloc+0x24>
   19242:	68e2      	ldr	r2, [r4, #12]
   19244:	b1a2      	cbz	r2, 19270 <_Balloc+0x38>
   19246:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
   1924a:	b1eb      	cbz	r3, 19288 <_Balloc+0x50>
   1924c:	6819      	ldr	r1, [r3, #0]
   1924e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
   19252:	2200      	movs	r2, #0
   19254:	60da      	str	r2, [r3, #12]
   19256:	611a      	str	r2, [r3, #16]
   19258:	4618      	mov	r0, r3
   1925a:	bd70      	pop	{r4, r5, r6, pc}
   1925c:	2010      	movs	r0, #16
   1925e:	f7ff fa9d 	bl	1879c <malloc>
   19262:	2300      	movs	r3, #0
   19264:	4604      	mov	r4, r0
   19266:	6270      	str	r0, [r6, #36]	; 0x24
   19268:	60c3      	str	r3, [r0, #12]
   1926a:	6043      	str	r3, [r0, #4]
   1926c:	6083      	str	r3, [r0, #8]
   1926e:	6003      	str	r3, [r0, #0]
   19270:	2210      	movs	r2, #16
   19272:	4630      	mov	r0, r6
   19274:	2104      	movs	r1, #4
   19276:	f000 fddf 	bl	19e38 <_calloc_r>
   1927a:	6a73      	ldr	r3, [r6, #36]	; 0x24
   1927c:	60e0      	str	r0, [r4, #12]
   1927e:	68da      	ldr	r2, [r3, #12]
   19280:	2a00      	cmp	r2, #0
   19282:	d1e0      	bne.n	19246 <_Balloc+0xe>
   19284:	4613      	mov	r3, r2
   19286:	e7e7      	b.n	19258 <_Balloc+0x20>
   19288:	2401      	movs	r4, #1
   1928a:	4630      	mov	r0, r6
   1928c:	4621      	mov	r1, r4
   1928e:	40ac      	lsls	r4, r5
   19290:	1d62      	adds	r2, r4, #5
   19292:	0092      	lsls	r2, r2, #2
   19294:	f000 fdd0 	bl	19e38 <_calloc_r>
   19298:	4603      	mov	r3, r0
   1929a:	2800      	cmp	r0, #0
   1929c:	d0dc      	beq.n	19258 <_Balloc+0x20>
   1929e:	6045      	str	r5, [r0, #4]
   192a0:	6084      	str	r4, [r0, #8]
   192a2:	e7d6      	b.n	19252 <_Balloc+0x1a>

000192a4 <__d2b>:
   192a4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   192a8:	b083      	sub	sp, #12
   192aa:	2101      	movs	r1, #1
   192ac:	461d      	mov	r5, r3
   192ae:	4614      	mov	r4, r2
   192b0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   192b2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   192b4:	f7ff ffc0 	bl	19238 <_Balloc>
   192b8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
   192bc:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
   192c0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   192c4:	4615      	mov	r5, r2
   192c6:	ea5f 5a12 	movs.w	sl, r2, lsr #20
   192ca:	9300      	str	r3, [sp, #0]
   192cc:	bf1c      	itt	ne
   192ce:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
   192d2:	9300      	strne	r3, [sp, #0]
   192d4:	4680      	mov	r8, r0
   192d6:	2c00      	cmp	r4, #0
   192d8:	d023      	beq.n	19322 <__d2b+0x7e>
   192da:	a802      	add	r0, sp, #8
   192dc:	f840 4d04 	str.w	r4, [r0, #-4]!
   192e0:	f7ff fe22 	bl	18f28 <__lo0bits>
   192e4:	4603      	mov	r3, r0
   192e6:	2800      	cmp	r0, #0
   192e8:	d137      	bne.n	1935a <__d2b+0xb6>
   192ea:	9901      	ldr	r1, [sp, #4]
   192ec:	9a00      	ldr	r2, [sp, #0]
   192ee:	f8c8 1014 	str.w	r1, [r8, #20]
   192f2:	2a00      	cmp	r2, #0
   192f4:	bf14      	ite	ne
   192f6:	2402      	movne	r4, #2
   192f8:	2401      	moveq	r4, #1
   192fa:	f8c8 2018 	str.w	r2, [r8, #24]
   192fe:	f8c8 4010 	str.w	r4, [r8, #16]
   19302:	f1ba 0f00 	cmp.w	sl, #0
   19306:	d01b      	beq.n	19340 <__d2b+0x9c>
   19308:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
   1930c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
   19310:	f1aa 0a03 	sub.w	sl, sl, #3
   19314:	4453      	add	r3, sl
   19316:	603b      	str	r3, [r7, #0]
   19318:	6032      	str	r2, [r6, #0]
   1931a:	4640      	mov	r0, r8
   1931c:	b003      	add	sp, #12
   1931e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   19322:	4668      	mov	r0, sp
   19324:	f7ff fe00 	bl	18f28 <__lo0bits>
   19328:	2301      	movs	r3, #1
   1932a:	461c      	mov	r4, r3
   1932c:	f8c8 3010 	str.w	r3, [r8, #16]
   19330:	9b00      	ldr	r3, [sp, #0]
   19332:	f8c8 3014 	str.w	r3, [r8, #20]
   19336:	f100 0320 	add.w	r3, r0, #32
   1933a:	f1ba 0f00 	cmp.w	sl, #0
   1933e:	d1e3      	bne.n	19308 <__d2b+0x64>
   19340:	eb08 0284 	add.w	r2, r8, r4, lsl #2
   19344:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
   19348:	3b02      	subs	r3, #2
   1934a:	603b      	str	r3, [r7, #0]
   1934c:	6910      	ldr	r0, [r2, #16]
   1934e:	f7ff fdcb 	bl	18ee8 <__hi0bits>
   19352:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
   19356:	6030      	str	r0, [r6, #0]
   19358:	e7df      	b.n	1931a <__d2b+0x76>
   1935a:	9a00      	ldr	r2, [sp, #0]
   1935c:	f1c0 0120 	rsb	r1, r0, #32
   19360:	fa12 f101 	lsls.w	r1, r2, r1
   19364:	40c2      	lsrs	r2, r0
   19366:	9801      	ldr	r0, [sp, #4]
   19368:	4301      	orrs	r1, r0
   1936a:	f8c8 1014 	str.w	r1, [r8, #20]
   1936e:	9200      	str	r2, [sp, #0]
   19370:	e7bf      	b.n	192f2 <__d2b+0x4e>
   19372:	bf00      	nop

00019374 <__mdiff>:
   19374:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19378:	6913      	ldr	r3, [r2, #16]
   1937a:	690f      	ldr	r7, [r1, #16]
   1937c:	460c      	mov	r4, r1
   1937e:	4615      	mov	r5, r2
   19380:	1aff      	subs	r7, r7, r3
   19382:	2f00      	cmp	r7, #0
   19384:	d04f      	beq.n	19426 <__mdiff+0xb2>
   19386:	db6a      	blt.n	1945e <__mdiff+0xea>
   19388:	2700      	movs	r7, #0
   1938a:	f101 0614 	add.w	r6, r1, #20
   1938e:	6861      	ldr	r1, [r4, #4]
   19390:	f7ff ff52 	bl	19238 <_Balloc>
   19394:	f8d5 8010 	ldr.w	r8, [r5, #16]
   19398:	f8d4 c010 	ldr.w	ip, [r4, #16]
   1939c:	f105 0114 	add.w	r1, r5, #20
   193a0:	2200      	movs	r2, #0
   193a2:	eb05 0588 	add.w	r5, r5, r8, lsl #2
   193a6:	eb04 048c 	add.w	r4, r4, ip, lsl #2
   193aa:	f105 0814 	add.w	r8, r5, #20
   193ae:	3414      	adds	r4, #20
   193b0:	f100 0314 	add.w	r3, r0, #20
   193b4:	60c7      	str	r7, [r0, #12]
   193b6:	f851 7b04 	ldr.w	r7, [r1], #4
   193ba:	f856 5b04 	ldr.w	r5, [r6], #4
   193be:	46bb      	mov	fp, r7
   193c0:	fa1f fa87 	uxth.w	sl, r7
   193c4:	0c3f      	lsrs	r7, r7, #16
   193c6:	fa1f f985 	uxth.w	r9, r5
   193ca:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
   193ce:	ebca 0a09 	rsb	sl, sl, r9
   193d2:	4452      	add	r2, sl
   193d4:	eb07 4722 	add.w	r7, r7, r2, asr #16
   193d8:	b292      	uxth	r2, r2
   193da:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
   193de:	f843 2b04 	str.w	r2, [r3], #4
   193e2:	143a      	asrs	r2, r7, #16
   193e4:	4588      	cmp	r8, r1
   193e6:	d8e6      	bhi.n	193b6 <__mdiff+0x42>
   193e8:	42a6      	cmp	r6, r4
   193ea:	d20e      	bcs.n	1940a <__mdiff+0x96>
   193ec:	f856 1b04 	ldr.w	r1, [r6], #4
   193f0:	b28d      	uxth	r5, r1
   193f2:	0c09      	lsrs	r1, r1, #16
   193f4:	1952      	adds	r2, r2, r5
   193f6:	eb01 4122 	add.w	r1, r1, r2, asr #16
   193fa:	b292      	uxth	r2, r2
   193fc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   19400:	f843 2b04 	str.w	r2, [r3], #4
   19404:	140a      	asrs	r2, r1, #16
   19406:	42b4      	cmp	r4, r6
   19408:	d8f0      	bhi.n	193ec <__mdiff+0x78>
   1940a:	f853 2c04 	ldr.w	r2, [r3, #-4]
   1940e:	b932      	cbnz	r2, 1941e <__mdiff+0xaa>
   19410:	f853 2c08 	ldr.w	r2, [r3, #-8]
   19414:	f10c 3cff 	add.w	ip, ip, #4294967295
   19418:	3b04      	subs	r3, #4
   1941a:	2a00      	cmp	r2, #0
   1941c:	d0f8      	beq.n	19410 <__mdiff+0x9c>
   1941e:	f8c0 c010 	str.w	ip, [r0, #16]
   19422:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19426:	3304      	adds	r3, #4
   19428:	f101 0614 	add.w	r6, r1, #20
   1942c:	009b      	lsls	r3, r3, #2
   1942e:	18d2      	adds	r2, r2, r3
   19430:	18cb      	adds	r3, r1, r3
   19432:	3304      	adds	r3, #4
   19434:	3204      	adds	r2, #4
   19436:	f853 cc04 	ldr.w	ip, [r3, #-4]
   1943a:	3b04      	subs	r3, #4
   1943c:	f852 1c04 	ldr.w	r1, [r2, #-4]
   19440:	3a04      	subs	r2, #4
   19442:	458c      	cmp	ip, r1
   19444:	d10a      	bne.n	1945c <__mdiff+0xe8>
   19446:	429e      	cmp	r6, r3
   19448:	d3f5      	bcc.n	19436 <__mdiff+0xc2>
   1944a:	2100      	movs	r1, #0
   1944c:	f7ff fef4 	bl	19238 <_Balloc>
   19450:	2301      	movs	r3, #1
   19452:	6103      	str	r3, [r0, #16]
   19454:	2300      	movs	r3, #0
   19456:	6143      	str	r3, [r0, #20]
   19458:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1945c:	d297      	bcs.n	1938e <__mdiff+0x1a>
   1945e:	4623      	mov	r3, r4
   19460:	462c      	mov	r4, r5
   19462:	2701      	movs	r7, #1
   19464:	461d      	mov	r5, r3
   19466:	f104 0614 	add.w	r6, r4, #20
   1946a:	e790      	b.n	1938e <__mdiff+0x1a>

0001946c <__lshift>:
   1946c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
   19470:	690d      	ldr	r5, [r1, #16]
   19472:	688b      	ldr	r3, [r1, #8]
   19474:	1156      	asrs	r6, r2, #5
   19476:	3501      	adds	r5, #1
   19478:	460c      	mov	r4, r1
   1947a:	19ad      	adds	r5, r5, r6
   1947c:	4690      	mov	r8, r2
   1947e:	429d      	cmp	r5, r3
   19480:	4682      	mov	sl, r0
   19482:	6849      	ldr	r1, [r1, #4]
   19484:	dd03      	ble.n	1948e <__lshift+0x22>
   19486:	005b      	lsls	r3, r3, #1
   19488:	3101      	adds	r1, #1
   1948a:	429d      	cmp	r5, r3
   1948c:	dcfb      	bgt.n	19486 <__lshift+0x1a>
   1948e:	4650      	mov	r0, sl
   19490:	f7ff fed2 	bl	19238 <_Balloc>
   19494:	2e00      	cmp	r6, #0
   19496:	4607      	mov	r7, r0
   19498:	f100 0214 	add.w	r2, r0, #20
   1949c:	dd0a      	ble.n	194b4 <__lshift+0x48>
   1949e:	2300      	movs	r3, #0
   194a0:	4619      	mov	r1, r3
   194a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   194a6:	3301      	adds	r3, #1
   194a8:	42b3      	cmp	r3, r6
   194aa:	d1fa      	bne.n	194a2 <__lshift+0x36>
   194ac:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   194b0:	f103 0214 	add.w	r2, r3, #20
   194b4:	6920      	ldr	r0, [r4, #16]
   194b6:	f104 0314 	add.w	r3, r4, #20
   194ba:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   194be:	3014      	adds	r0, #20
   194c0:	f018 081f 	ands.w	r8, r8, #31
   194c4:	d01b      	beq.n	194fe <__lshift+0x92>
   194c6:	f1c8 0e20 	rsb	lr, r8, #32
   194ca:	2100      	movs	r1, #0
   194cc:	681e      	ldr	r6, [r3, #0]
   194ce:	fa06 fc08 	lsl.w	ip, r6, r8
   194d2:	ea41 010c 	orr.w	r1, r1, ip
   194d6:	f842 1b04 	str.w	r1, [r2], #4
   194da:	f853 1b04 	ldr.w	r1, [r3], #4
   194de:	4298      	cmp	r0, r3
   194e0:	fa21 f10e 	lsr.w	r1, r1, lr
   194e4:	d8f2      	bhi.n	194cc <__lshift+0x60>
   194e6:	6011      	str	r1, [r2, #0]
   194e8:	b101      	cbz	r1, 194ec <__lshift+0x80>
   194ea:	3501      	adds	r5, #1
   194ec:	4650      	mov	r0, sl
   194ee:	3d01      	subs	r5, #1
   194f0:	4621      	mov	r1, r4
   194f2:	613d      	str	r5, [r7, #16]
   194f4:	f7ff fe84 	bl	19200 <_Bfree>
   194f8:	4638      	mov	r0, r7
   194fa:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
   194fe:	f853 1008 	ldr.w	r1, [r3, r8]
   19502:	f842 1008 	str.w	r1, [r2, r8]
   19506:	f108 0804 	add.w	r8, r8, #4
   1950a:	eb08 0103 	add.w	r1, r8, r3
   1950e:	4288      	cmp	r0, r1
   19510:	d9ec      	bls.n	194ec <__lshift+0x80>
   19512:	f853 1008 	ldr.w	r1, [r3, r8]
   19516:	f842 1008 	str.w	r1, [r2, r8]
   1951a:	f108 0804 	add.w	r8, r8, #4
   1951e:	eb08 0103 	add.w	r1, r8, r3
   19522:	4288      	cmp	r0, r1
   19524:	d8eb      	bhi.n	194fe <__lshift+0x92>
   19526:	e7e1      	b.n	194ec <__lshift+0x80>

00019528 <__multiply>:
   19528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1952c:	f8d1 8010 	ldr.w	r8, [r1, #16]
   19530:	6917      	ldr	r7, [r2, #16]
   19532:	460d      	mov	r5, r1
   19534:	4616      	mov	r6, r2
   19536:	b087      	sub	sp, #28
   19538:	45b8      	cmp	r8, r7
   1953a:	bfb5      	itete	lt
   1953c:	4615      	movlt	r5, r2
   1953e:	463b      	movge	r3, r7
   19540:	460b      	movlt	r3, r1
   19542:	4647      	movge	r7, r8
   19544:	bfb4      	ite	lt
   19546:	461e      	movlt	r6, r3
   19548:	4698      	movge	r8, r3
   1954a:	68ab      	ldr	r3, [r5, #8]
   1954c:	eb08 0407 	add.w	r4, r8, r7
   19550:	6869      	ldr	r1, [r5, #4]
   19552:	429c      	cmp	r4, r3
   19554:	bfc8      	it	gt
   19556:	3101      	addgt	r1, #1
   19558:	f7ff fe6e 	bl	19238 <_Balloc>
   1955c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   19560:	f100 0b14 	add.w	fp, r0, #20
   19564:	3314      	adds	r3, #20
   19566:	9003      	str	r0, [sp, #12]
   19568:	459b      	cmp	fp, r3
   1956a:	9304      	str	r3, [sp, #16]
   1956c:	d206      	bcs.n	1957c <__multiply+0x54>
   1956e:	9904      	ldr	r1, [sp, #16]
   19570:	465b      	mov	r3, fp
   19572:	2200      	movs	r2, #0
   19574:	f843 2b04 	str.w	r2, [r3], #4
   19578:	4299      	cmp	r1, r3
   1957a:	d8fb      	bhi.n	19574 <__multiply+0x4c>
   1957c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
   19580:	f106 0914 	add.w	r9, r6, #20
   19584:	f108 0814 	add.w	r8, r8, #20
   19588:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
   1958c:	3514      	adds	r5, #20
   1958e:	45c1      	cmp	r9, r8
   19590:	f8cd 8004 	str.w	r8, [sp, #4]
   19594:	f10c 0c14 	add.w	ip, ip, #20
   19598:	9502      	str	r5, [sp, #8]
   1959a:	d24b      	bcs.n	19634 <__multiply+0x10c>
   1959c:	f04f 0a00 	mov.w	sl, #0
   195a0:	9405      	str	r4, [sp, #20]
   195a2:	f859 400a 	ldr.w	r4, [r9, sl]
   195a6:	eb0a 080b 	add.w	r8, sl, fp
   195aa:	b2a0      	uxth	r0, r4
   195ac:	b1d8      	cbz	r0, 195e6 <__multiply+0xbe>
   195ae:	9a02      	ldr	r2, [sp, #8]
   195b0:	4643      	mov	r3, r8
   195b2:	2400      	movs	r4, #0
   195b4:	f852 5b04 	ldr.w	r5, [r2], #4
   195b8:	6819      	ldr	r1, [r3, #0]
   195ba:	b2af      	uxth	r7, r5
   195bc:	0c2d      	lsrs	r5, r5, #16
   195be:	b28e      	uxth	r6, r1
   195c0:	0c09      	lsrs	r1, r1, #16
   195c2:	fb00 6607 	mla	r6, r0, r7, r6
   195c6:	fb00 1105 	mla	r1, r0, r5, r1
   195ca:	1936      	adds	r6, r6, r4
   195cc:	eb01 4116 	add.w	r1, r1, r6, lsr #16
   195d0:	b2b6      	uxth	r6, r6
   195d2:	0c0c      	lsrs	r4, r1, #16
   195d4:	4594      	cmp	ip, r2
   195d6:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
   195da:	f843 6b04 	str.w	r6, [r3], #4
   195de:	d8e9      	bhi.n	195b4 <__multiply+0x8c>
   195e0:	601c      	str	r4, [r3, #0]
   195e2:	f859 400a 	ldr.w	r4, [r9, sl]
   195e6:	0c24      	lsrs	r4, r4, #16
   195e8:	d01c      	beq.n	19624 <__multiply+0xfc>
   195ea:	f85b 200a 	ldr.w	r2, [fp, sl]
   195ee:	4641      	mov	r1, r8
   195f0:	9b02      	ldr	r3, [sp, #8]
   195f2:	2500      	movs	r5, #0
   195f4:	4610      	mov	r0, r2
   195f6:	881e      	ldrh	r6, [r3, #0]
   195f8:	b297      	uxth	r7, r2
   195fa:	fb06 5504 	mla	r5, r6, r4, r5
   195fe:	eb05 4510 	add.w	r5, r5, r0, lsr #16
   19602:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
   19606:	600f      	str	r7, [r1, #0]
   19608:	f851 0f04 	ldr.w	r0, [r1, #4]!
   1960c:	f853 2b04 	ldr.w	r2, [r3], #4
   19610:	b286      	uxth	r6, r0
   19612:	0c12      	lsrs	r2, r2, #16
   19614:	fb02 6204 	mla	r2, r2, r4, r6
   19618:	eb02 4215 	add.w	r2, r2, r5, lsr #16
   1961c:	0c15      	lsrs	r5, r2, #16
   1961e:	459c      	cmp	ip, r3
   19620:	d8e9      	bhi.n	195f6 <__multiply+0xce>
   19622:	600a      	str	r2, [r1, #0]
   19624:	f10a 0a04 	add.w	sl, sl, #4
   19628:	9a01      	ldr	r2, [sp, #4]
   1962a:	eb0a 0309 	add.w	r3, sl, r9
   1962e:	429a      	cmp	r2, r3
   19630:	d8b7      	bhi.n	195a2 <__multiply+0x7a>
   19632:	9c05      	ldr	r4, [sp, #20]
   19634:	2c00      	cmp	r4, #0
   19636:	dd0b      	ble.n	19650 <__multiply+0x128>
   19638:	9a04      	ldr	r2, [sp, #16]
   1963a:	f852 3c04 	ldr.w	r3, [r2, #-4]
   1963e:	b93b      	cbnz	r3, 19650 <__multiply+0x128>
   19640:	4613      	mov	r3, r2
   19642:	e003      	b.n	1964c <__multiply+0x124>
   19644:	f853 2c08 	ldr.w	r2, [r3, #-8]
   19648:	3b04      	subs	r3, #4
   1964a:	b90a      	cbnz	r2, 19650 <__multiply+0x128>
   1964c:	3c01      	subs	r4, #1
   1964e:	d1f9      	bne.n	19644 <__multiply+0x11c>
   19650:	9b03      	ldr	r3, [sp, #12]
   19652:	4618      	mov	r0, r3
   19654:	611c      	str	r4, [r3, #16]
   19656:	b007      	add	sp, #28
   19658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001965c <__i2b>:
   1965c:	b510      	push	{r4, lr}
   1965e:	460c      	mov	r4, r1
   19660:	2101      	movs	r1, #1
   19662:	f7ff fde9 	bl	19238 <_Balloc>
   19666:	2201      	movs	r2, #1
   19668:	6144      	str	r4, [r0, #20]
   1966a:	6102      	str	r2, [r0, #16]
   1966c:	bd10      	pop	{r4, pc}
   1966e:	bf00      	nop

00019670 <__multadd>:
   19670:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   19674:	460d      	mov	r5, r1
   19676:	2100      	movs	r1, #0
   19678:	4606      	mov	r6, r0
   1967a:	692c      	ldr	r4, [r5, #16]
   1967c:	b083      	sub	sp, #12
   1967e:	f105 0814 	add.w	r8, r5, #20
   19682:	4608      	mov	r0, r1
   19684:	f858 7001 	ldr.w	r7, [r8, r1]
   19688:	3001      	adds	r0, #1
   1968a:	fa1f fa87 	uxth.w	sl, r7
   1968e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   19692:	fb0a 3302 	mla	r3, sl, r2, r3
   19696:	fb0c fc02 	mul.w	ip, ip, r2
   1969a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
   1969e:	b29b      	uxth	r3, r3
   196a0:	eb03 430c 	add.w	r3, r3, ip, lsl #16
   196a4:	f848 3001 	str.w	r3, [r8, r1]
   196a8:	3104      	adds	r1, #4
   196aa:	4284      	cmp	r4, r0
   196ac:	ea4f 431c 	mov.w	r3, ip, lsr #16
   196b0:	dce8      	bgt.n	19684 <__multadd+0x14>
   196b2:	b13b      	cbz	r3, 196c4 <__multadd+0x54>
   196b4:	68aa      	ldr	r2, [r5, #8]
   196b6:	4294      	cmp	r4, r2
   196b8:	da08      	bge.n	196cc <__multadd+0x5c>
   196ba:	eb05 0284 	add.w	r2, r5, r4, lsl #2
   196be:	3401      	adds	r4, #1
   196c0:	612c      	str	r4, [r5, #16]
   196c2:	6153      	str	r3, [r2, #20]
   196c4:	4628      	mov	r0, r5
   196c6:	b003      	add	sp, #12
   196c8:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   196cc:	6869      	ldr	r1, [r5, #4]
   196ce:	4630      	mov	r0, r6
   196d0:	9301      	str	r3, [sp, #4]
   196d2:	3101      	adds	r1, #1
   196d4:	f7ff fdb0 	bl	19238 <_Balloc>
   196d8:	692a      	ldr	r2, [r5, #16]
   196da:	f105 010c 	add.w	r1, r5, #12
   196de:	3202      	adds	r2, #2
   196e0:	0092      	lsls	r2, r2, #2
   196e2:	4607      	mov	r7, r0
   196e4:	300c      	adds	r0, #12
   196e6:	f7fb facb 	bl	14c80 <memcpy>
   196ea:	4629      	mov	r1, r5
   196ec:	4630      	mov	r0, r6
   196ee:	463d      	mov	r5, r7
   196f0:	f7ff fd86 	bl	19200 <_Bfree>
   196f4:	9b01      	ldr	r3, [sp, #4]
   196f6:	e7e0      	b.n	196ba <__multadd+0x4a>

000196f8 <__pow5mult>:
   196f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   196fc:	4615      	mov	r5, r2
   196fe:	f012 0203 	ands.w	r2, r2, #3
   19702:	4604      	mov	r4, r0
   19704:	4688      	mov	r8, r1
   19706:	d12c      	bne.n	19762 <__pow5mult+0x6a>
   19708:	10ad      	asrs	r5, r5, #2
   1970a:	d01e      	beq.n	1974a <__pow5mult+0x52>
   1970c:	6a66      	ldr	r6, [r4, #36]	; 0x24
   1970e:	2e00      	cmp	r6, #0
   19710:	d034      	beq.n	1977c <__pow5mult+0x84>
   19712:	68b7      	ldr	r7, [r6, #8]
   19714:	2f00      	cmp	r7, #0
   19716:	d03b      	beq.n	19790 <__pow5mult+0x98>
   19718:	f015 0f01 	tst.w	r5, #1
   1971c:	d108      	bne.n	19730 <__pow5mult+0x38>
   1971e:	106d      	asrs	r5, r5, #1
   19720:	d013      	beq.n	1974a <__pow5mult+0x52>
   19722:	683e      	ldr	r6, [r7, #0]
   19724:	b1a6      	cbz	r6, 19750 <__pow5mult+0x58>
   19726:	4630      	mov	r0, r6
   19728:	4607      	mov	r7, r0
   1972a:	f015 0f01 	tst.w	r5, #1
   1972e:	d0f6      	beq.n	1971e <__pow5mult+0x26>
   19730:	4641      	mov	r1, r8
   19732:	463a      	mov	r2, r7
   19734:	4620      	mov	r0, r4
   19736:	f7ff fef7 	bl	19528 <__multiply>
   1973a:	4641      	mov	r1, r8
   1973c:	4606      	mov	r6, r0
   1973e:	4620      	mov	r0, r4
   19740:	f7ff fd5e 	bl	19200 <_Bfree>
   19744:	106d      	asrs	r5, r5, #1
   19746:	46b0      	mov	r8, r6
   19748:	d1eb      	bne.n	19722 <__pow5mult+0x2a>
   1974a:	4640      	mov	r0, r8
   1974c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   19750:	4639      	mov	r1, r7
   19752:	463a      	mov	r2, r7
   19754:	4620      	mov	r0, r4
   19756:	f7ff fee7 	bl	19528 <__multiply>
   1975a:	6038      	str	r0, [r7, #0]
   1975c:	4607      	mov	r7, r0
   1975e:	6006      	str	r6, [r0, #0]
   19760:	e7e3      	b.n	1972a <__pow5mult+0x32>
   19762:	f247 3cc0 	movw	ip, #29632	; 0x73c0
   19766:	2300      	movs	r3, #0
   19768:	f2c0 0c02 	movt	ip, #2
   1976c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
   19770:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
   19774:	f7ff ff7c 	bl	19670 <__multadd>
   19778:	4680      	mov	r8, r0
   1977a:	e7c5      	b.n	19708 <__pow5mult+0x10>
   1977c:	2010      	movs	r0, #16
   1977e:	f7ff f80d 	bl	1879c <malloc>
   19782:	2300      	movs	r3, #0
   19784:	4606      	mov	r6, r0
   19786:	6260      	str	r0, [r4, #36]	; 0x24
   19788:	60c3      	str	r3, [r0, #12]
   1978a:	6043      	str	r3, [r0, #4]
   1978c:	6083      	str	r3, [r0, #8]
   1978e:	6003      	str	r3, [r0, #0]
   19790:	4620      	mov	r0, r4
   19792:	f240 2171 	movw	r1, #625	; 0x271
   19796:	f7ff ff61 	bl	1965c <__i2b>
   1979a:	2300      	movs	r3, #0
   1979c:	60b0      	str	r0, [r6, #8]
   1979e:	4607      	mov	r7, r0
   197a0:	6003      	str	r3, [r0, #0]
   197a2:	e7b9      	b.n	19718 <__pow5mult+0x20>

000197a4 <__s2b>:
   197a4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
   197a8:	461e      	mov	r6, r3
   197aa:	f648 6339 	movw	r3, #36409	; 0x8e39
   197ae:	f106 0c08 	add.w	ip, r6, #8
   197b2:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
   197b6:	4688      	mov	r8, r1
   197b8:	4605      	mov	r5, r0
   197ba:	4617      	mov	r7, r2
   197bc:	fb83 130c 	smull	r1, r3, r3, ip
   197c0:	ea4f 7cec 	mov.w	ip, ip, asr #31
   197c4:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
   197c8:	f1bc 0f01 	cmp.w	ip, #1
   197cc:	dd35      	ble.n	1983a <__s2b+0x96>
   197ce:	2100      	movs	r1, #0
   197d0:	2201      	movs	r2, #1
   197d2:	0052      	lsls	r2, r2, #1
   197d4:	3101      	adds	r1, #1
   197d6:	4594      	cmp	ip, r2
   197d8:	dcfb      	bgt.n	197d2 <__s2b+0x2e>
   197da:	4628      	mov	r0, r5
   197dc:	f7ff fd2c 	bl	19238 <_Balloc>
   197e0:	9b08      	ldr	r3, [sp, #32]
   197e2:	6143      	str	r3, [r0, #20]
   197e4:	2301      	movs	r3, #1
   197e6:	2f09      	cmp	r7, #9
   197e8:	6103      	str	r3, [r0, #16]
   197ea:	dd22      	ble.n	19832 <__s2b+0x8e>
   197ec:	f108 0a09 	add.w	sl, r8, #9
   197f0:	2409      	movs	r4, #9
   197f2:	f818 3004 	ldrb.w	r3, [r8, r4]
   197f6:	4601      	mov	r1, r0
   197f8:	220a      	movs	r2, #10
   197fa:	3401      	adds	r4, #1
   197fc:	3b30      	subs	r3, #48	; 0x30
   197fe:	4628      	mov	r0, r5
   19800:	f7ff ff36 	bl	19670 <__multadd>
   19804:	42a7      	cmp	r7, r4
   19806:	dcf4      	bgt.n	197f2 <__s2b+0x4e>
   19808:	eb0a 0807 	add.w	r8, sl, r7
   1980c:	f1a8 0808 	sub.w	r8, r8, #8
   19810:	42be      	cmp	r6, r7
   19812:	dd0c      	ble.n	1982e <__s2b+0x8a>
   19814:	2400      	movs	r4, #0
   19816:	f818 3004 	ldrb.w	r3, [r8, r4]
   1981a:	4601      	mov	r1, r0
   1981c:	3401      	adds	r4, #1
   1981e:	220a      	movs	r2, #10
   19820:	3b30      	subs	r3, #48	; 0x30
   19822:	4628      	mov	r0, r5
   19824:	f7ff ff24 	bl	19670 <__multadd>
   19828:	19e3      	adds	r3, r4, r7
   1982a:	429e      	cmp	r6, r3
   1982c:	dcf3      	bgt.n	19816 <__s2b+0x72>
   1982e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
   19832:	f108 080a 	add.w	r8, r8, #10
   19836:	2709      	movs	r7, #9
   19838:	e7ea      	b.n	19810 <__s2b+0x6c>
   1983a:	2100      	movs	r1, #0
   1983c:	e7cd      	b.n	197da <__s2b+0x36>
   1983e:	bf00      	nop

00019840 <_realloc_r>:
   19840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19844:	4691      	mov	r9, r2
   19846:	b083      	sub	sp, #12
   19848:	4607      	mov	r7, r0
   1984a:	460e      	mov	r6, r1
   1984c:	2900      	cmp	r1, #0
   1984e:	f000 813a 	beq.w	19ac6 <_realloc_r+0x286>
   19852:	f1a1 0808 	sub.w	r8, r1, #8
   19856:	f109 040b 	add.w	r4, r9, #11
   1985a:	f7ff fb41 	bl	18ee0 <__malloc_lock>
   1985e:	2c16      	cmp	r4, #22
   19860:	f8d8 1004 	ldr.w	r1, [r8, #4]
   19864:	460b      	mov	r3, r1
   19866:	f200 80a0 	bhi.w	199aa <_realloc_r+0x16a>
   1986a:	2210      	movs	r2, #16
   1986c:	2500      	movs	r5, #0
   1986e:	4614      	mov	r4, r2
   19870:	454c      	cmp	r4, r9
   19872:	bf38      	it	cc
   19874:	f045 0501 	orrcc.w	r5, r5, #1
   19878:	2d00      	cmp	r5, #0
   1987a:	f040 812a 	bne.w	19ad2 <_realloc_r+0x292>
   1987e:	f021 0a03 	bic.w	sl, r1, #3
   19882:	4592      	cmp	sl, r2
   19884:	bfa2      	ittt	ge
   19886:	4640      	movge	r0, r8
   19888:	4655      	movge	r5, sl
   1988a:	f108 0808 	addge.w	r8, r8, #8
   1988e:	da75      	bge.n	1997c <_realloc_r+0x13c>
   19890:	f240 13e0 	movw	r3, #480	; 0x1e0
   19894:	eb08 000a 	add.w	r0, r8, sl
   19898:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1989c:	f8d3 e008 	ldr.w	lr, [r3, #8]
   198a0:	4586      	cmp	lr, r0
   198a2:	f000 811a 	beq.w	19ada <_realloc_r+0x29a>
   198a6:	f8d0 c004 	ldr.w	ip, [r0, #4]
   198aa:	f02c 0b01 	bic.w	fp, ip, #1
   198ae:	4483      	add	fp, r0
   198b0:	f8db b004 	ldr.w	fp, [fp, #4]
   198b4:	f01b 0f01 	tst.w	fp, #1
   198b8:	d07c      	beq.n	199b4 <_realloc_r+0x174>
   198ba:	46ac      	mov	ip, r5
   198bc:	4628      	mov	r0, r5
   198be:	f011 0f01 	tst.w	r1, #1
   198c2:	f040 809b 	bne.w	199fc <_realloc_r+0x1bc>
   198c6:	f856 1c08 	ldr.w	r1, [r6, #-8]
   198ca:	ebc1 0b08 	rsb	fp, r1, r8
   198ce:	f8db 5004 	ldr.w	r5, [fp, #4]
   198d2:	f025 0503 	bic.w	r5, r5, #3
   198d6:	2800      	cmp	r0, #0
   198d8:	f000 80dd 	beq.w	19a96 <_realloc_r+0x256>
   198dc:	4570      	cmp	r0, lr
   198de:	f000 811f 	beq.w	19b20 <_realloc_r+0x2e0>
   198e2:	eb05 030a 	add.w	r3, r5, sl
   198e6:	eb0c 0503 	add.w	r5, ip, r3
   198ea:	4295      	cmp	r5, r2
   198ec:	bfb8      	it	lt
   198ee:	461d      	movlt	r5, r3
   198f0:	f2c0 80d2 	blt.w	19a98 <_realloc_r+0x258>
   198f4:	6881      	ldr	r1, [r0, #8]
   198f6:	465b      	mov	r3, fp
   198f8:	68c0      	ldr	r0, [r0, #12]
   198fa:	f1aa 0204 	sub.w	r2, sl, #4
   198fe:	2a24      	cmp	r2, #36	; 0x24
   19900:	6081      	str	r1, [r0, #8]
   19902:	60c8      	str	r0, [r1, #12]
   19904:	f853 1f08 	ldr.w	r1, [r3, #8]!
   19908:	f8db 000c 	ldr.w	r0, [fp, #12]
   1990c:	6081      	str	r1, [r0, #8]
   1990e:	60c8      	str	r0, [r1, #12]
   19910:	f200 80d0 	bhi.w	19ab4 <_realloc_r+0x274>
   19914:	2a13      	cmp	r2, #19
   19916:	469c      	mov	ip, r3
   19918:	d921      	bls.n	1995e <_realloc_r+0x11e>
   1991a:	4631      	mov	r1, r6
   1991c:	f10b 0c10 	add.w	ip, fp, #16
   19920:	f851 0b04 	ldr.w	r0, [r1], #4
   19924:	f8cb 0008 	str.w	r0, [fp, #8]
   19928:	6870      	ldr	r0, [r6, #4]
   1992a:	1d0e      	adds	r6, r1, #4
   1992c:	2a1b      	cmp	r2, #27
   1992e:	f8cb 000c 	str.w	r0, [fp, #12]
   19932:	d914      	bls.n	1995e <_realloc_r+0x11e>
   19934:	6848      	ldr	r0, [r1, #4]
   19936:	1d31      	adds	r1, r6, #4
   19938:	f10b 0c18 	add.w	ip, fp, #24
   1993c:	f8cb 0010 	str.w	r0, [fp, #16]
   19940:	6870      	ldr	r0, [r6, #4]
   19942:	1d0e      	adds	r6, r1, #4
   19944:	2a24      	cmp	r2, #36	; 0x24
   19946:	f8cb 0014 	str.w	r0, [fp, #20]
   1994a:	d108      	bne.n	1995e <_realloc_r+0x11e>
   1994c:	684a      	ldr	r2, [r1, #4]
   1994e:	f10b 0c20 	add.w	ip, fp, #32
   19952:	f8cb 2018 	str.w	r2, [fp, #24]
   19956:	6872      	ldr	r2, [r6, #4]
   19958:	3608      	adds	r6, #8
   1995a:	f8cb 201c 	str.w	r2, [fp, #28]
   1995e:	4631      	mov	r1, r6
   19960:	4698      	mov	r8, r3
   19962:	4662      	mov	r2, ip
   19964:	4658      	mov	r0, fp
   19966:	f851 3b04 	ldr.w	r3, [r1], #4
   1996a:	f842 3b04 	str.w	r3, [r2], #4
   1996e:	6873      	ldr	r3, [r6, #4]
   19970:	f8cc 3004 	str.w	r3, [ip, #4]
   19974:	684b      	ldr	r3, [r1, #4]
   19976:	6053      	str	r3, [r2, #4]
   19978:	f8db 3004 	ldr.w	r3, [fp, #4]
   1997c:	ebc4 0c05 	rsb	ip, r4, r5
   19980:	f1bc 0f0f 	cmp.w	ip, #15
   19984:	d826      	bhi.n	199d4 <_realloc_r+0x194>
   19986:	1942      	adds	r2, r0, r5
   19988:	f003 0301 	and.w	r3, r3, #1
   1998c:	ea43 0505 	orr.w	r5, r3, r5
   19990:	6045      	str	r5, [r0, #4]
   19992:	6853      	ldr	r3, [r2, #4]
   19994:	f043 0301 	orr.w	r3, r3, #1
   19998:	6053      	str	r3, [r2, #4]
   1999a:	4638      	mov	r0, r7
   1999c:	4645      	mov	r5, r8
   1999e:	f7ff faa1 	bl	18ee4 <__malloc_unlock>
   199a2:	4628      	mov	r0, r5
   199a4:	b003      	add	sp, #12
   199a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   199aa:	f024 0407 	bic.w	r4, r4, #7
   199ae:	4622      	mov	r2, r4
   199b0:	0fe5      	lsrs	r5, r4, #31
   199b2:	e75d      	b.n	19870 <_realloc_r+0x30>
   199b4:	f02c 0c03 	bic.w	ip, ip, #3
   199b8:	eb0c 050a 	add.w	r5, ip, sl
   199bc:	4295      	cmp	r5, r2
   199be:	f6ff af7e 	blt.w	198be <_realloc_r+0x7e>
   199c2:	6882      	ldr	r2, [r0, #8]
   199c4:	460b      	mov	r3, r1
   199c6:	68c1      	ldr	r1, [r0, #12]
   199c8:	4640      	mov	r0, r8
   199ca:	f108 0808 	add.w	r8, r8, #8
   199ce:	608a      	str	r2, [r1, #8]
   199d0:	60d1      	str	r1, [r2, #12]
   199d2:	e7d3      	b.n	1997c <_realloc_r+0x13c>
   199d4:	1901      	adds	r1, r0, r4
   199d6:	f003 0301 	and.w	r3, r3, #1
   199da:	eb01 020c 	add.w	r2, r1, ip
   199de:	ea43 0404 	orr.w	r4, r3, r4
   199e2:	f04c 0301 	orr.w	r3, ip, #1
   199e6:	6044      	str	r4, [r0, #4]
   199e8:	604b      	str	r3, [r1, #4]
   199ea:	4638      	mov	r0, r7
   199ec:	6853      	ldr	r3, [r2, #4]
   199ee:	3108      	adds	r1, #8
   199f0:	f043 0301 	orr.w	r3, r3, #1
   199f4:	6053      	str	r3, [r2, #4]
   199f6:	f7fe fdaf 	bl	18558 <_free_r>
   199fa:	e7ce      	b.n	1999a <_realloc_r+0x15a>
   199fc:	4649      	mov	r1, r9
   199fe:	4638      	mov	r0, r7
   19a00:	f7fe fed4 	bl	187ac <_malloc_r>
   19a04:	4605      	mov	r5, r0
   19a06:	2800      	cmp	r0, #0
   19a08:	d041      	beq.n	19a8e <_realloc_r+0x24e>
   19a0a:	f8d8 3004 	ldr.w	r3, [r8, #4]
   19a0e:	f1a0 0208 	sub.w	r2, r0, #8
   19a12:	f023 0101 	bic.w	r1, r3, #1
   19a16:	4441      	add	r1, r8
   19a18:	428a      	cmp	r2, r1
   19a1a:	f000 80d7 	beq.w	19bcc <_realloc_r+0x38c>
   19a1e:	f1aa 0204 	sub.w	r2, sl, #4
   19a22:	4631      	mov	r1, r6
   19a24:	2a24      	cmp	r2, #36	; 0x24
   19a26:	d878      	bhi.n	19b1a <_realloc_r+0x2da>
   19a28:	2a13      	cmp	r2, #19
   19a2a:	4603      	mov	r3, r0
   19a2c:	d921      	bls.n	19a72 <_realloc_r+0x232>
   19a2e:	4634      	mov	r4, r6
   19a30:	f854 3b04 	ldr.w	r3, [r4], #4
   19a34:	1d21      	adds	r1, r4, #4
   19a36:	f840 3b04 	str.w	r3, [r0], #4
   19a3a:	1d03      	adds	r3, r0, #4
   19a3c:	f8d6 c004 	ldr.w	ip, [r6, #4]
   19a40:	2a1b      	cmp	r2, #27
   19a42:	f8c5 c004 	str.w	ip, [r5, #4]
   19a46:	d914      	bls.n	19a72 <_realloc_r+0x232>
   19a48:	f8d4 e004 	ldr.w	lr, [r4, #4]
   19a4c:	1d1c      	adds	r4, r3, #4
   19a4e:	f101 0c04 	add.w	ip, r1, #4
   19a52:	f8c0 e004 	str.w	lr, [r0, #4]
   19a56:	6848      	ldr	r0, [r1, #4]
   19a58:	f10c 0104 	add.w	r1, ip, #4
   19a5c:	6058      	str	r0, [r3, #4]
   19a5e:	1d23      	adds	r3, r4, #4
   19a60:	2a24      	cmp	r2, #36	; 0x24
   19a62:	d106      	bne.n	19a72 <_realloc_r+0x232>
   19a64:	f8dc 2004 	ldr.w	r2, [ip, #4]
   19a68:	6062      	str	r2, [r4, #4]
   19a6a:	684a      	ldr	r2, [r1, #4]
   19a6c:	3108      	adds	r1, #8
   19a6e:	605a      	str	r2, [r3, #4]
   19a70:	3308      	adds	r3, #8
   19a72:	4608      	mov	r0, r1
   19a74:	461a      	mov	r2, r3
   19a76:	f850 4b04 	ldr.w	r4, [r0], #4
   19a7a:	f842 4b04 	str.w	r4, [r2], #4
   19a7e:	6849      	ldr	r1, [r1, #4]
   19a80:	6059      	str	r1, [r3, #4]
   19a82:	6843      	ldr	r3, [r0, #4]
   19a84:	6053      	str	r3, [r2, #4]
   19a86:	4631      	mov	r1, r6
   19a88:	4638      	mov	r0, r7
   19a8a:	f7fe fd65 	bl	18558 <_free_r>
   19a8e:	4638      	mov	r0, r7
   19a90:	f7ff fa28 	bl	18ee4 <__malloc_unlock>
   19a94:	e785      	b.n	199a2 <_realloc_r+0x162>
   19a96:	4455      	add	r5, sl
   19a98:	4295      	cmp	r5, r2
   19a9a:	dbaf      	blt.n	199fc <_realloc_r+0x1bc>
   19a9c:	465b      	mov	r3, fp
   19a9e:	f8db 000c 	ldr.w	r0, [fp, #12]
   19aa2:	f1aa 0204 	sub.w	r2, sl, #4
   19aa6:	f853 1f08 	ldr.w	r1, [r3, #8]!
   19aaa:	2a24      	cmp	r2, #36	; 0x24
   19aac:	6081      	str	r1, [r0, #8]
   19aae:	60c8      	str	r0, [r1, #12]
   19ab0:	f67f af30 	bls.w	19914 <_realloc_r+0xd4>
   19ab4:	4618      	mov	r0, r3
   19ab6:	4631      	mov	r1, r6
   19ab8:	4698      	mov	r8, r3
   19aba:	f7ff f9b5 	bl	18e28 <memmove>
   19abe:	4658      	mov	r0, fp
   19ac0:	f8db 3004 	ldr.w	r3, [fp, #4]
   19ac4:	e75a      	b.n	1997c <_realloc_r+0x13c>
   19ac6:	4611      	mov	r1, r2
   19ac8:	b003      	add	sp, #12
   19aca:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19ace:	f7fe be6d 	b.w	187ac <_malloc_r>
   19ad2:	230c      	movs	r3, #12
   19ad4:	2500      	movs	r5, #0
   19ad6:	603b      	str	r3, [r7, #0]
   19ad8:	e763      	b.n	199a2 <_realloc_r+0x162>
   19ada:	f8de 5004 	ldr.w	r5, [lr, #4]
   19ade:	f104 0b10 	add.w	fp, r4, #16
   19ae2:	f025 0c03 	bic.w	ip, r5, #3
   19ae6:	eb0c 000a 	add.w	r0, ip, sl
   19aea:	4558      	cmp	r0, fp
   19aec:	bfb8      	it	lt
   19aee:	4670      	movlt	r0, lr
   19af0:	f6ff aee5 	blt.w	198be <_realloc_r+0x7e>
   19af4:	eb08 0204 	add.w	r2, r8, r4
   19af8:	1b01      	subs	r1, r0, r4
   19afa:	f041 0101 	orr.w	r1, r1, #1
   19afe:	609a      	str	r2, [r3, #8]
   19b00:	6051      	str	r1, [r2, #4]
   19b02:	4638      	mov	r0, r7
   19b04:	f8d8 1004 	ldr.w	r1, [r8, #4]
   19b08:	4635      	mov	r5, r6
   19b0a:	f001 0301 	and.w	r3, r1, #1
   19b0e:	431c      	orrs	r4, r3
   19b10:	f8c8 4004 	str.w	r4, [r8, #4]
   19b14:	f7ff f9e6 	bl	18ee4 <__malloc_unlock>
   19b18:	e743      	b.n	199a2 <_realloc_r+0x162>
   19b1a:	f7ff f985 	bl	18e28 <memmove>
   19b1e:	e7b2      	b.n	19a86 <_realloc_r+0x246>
   19b20:	4455      	add	r5, sl
   19b22:	f104 0110 	add.w	r1, r4, #16
   19b26:	44ac      	add	ip, r5
   19b28:	458c      	cmp	ip, r1
   19b2a:	dbb5      	blt.n	19a98 <_realloc_r+0x258>
   19b2c:	465d      	mov	r5, fp
   19b2e:	f8db 000c 	ldr.w	r0, [fp, #12]
   19b32:	f1aa 0204 	sub.w	r2, sl, #4
   19b36:	f855 1f08 	ldr.w	r1, [r5, #8]!
   19b3a:	2a24      	cmp	r2, #36	; 0x24
   19b3c:	6081      	str	r1, [r0, #8]
   19b3e:	60c8      	str	r0, [r1, #12]
   19b40:	d84c      	bhi.n	19bdc <_realloc_r+0x39c>
   19b42:	2a13      	cmp	r2, #19
   19b44:	4628      	mov	r0, r5
   19b46:	d924      	bls.n	19b92 <_realloc_r+0x352>
   19b48:	4631      	mov	r1, r6
   19b4a:	f10b 0010 	add.w	r0, fp, #16
   19b4e:	f851 eb04 	ldr.w	lr, [r1], #4
   19b52:	f8cb e008 	str.w	lr, [fp, #8]
   19b56:	f8d6 e004 	ldr.w	lr, [r6, #4]
   19b5a:	1d0e      	adds	r6, r1, #4
   19b5c:	2a1b      	cmp	r2, #27
   19b5e:	f8cb e00c 	str.w	lr, [fp, #12]
   19b62:	d916      	bls.n	19b92 <_realloc_r+0x352>
   19b64:	f8d1 e004 	ldr.w	lr, [r1, #4]
   19b68:	1d31      	adds	r1, r6, #4
   19b6a:	f10b 0018 	add.w	r0, fp, #24
   19b6e:	f8cb e010 	str.w	lr, [fp, #16]
   19b72:	f8d6 e004 	ldr.w	lr, [r6, #4]
   19b76:	1d0e      	adds	r6, r1, #4
   19b78:	2a24      	cmp	r2, #36	; 0x24
   19b7a:	f8cb e014 	str.w	lr, [fp, #20]
   19b7e:	d108      	bne.n	19b92 <_realloc_r+0x352>
   19b80:	684a      	ldr	r2, [r1, #4]
   19b82:	f10b 0020 	add.w	r0, fp, #32
   19b86:	f8cb 2018 	str.w	r2, [fp, #24]
   19b8a:	6872      	ldr	r2, [r6, #4]
   19b8c:	3608      	adds	r6, #8
   19b8e:	f8cb 201c 	str.w	r2, [fp, #28]
   19b92:	4631      	mov	r1, r6
   19b94:	4602      	mov	r2, r0
   19b96:	f851 eb04 	ldr.w	lr, [r1], #4
   19b9a:	f842 eb04 	str.w	lr, [r2], #4
   19b9e:	6876      	ldr	r6, [r6, #4]
   19ba0:	6046      	str	r6, [r0, #4]
   19ba2:	6849      	ldr	r1, [r1, #4]
   19ba4:	6051      	str	r1, [r2, #4]
   19ba6:	eb0b 0204 	add.w	r2, fp, r4
   19baa:	ebc4 010c 	rsb	r1, r4, ip
   19bae:	f041 0101 	orr.w	r1, r1, #1
   19bb2:	609a      	str	r2, [r3, #8]
   19bb4:	6051      	str	r1, [r2, #4]
   19bb6:	4638      	mov	r0, r7
   19bb8:	f8db 1004 	ldr.w	r1, [fp, #4]
   19bbc:	f001 0301 	and.w	r3, r1, #1
   19bc0:	431c      	orrs	r4, r3
   19bc2:	f8cb 4004 	str.w	r4, [fp, #4]
   19bc6:	f7ff f98d 	bl	18ee4 <__malloc_unlock>
   19bca:	e6ea      	b.n	199a2 <_realloc_r+0x162>
   19bcc:	6855      	ldr	r5, [r2, #4]
   19bce:	4640      	mov	r0, r8
   19bd0:	f108 0808 	add.w	r8, r8, #8
   19bd4:	f025 0503 	bic.w	r5, r5, #3
   19bd8:	4455      	add	r5, sl
   19bda:	e6cf      	b.n	1997c <_realloc_r+0x13c>
   19bdc:	4631      	mov	r1, r6
   19bde:	4628      	mov	r0, r5
   19be0:	9300      	str	r3, [sp, #0]
   19be2:	f8cd c004 	str.w	ip, [sp, #4]
   19be6:	f7ff f91f 	bl	18e28 <memmove>
   19bea:	f8dd c004 	ldr.w	ip, [sp, #4]
   19bee:	9b00      	ldr	r3, [sp, #0]
   19bf0:	e7d9      	b.n	19ba6 <_realloc_r+0x366>
   19bf2:	bf00      	nop

00019bf4 <__isinfd>:
   19bf4:	4602      	mov	r2, r0
   19bf6:	4240      	negs	r0, r0
   19bf8:	ea40 0302 	orr.w	r3, r0, r2
   19bfc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   19c00:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
   19c04:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
   19c08:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
   19c0c:	4258      	negs	r0, r3
   19c0e:	ea40 0303 	orr.w	r3, r0, r3
   19c12:	17d8      	asrs	r0, r3, #31
   19c14:	3001      	adds	r0, #1
   19c16:	4770      	bx	lr

00019c18 <__isnand>:
   19c18:	4602      	mov	r2, r0
   19c1a:	4240      	negs	r0, r0
   19c1c:	4310      	orrs	r0, r2
   19c1e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   19c22:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
   19c26:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
   19c2a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
   19c2e:	0fc0      	lsrs	r0, r0, #31
   19c30:	4770      	bx	lr
   19c32:	bf00      	nop

00019c34 <_sbrk_r>:
   19c34:	b538      	push	{r3, r4, r5, lr}
   19c36:	f64c 445c 	movw	r4, #52316	; 0xcc5c
   19c3a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   19c3e:	4605      	mov	r5, r0
   19c40:	4608      	mov	r0, r1
   19c42:	2300      	movs	r3, #0
   19c44:	6023      	str	r3, [r4, #0]
   19c46:	f7f0 fbef 	bl	a428 <_sbrk>
   19c4a:	f1b0 3fff 	cmp.w	r0, #4294967295
   19c4e:	d000      	beq.n	19c52 <_sbrk_r+0x1e>
   19c50:	bd38      	pop	{r3, r4, r5, pc}
   19c52:	6823      	ldr	r3, [r4, #0]
   19c54:	2b00      	cmp	r3, #0
   19c56:	d0fb      	beq.n	19c50 <_sbrk_r+0x1c>
   19c58:	602b      	str	r3, [r5, #0]
   19c5a:	bd38      	pop	{r3, r4, r5, pc}

00019c5c <strcmp>:
   19c5c:	ea80 0201 	eor.w	r2, r0, r1
   19c60:	f012 0f03 	tst.w	r2, #3
   19c64:	d13a      	bne.n	19cdc <strcmp_unaligned>
   19c66:	f010 0203 	ands.w	r2, r0, #3
   19c6a:	f020 0003 	bic.w	r0, r0, #3
   19c6e:	f021 0103 	bic.w	r1, r1, #3
   19c72:	f850 cb04 	ldr.w	ip, [r0], #4
   19c76:	bf08      	it	eq
   19c78:	f851 3b04 	ldreq.w	r3, [r1], #4
   19c7c:	d00d      	beq.n	19c9a <strcmp+0x3e>
   19c7e:	f082 0203 	eor.w	r2, r2, #3
   19c82:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   19c86:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
   19c8a:	fa23 f202 	lsr.w	r2, r3, r2
   19c8e:	f851 3b04 	ldr.w	r3, [r1], #4
   19c92:	ea4c 0c02 	orr.w	ip, ip, r2
   19c96:	ea43 0302 	orr.w	r3, r3, r2
   19c9a:	bf00      	nop
   19c9c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
   19ca0:	459c      	cmp	ip, r3
   19ca2:	bf01      	itttt	eq
   19ca4:	ea22 020c 	biceq.w	r2, r2, ip
   19ca8:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
   19cac:	f850 cb04 	ldreq.w	ip, [r0], #4
   19cb0:	f851 3b04 	ldreq.w	r3, [r1], #4
   19cb4:	d0f2      	beq.n	19c9c <strcmp+0x40>
   19cb6:	ea4f 600c 	mov.w	r0, ip, lsl #24
   19cba:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
   19cbe:	2801      	cmp	r0, #1
   19cc0:	bf28      	it	cs
   19cc2:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
   19cc6:	bf08      	it	eq
   19cc8:	0a1b      	lsreq	r3, r3, #8
   19cca:	d0f4      	beq.n	19cb6 <strcmp+0x5a>
   19ccc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   19cd0:	ea4f 6010 	mov.w	r0, r0, lsr #24
   19cd4:	eba0 0003 	sub.w	r0, r0, r3
   19cd8:	4770      	bx	lr
   19cda:	bf00      	nop

00019cdc <strcmp_unaligned>:
   19cdc:	f010 0f03 	tst.w	r0, #3
   19ce0:	d00a      	beq.n	19cf8 <strcmp_unaligned+0x1c>
   19ce2:	f810 2b01 	ldrb.w	r2, [r0], #1
   19ce6:	f811 3b01 	ldrb.w	r3, [r1], #1
   19cea:	2a01      	cmp	r2, #1
   19cec:	bf28      	it	cs
   19cee:	429a      	cmpcs	r2, r3
   19cf0:	d0f4      	beq.n	19cdc <strcmp_unaligned>
   19cf2:	eba2 0003 	sub.w	r0, r2, r3
   19cf6:	4770      	bx	lr
   19cf8:	f84d 5d04 	str.w	r5, [sp, #-4]!
   19cfc:	f84d 4d04 	str.w	r4, [sp, #-4]!
   19d00:	f04f 0201 	mov.w	r2, #1
   19d04:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
   19d08:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
   19d0c:	f001 0c03 	and.w	ip, r1, #3
   19d10:	f021 0103 	bic.w	r1, r1, #3
   19d14:	f850 4b04 	ldr.w	r4, [r0], #4
   19d18:	f851 5b04 	ldr.w	r5, [r1], #4
   19d1c:	f1bc 0f02 	cmp.w	ip, #2
   19d20:	d026      	beq.n	19d70 <strcmp_unaligned+0x94>
   19d22:	d84b      	bhi.n	19dbc <strcmp_unaligned+0xe0>
   19d24:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
   19d28:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
   19d2c:	eba4 0302 	sub.w	r3, r4, r2
   19d30:	ea23 0304 	bic.w	r3, r3, r4
   19d34:	d10d      	bne.n	19d52 <strcmp_unaligned+0x76>
   19d36:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   19d3a:	bf08      	it	eq
   19d3c:	f851 5b04 	ldreq.w	r5, [r1], #4
   19d40:	d10a      	bne.n	19d58 <strcmp_unaligned+0x7c>
   19d42:	ea8c 0c04 	eor.w	ip, ip, r4
   19d46:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
   19d4a:	d10c      	bne.n	19d66 <strcmp_unaligned+0x8a>
   19d4c:	f850 4b04 	ldr.w	r4, [r0], #4
   19d50:	e7e8      	b.n	19d24 <strcmp_unaligned+0x48>
   19d52:	ea4f 2515 	mov.w	r5, r5, lsr #8
   19d56:	e05c      	b.n	19e12 <strcmp_unaligned+0x136>
   19d58:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
   19d5c:	d152      	bne.n	19e04 <strcmp_unaligned+0x128>
   19d5e:	780d      	ldrb	r5, [r1, #0]
   19d60:	ea4f 6c14 	mov.w	ip, r4, lsr #24
   19d64:	e055      	b.n	19e12 <strcmp_unaligned+0x136>
   19d66:	ea4f 6c14 	mov.w	ip, r4, lsr #24
   19d6a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
   19d6e:	e050      	b.n	19e12 <strcmp_unaligned+0x136>
   19d70:	ea4f 4c04 	mov.w	ip, r4, lsl #16
   19d74:	eba4 0302 	sub.w	r3, r4, r2
   19d78:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   19d7c:	ea23 0304 	bic.w	r3, r3, r4
   19d80:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
   19d84:	d117      	bne.n	19db6 <strcmp_unaligned+0xda>
   19d86:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   19d8a:	bf08      	it	eq
   19d8c:	f851 5b04 	ldreq.w	r5, [r1], #4
   19d90:	d107      	bne.n	19da2 <strcmp_unaligned+0xc6>
   19d92:	ea8c 0c04 	eor.w	ip, ip, r4
   19d96:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
   19d9a:	d108      	bne.n	19dae <strcmp_unaligned+0xd2>
   19d9c:	f850 4b04 	ldr.w	r4, [r0], #4
   19da0:	e7e6      	b.n	19d70 <strcmp_unaligned+0x94>
   19da2:	041b      	lsls	r3, r3, #16
   19da4:	d12e      	bne.n	19e04 <strcmp_unaligned+0x128>
   19da6:	880d      	ldrh	r5, [r1, #0]
   19da8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
   19dac:	e031      	b.n	19e12 <strcmp_unaligned+0x136>
   19dae:	ea4f 4505 	mov.w	r5, r5, lsl #16
   19db2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
   19db6:	ea4f 4515 	mov.w	r5, r5, lsr #16
   19dba:	e02a      	b.n	19e12 <strcmp_unaligned+0x136>
   19dbc:	f004 0cff 	and.w	ip, r4, #255	; 0xff
   19dc0:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
   19dc4:	eba4 0302 	sub.w	r3, r4, r2
   19dc8:	ea23 0304 	bic.w	r3, r3, r4
   19dcc:	d10d      	bne.n	19dea <strcmp_unaligned+0x10e>
   19dce:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   19dd2:	bf08      	it	eq
   19dd4:	f851 5b04 	ldreq.w	r5, [r1], #4
   19dd8:	d10a      	bne.n	19df0 <strcmp_unaligned+0x114>
   19dda:	ea8c 0c04 	eor.w	ip, ip, r4
   19dde:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
   19de2:	d10a      	bne.n	19dfa <strcmp_unaligned+0x11e>
   19de4:	f850 4b04 	ldr.w	r4, [r0], #4
   19de8:	e7e8      	b.n	19dbc <strcmp_unaligned+0xe0>
   19dea:	ea4f 6515 	mov.w	r5, r5, lsr #24
   19dee:	e010      	b.n	19e12 <strcmp_unaligned+0x136>
   19df0:	f014 0fff 	tst.w	r4, #255	; 0xff
   19df4:	d006      	beq.n	19e04 <strcmp_unaligned+0x128>
   19df6:	f851 5b04 	ldr.w	r5, [r1], #4
   19dfa:	ea4f 2c14 	mov.w	ip, r4, lsr #8
   19dfe:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
   19e02:	e006      	b.n	19e12 <strcmp_unaligned+0x136>
   19e04:	f04f 0000 	mov.w	r0, #0
   19e08:	f85d 4b04 	ldr.w	r4, [sp], #4
   19e0c:	f85d 5b04 	ldr.w	r5, [sp], #4
   19e10:	4770      	bx	lr
   19e12:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
   19e16:	f005 00ff 	and.w	r0, r5, #255	; 0xff
   19e1a:	2801      	cmp	r0, #1
   19e1c:	bf28      	it	cs
   19e1e:	4290      	cmpcs	r0, r2
   19e20:	bf04      	itt	eq
   19e22:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
   19e26:	0a2d      	lsreq	r5, r5, #8
   19e28:	d0f3      	beq.n	19e12 <strcmp_unaligned+0x136>
   19e2a:	eba2 0000 	sub.w	r0, r2, r0
   19e2e:	f85d 4b04 	ldr.w	r4, [sp], #4
   19e32:	f85d 5b04 	ldr.w	r5, [sp], #4
   19e36:	4770      	bx	lr

00019e38 <_calloc_r>:
   19e38:	b538      	push	{r3, r4, r5, lr}
   19e3a:	fb01 f102 	mul.w	r1, r1, r2
   19e3e:	f7fe fcb5 	bl	187ac <_malloc_r>
   19e42:	4604      	mov	r4, r0
   19e44:	b1f8      	cbz	r0, 19e86 <_calloc_r+0x4e>
   19e46:	f850 2c04 	ldr.w	r2, [r0, #-4]
   19e4a:	f022 0203 	bic.w	r2, r2, #3
   19e4e:	3a04      	subs	r2, #4
   19e50:	2a24      	cmp	r2, #36	; 0x24
   19e52:	d81a      	bhi.n	19e8a <_calloc_r+0x52>
   19e54:	2a13      	cmp	r2, #19
   19e56:	4603      	mov	r3, r0
   19e58:	d90f      	bls.n	19e7a <_calloc_r+0x42>
   19e5a:	2100      	movs	r1, #0
   19e5c:	f840 1b04 	str.w	r1, [r0], #4
   19e60:	1d03      	adds	r3, r0, #4
   19e62:	2a1b      	cmp	r2, #27
   19e64:	6061      	str	r1, [r4, #4]
   19e66:	d908      	bls.n	19e7a <_calloc_r+0x42>
   19e68:	1d1d      	adds	r5, r3, #4
   19e6a:	6041      	str	r1, [r0, #4]
   19e6c:	6059      	str	r1, [r3, #4]
   19e6e:	1d2b      	adds	r3, r5, #4
   19e70:	2a24      	cmp	r2, #36	; 0x24
   19e72:	bf02      	ittt	eq
   19e74:	6069      	streq	r1, [r5, #4]
   19e76:	6059      	streq	r1, [r3, #4]
   19e78:	3308      	addeq	r3, #8
   19e7a:	461a      	mov	r2, r3
   19e7c:	2100      	movs	r1, #0
   19e7e:	f842 1b04 	str.w	r1, [r2], #4
   19e82:	6059      	str	r1, [r3, #4]
   19e84:	6051      	str	r1, [r2, #4]
   19e86:	4620      	mov	r0, r4
   19e88:	bd38      	pop	{r3, r4, r5, pc}
   19e8a:	2100      	movs	r1, #0
   19e8c:	f7fa ffc0 	bl	14e10 <memset>
   19e90:	4620      	mov	r0, r4
   19e92:	bd38      	pop	{r3, r4, r5, pc}

00019e94 <_wrapup_reent>:
   19e94:	b570      	push	{r4, r5, r6, lr}
   19e96:	4604      	mov	r4, r0
   19e98:	b188      	cbz	r0, 19ebe <_wrapup_reent+0x2a>
   19e9a:	f104 0248 	add.w	r2, r4, #72	; 0x48
   19e9e:	6853      	ldr	r3, [r2, #4]
   19ea0:	1e5d      	subs	r5, r3, #1
   19ea2:	d407      	bmi.n	19eb4 <_wrapup_reent+0x20>
   19ea4:	3302      	adds	r3, #2
   19ea6:	eb02 0683 	add.w	r6, r2, r3, lsl #2
   19eaa:	f856 3d04 	ldr.w	r3, [r6, #-4]!
   19eae:	4798      	blx	r3
   19eb0:	3d01      	subs	r5, #1
   19eb2:	d5fa      	bpl.n	19eaa <_wrapup_reent+0x16>
   19eb4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   19eb6:	b10b      	cbz	r3, 19ebc <_wrapup_reent+0x28>
   19eb8:	4620      	mov	r0, r4
   19eba:	4798      	blx	r3
   19ebc:	bd70      	pop	{r4, r5, r6, pc}
   19ebe:	f240 03dc 	movw	r3, #220	; 0xdc
   19ec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   19ec6:	681c      	ldr	r4, [r3, #0]
   19ec8:	e7e7      	b.n	19e9a <_wrapup_reent+0x6>
   19eca:	bf00      	nop

00019ecc <cleanup_glue>:
   19ecc:	b570      	push	{r4, r5, r6, lr}
   19ece:	460c      	mov	r4, r1
   19ed0:	6809      	ldr	r1, [r1, #0]
   19ed2:	4605      	mov	r5, r0
   19ed4:	b109      	cbz	r1, 19eda <cleanup_glue+0xe>
   19ed6:	f7ff fff9 	bl	19ecc <cleanup_glue>
   19eda:	4628      	mov	r0, r5
   19edc:	4621      	mov	r1, r4
   19ede:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   19ee2:	f7fe bb39 	b.w	18558 <_free_r>
   19ee6:	bf00      	nop

00019ee8 <_reclaim_reent>:
   19ee8:	f240 03dc 	movw	r3, #220	; 0xdc
   19eec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   19ef0:	b570      	push	{r4, r5, r6, lr}
   19ef2:	681b      	ldr	r3, [r3, #0]
   19ef4:	4605      	mov	r5, r0
   19ef6:	4298      	cmp	r0, r3
   19ef8:	d046      	beq.n	19f88 <_reclaim_reent+0xa0>
   19efa:	6a43      	ldr	r3, [r0, #36]	; 0x24
   19efc:	4619      	mov	r1, r3
   19efe:	b1bb      	cbz	r3, 19f30 <_reclaim_reent+0x48>
   19f00:	68da      	ldr	r2, [r3, #12]
   19f02:	b1aa      	cbz	r2, 19f30 <_reclaim_reent+0x48>
   19f04:	2600      	movs	r6, #0
   19f06:	5991      	ldr	r1, [r2, r6]
   19f08:	b141      	cbz	r1, 19f1c <_reclaim_reent+0x34>
   19f0a:	680c      	ldr	r4, [r1, #0]
   19f0c:	4628      	mov	r0, r5
   19f0e:	f7fe fb23 	bl	18558 <_free_r>
   19f12:	4621      	mov	r1, r4
   19f14:	2c00      	cmp	r4, #0
   19f16:	d1f8      	bne.n	19f0a <_reclaim_reent+0x22>
   19f18:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   19f1a:	68da      	ldr	r2, [r3, #12]
   19f1c:	3604      	adds	r6, #4
   19f1e:	2e3c      	cmp	r6, #60	; 0x3c
   19f20:	d001      	beq.n	19f26 <_reclaim_reent+0x3e>
   19f22:	68da      	ldr	r2, [r3, #12]
   19f24:	e7ef      	b.n	19f06 <_reclaim_reent+0x1e>
   19f26:	4611      	mov	r1, r2
   19f28:	4628      	mov	r0, r5
   19f2a:	f7fe fb15 	bl	18558 <_free_r>
   19f2e:	6a69      	ldr	r1, [r5, #36]	; 0x24
   19f30:	6809      	ldr	r1, [r1, #0]
   19f32:	b111      	cbz	r1, 19f3a <_reclaim_reent+0x52>
   19f34:	4628      	mov	r0, r5
   19f36:	f7fe fb0f 	bl	18558 <_free_r>
   19f3a:	6969      	ldr	r1, [r5, #20]
   19f3c:	b111      	cbz	r1, 19f44 <_reclaim_reent+0x5c>
   19f3e:	4628      	mov	r0, r5
   19f40:	f7fe fb0a 	bl	18558 <_free_r>
   19f44:	6a69      	ldr	r1, [r5, #36]	; 0x24
   19f46:	b111      	cbz	r1, 19f4e <_reclaim_reent+0x66>
   19f48:	4628      	mov	r0, r5
   19f4a:	f7fe fb05 	bl	18558 <_free_r>
   19f4e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   19f50:	b111      	cbz	r1, 19f58 <_reclaim_reent+0x70>
   19f52:	4628      	mov	r0, r5
   19f54:	f7fe fb00 	bl	18558 <_free_r>
   19f58:	6be9      	ldr	r1, [r5, #60]	; 0x3c
   19f5a:	b111      	cbz	r1, 19f62 <_reclaim_reent+0x7a>
   19f5c:	4628      	mov	r0, r5
   19f5e:	f7fe fafb 	bl	18558 <_free_r>
   19f62:	6c29      	ldr	r1, [r5, #64]	; 0x40
   19f64:	b111      	cbz	r1, 19f6c <_reclaim_reent+0x84>
   19f66:	4628      	mov	r0, r5
   19f68:	f7fe faf6 	bl	18558 <_free_r>
   19f6c:	6cab      	ldr	r3, [r5, #72]	; 0x48
   19f6e:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
   19f72:	b111      	cbz	r1, 19f7a <_reclaim_reent+0x92>
   19f74:	4628      	mov	r0, r5
   19f76:	f7fe faef 	bl	18558 <_free_r>
   19f7a:	6b69      	ldr	r1, [r5, #52]	; 0x34
   19f7c:	b111      	cbz	r1, 19f84 <_reclaim_reent+0x9c>
   19f7e:	4628      	mov	r0, r5
   19f80:	f7fe faea 	bl	18558 <_free_r>
   19f84:	69ab      	ldr	r3, [r5, #24]
   19f86:	b903      	cbnz	r3, 19f8a <_reclaim_reent+0xa2>
   19f88:	bd70      	pop	{r4, r5, r6, pc}
   19f8a:	6aab      	ldr	r3, [r5, #40]	; 0x28
   19f8c:	4628      	mov	r0, r5
   19f8e:	4798      	blx	r3
   19f90:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
   19f94:	2900      	cmp	r1, #0
   19f96:	d0f7      	beq.n	19f88 <_reclaim_reent+0xa0>
   19f98:	4628      	mov	r0, r5
   19f9a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   19f9e:	e795      	b.n	19ecc <cleanup_glue>

00019fa0 <__aeabi_uidiv>:
   19fa0:	1e4a      	subs	r2, r1, #1
   19fa2:	bf08      	it	eq
   19fa4:	4770      	bxeq	lr
   19fa6:	f0c0 8124 	bcc.w	1a1f2 <__aeabi_uidiv+0x252>
   19faa:	4288      	cmp	r0, r1
   19fac:	f240 8116 	bls.w	1a1dc <__aeabi_uidiv+0x23c>
   19fb0:	4211      	tst	r1, r2
   19fb2:	f000 8117 	beq.w	1a1e4 <__aeabi_uidiv+0x244>
   19fb6:	fab0 f380 	clz	r3, r0
   19fba:	fab1 f281 	clz	r2, r1
   19fbe:	eba2 0303 	sub.w	r3, r2, r3
   19fc2:	f1c3 031f 	rsb	r3, r3, #31
   19fc6:	a204      	add	r2, pc, #16	; (adr r2, 19fd8 <__aeabi_uidiv+0x38>)
   19fc8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   19fcc:	f04f 0200 	mov.w	r2, #0
   19fd0:	469f      	mov	pc, r3
   19fd2:	bf00      	nop
   19fd4:	f3af 8000 	nop.w
   19fd8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
   19fdc:	bf00      	nop
   19fde:	eb42 0202 	adc.w	r2, r2, r2
   19fe2:	bf28      	it	cs
   19fe4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
   19fe8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
   19fec:	bf00      	nop
   19fee:	eb42 0202 	adc.w	r2, r2, r2
   19ff2:	bf28      	it	cs
   19ff4:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
   19ff8:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
   19ffc:	bf00      	nop
   19ffe:	eb42 0202 	adc.w	r2, r2, r2
   1a002:	bf28      	it	cs
   1a004:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
   1a008:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
   1a00c:	bf00      	nop
   1a00e:	eb42 0202 	adc.w	r2, r2, r2
   1a012:	bf28      	it	cs
   1a014:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
   1a018:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
   1a01c:	bf00      	nop
   1a01e:	eb42 0202 	adc.w	r2, r2, r2
   1a022:	bf28      	it	cs
   1a024:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
   1a028:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
   1a02c:	bf00      	nop
   1a02e:	eb42 0202 	adc.w	r2, r2, r2
   1a032:	bf28      	it	cs
   1a034:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
   1a038:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
   1a03c:	bf00      	nop
   1a03e:	eb42 0202 	adc.w	r2, r2, r2
   1a042:	bf28      	it	cs
   1a044:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
   1a048:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
   1a04c:	bf00      	nop
   1a04e:	eb42 0202 	adc.w	r2, r2, r2
   1a052:	bf28      	it	cs
   1a054:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
   1a058:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
   1a05c:	bf00      	nop
   1a05e:	eb42 0202 	adc.w	r2, r2, r2
   1a062:	bf28      	it	cs
   1a064:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
   1a068:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
   1a06c:	bf00      	nop
   1a06e:	eb42 0202 	adc.w	r2, r2, r2
   1a072:	bf28      	it	cs
   1a074:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
   1a078:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
   1a07c:	bf00      	nop
   1a07e:	eb42 0202 	adc.w	r2, r2, r2
   1a082:	bf28      	it	cs
   1a084:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
   1a088:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
   1a08c:	bf00      	nop
   1a08e:	eb42 0202 	adc.w	r2, r2, r2
   1a092:	bf28      	it	cs
   1a094:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
   1a098:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
   1a09c:	bf00      	nop
   1a09e:	eb42 0202 	adc.w	r2, r2, r2
   1a0a2:	bf28      	it	cs
   1a0a4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
   1a0a8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
   1a0ac:	bf00      	nop
   1a0ae:	eb42 0202 	adc.w	r2, r2, r2
   1a0b2:	bf28      	it	cs
   1a0b4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
   1a0b8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
   1a0bc:	bf00      	nop
   1a0be:	eb42 0202 	adc.w	r2, r2, r2
   1a0c2:	bf28      	it	cs
   1a0c4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
   1a0c8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
   1a0cc:	bf00      	nop
   1a0ce:	eb42 0202 	adc.w	r2, r2, r2
   1a0d2:	bf28      	it	cs
   1a0d4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
   1a0d8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
   1a0dc:	bf00      	nop
   1a0de:	eb42 0202 	adc.w	r2, r2, r2
   1a0e2:	bf28      	it	cs
   1a0e4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
   1a0e8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
   1a0ec:	bf00      	nop
   1a0ee:	eb42 0202 	adc.w	r2, r2, r2
   1a0f2:	bf28      	it	cs
   1a0f4:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
   1a0f8:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
   1a0fc:	bf00      	nop
   1a0fe:	eb42 0202 	adc.w	r2, r2, r2
   1a102:	bf28      	it	cs
   1a104:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
   1a108:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
   1a10c:	bf00      	nop
   1a10e:	eb42 0202 	adc.w	r2, r2, r2
   1a112:	bf28      	it	cs
   1a114:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
   1a118:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
   1a11c:	bf00      	nop
   1a11e:	eb42 0202 	adc.w	r2, r2, r2
   1a122:	bf28      	it	cs
   1a124:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
   1a128:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
   1a12c:	bf00      	nop
   1a12e:	eb42 0202 	adc.w	r2, r2, r2
   1a132:	bf28      	it	cs
   1a134:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
   1a138:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
   1a13c:	bf00      	nop
   1a13e:	eb42 0202 	adc.w	r2, r2, r2
   1a142:	bf28      	it	cs
   1a144:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
   1a148:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
   1a14c:	bf00      	nop
   1a14e:	eb42 0202 	adc.w	r2, r2, r2
   1a152:	bf28      	it	cs
   1a154:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
   1a158:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
   1a15c:	bf00      	nop
   1a15e:	eb42 0202 	adc.w	r2, r2, r2
   1a162:	bf28      	it	cs
   1a164:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
   1a168:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
   1a16c:	bf00      	nop
   1a16e:	eb42 0202 	adc.w	r2, r2, r2
   1a172:	bf28      	it	cs
   1a174:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
   1a178:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
   1a17c:	bf00      	nop
   1a17e:	eb42 0202 	adc.w	r2, r2, r2
   1a182:	bf28      	it	cs
   1a184:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
   1a188:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
   1a18c:	bf00      	nop
   1a18e:	eb42 0202 	adc.w	r2, r2, r2
   1a192:	bf28      	it	cs
   1a194:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
   1a198:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
   1a19c:	bf00      	nop
   1a19e:	eb42 0202 	adc.w	r2, r2, r2
   1a1a2:	bf28      	it	cs
   1a1a4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
   1a1a8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
   1a1ac:	bf00      	nop
   1a1ae:	eb42 0202 	adc.w	r2, r2, r2
   1a1b2:	bf28      	it	cs
   1a1b4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
   1a1b8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
   1a1bc:	bf00      	nop
   1a1be:	eb42 0202 	adc.w	r2, r2, r2
   1a1c2:	bf28      	it	cs
   1a1c4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
   1a1c8:	ebb0 0f01 	cmp.w	r0, r1
   1a1cc:	bf00      	nop
   1a1ce:	eb42 0202 	adc.w	r2, r2, r2
   1a1d2:	bf28      	it	cs
   1a1d4:	eba0 0001 	subcs.w	r0, r0, r1
   1a1d8:	4610      	mov	r0, r2
   1a1da:	4770      	bx	lr
   1a1dc:	bf0c      	ite	eq
   1a1de:	2001      	moveq	r0, #1
   1a1e0:	2000      	movne	r0, #0
   1a1e2:	4770      	bx	lr
   1a1e4:	fab1 f281 	clz	r2, r1
   1a1e8:	f1c2 021f 	rsb	r2, r2, #31
   1a1ec:	fa20 f002 	lsr.w	r0, r0, r2
   1a1f0:	4770      	bx	lr
   1a1f2:	b108      	cbz	r0, 1a1f8 <__aeabi_uidiv+0x258>
   1a1f4:	f04f 30ff 	mov.w	r0, #4294967295
   1a1f8:	f000 b80e 	b.w	1a218 <__aeabi_idiv0>

0001a1fc <__aeabi_uidivmod>:
   1a1fc:	2900      	cmp	r1, #0
   1a1fe:	d0f8      	beq.n	1a1f2 <__aeabi_uidiv+0x252>
   1a200:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
   1a204:	f7ff fecc 	bl	19fa0 <__aeabi_uidiv>
   1a208:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
   1a20c:	fb02 f300 	mul.w	r3, r2, r0
   1a210:	eba1 0103 	sub.w	r1, r1, r3
   1a214:	4770      	bx	lr
   1a216:	bf00      	nop

0001a218 <__aeabi_idiv0>:
   1a218:	4770      	bx	lr
   1a21a:	bf00      	nop

0001a21c <__aeabi_dmul>:
   1a21c:	b570      	push	{r4, r5, r6, lr}
   1a21e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   1a222:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   1a226:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   1a22a:	bf1d      	ittte	ne
   1a22c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   1a230:	ea94 0f0c 	teqne	r4, ip
   1a234:	ea95 0f0c 	teqne	r5, ip
   1a238:	f000 f8de 	bleq	1a3f8 <__aeabi_dmul+0x1dc>
   1a23c:	442c      	add	r4, r5
   1a23e:	ea81 0603 	eor.w	r6, r1, r3
   1a242:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   1a246:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   1a24a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   1a24e:	bf18      	it	ne
   1a250:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   1a254:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   1a258:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   1a25c:	d038      	beq.n	1a2d0 <__aeabi_dmul+0xb4>
   1a25e:	fba0 ce02 	umull	ip, lr, r0, r2
   1a262:	f04f 0500 	mov.w	r5, #0
   1a266:	fbe1 e502 	umlal	lr, r5, r1, r2
   1a26a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   1a26e:	fbe0 e503 	umlal	lr, r5, r0, r3
   1a272:	f04f 0600 	mov.w	r6, #0
   1a276:	fbe1 5603 	umlal	r5, r6, r1, r3
   1a27a:	f09c 0f00 	teq	ip, #0
   1a27e:	bf18      	it	ne
   1a280:	f04e 0e01 	orrne.w	lr, lr, #1
   1a284:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   1a288:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   1a28c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   1a290:	d204      	bcs.n	1a29c <__aeabi_dmul+0x80>
   1a292:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   1a296:	416d      	adcs	r5, r5
   1a298:	eb46 0606 	adc.w	r6, r6, r6
   1a29c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   1a2a0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   1a2a4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   1a2a8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   1a2ac:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   1a2b0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   1a2b4:	bf88      	it	hi
   1a2b6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   1a2ba:	d81e      	bhi.n	1a2fa <__aeabi_dmul+0xde>
   1a2bc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   1a2c0:	bf08      	it	eq
   1a2c2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   1a2c6:	f150 0000 	adcs.w	r0, r0, #0
   1a2ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1a2ce:	bd70      	pop	{r4, r5, r6, pc}
   1a2d0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   1a2d4:	ea46 0101 	orr.w	r1, r6, r1
   1a2d8:	ea40 0002 	orr.w	r0, r0, r2
   1a2dc:	ea81 0103 	eor.w	r1, r1, r3
   1a2e0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   1a2e4:	bfc2      	ittt	gt
   1a2e6:	ebd4 050c 	rsbsgt	r5, r4, ip
   1a2ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   1a2ee:	bd70      	popgt	{r4, r5, r6, pc}
   1a2f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   1a2f4:	f04f 0e00 	mov.w	lr, #0
   1a2f8:	3c01      	subs	r4, #1
   1a2fa:	f300 80ab 	bgt.w	1a454 <__aeabi_dmul+0x238>
   1a2fe:	f114 0f36 	cmn.w	r4, #54	; 0x36
   1a302:	bfde      	ittt	le
   1a304:	2000      	movle	r0, #0
   1a306:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   1a30a:	bd70      	pople	{r4, r5, r6, pc}
   1a30c:	f1c4 0400 	rsb	r4, r4, #0
   1a310:	3c20      	subs	r4, #32
   1a312:	da35      	bge.n	1a380 <__aeabi_dmul+0x164>
   1a314:	340c      	adds	r4, #12
   1a316:	dc1b      	bgt.n	1a350 <__aeabi_dmul+0x134>
   1a318:	f104 0414 	add.w	r4, r4, #20
   1a31c:	f1c4 0520 	rsb	r5, r4, #32
   1a320:	fa00 f305 	lsl.w	r3, r0, r5
   1a324:	fa20 f004 	lsr.w	r0, r0, r4
   1a328:	fa01 f205 	lsl.w	r2, r1, r5
   1a32c:	ea40 0002 	orr.w	r0, r0, r2
   1a330:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   1a334:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   1a338:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   1a33c:	fa21 f604 	lsr.w	r6, r1, r4
   1a340:	eb42 0106 	adc.w	r1, r2, r6
   1a344:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   1a348:	bf08      	it	eq
   1a34a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   1a34e:	bd70      	pop	{r4, r5, r6, pc}
   1a350:	f1c4 040c 	rsb	r4, r4, #12
   1a354:	f1c4 0520 	rsb	r5, r4, #32
   1a358:	fa00 f304 	lsl.w	r3, r0, r4
   1a35c:	fa20 f005 	lsr.w	r0, r0, r5
   1a360:	fa01 f204 	lsl.w	r2, r1, r4
   1a364:	ea40 0002 	orr.w	r0, r0, r2
   1a368:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   1a36c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   1a370:	f141 0100 	adc.w	r1, r1, #0
   1a374:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   1a378:	bf08      	it	eq
   1a37a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   1a37e:	bd70      	pop	{r4, r5, r6, pc}
   1a380:	f1c4 0520 	rsb	r5, r4, #32
   1a384:	fa00 f205 	lsl.w	r2, r0, r5
   1a388:	ea4e 0e02 	orr.w	lr, lr, r2
   1a38c:	fa20 f304 	lsr.w	r3, r0, r4
   1a390:	fa01 f205 	lsl.w	r2, r1, r5
   1a394:	ea43 0302 	orr.w	r3, r3, r2
   1a398:	fa21 f004 	lsr.w	r0, r1, r4
   1a39c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   1a3a0:	fa21 f204 	lsr.w	r2, r1, r4
   1a3a4:	ea20 0002 	bic.w	r0, r0, r2
   1a3a8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   1a3ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   1a3b0:	bf08      	it	eq
   1a3b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   1a3b6:	bd70      	pop	{r4, r5, r6, pc}
   1a3b8:	f094 0f00 	teq	r4, #0
   1a3bc:	d10f      	bne.n	1a3de <__aeabi_dmul+0x1c2>
   1a3be:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   1a3c2:	0040      	lsls	r0, r0, #1
   1a3c4:	eb41 0101 	adc.w	r1, r1, r1
   1a3c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   1a3cc:	bf08      	it	eq
   1a3ce:	3c01      	subeq	r4, #1
   1a3d0:	d0f7      	beq.n	1a3c2 <__aeabi_dmul+0x1a6>
   1a3d2:	ea41 0106 	orr.w	r1, r1, r6
   1a3d6:	f095 0f00 	teq	r5, #0
   1a3da:	bf18      	it	ne
   1a3dc:	4770      	bxne	lr
   1a3de:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   1a3e2:	0052      	lsls	r2, r2, #1
   1a3e4:	eb43 0303 	adc.w	r3, r3, r3
   1a3e8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   1a3ec:	bf08      	it	eq
   1a3ee:	3d01      	subeq	r5, #1
   1a3f0:	d0f7      	beq.n	1a3e2 <__aeabi_dmul+0x1c6>
   1a3f2:	ea43 0306 	orr.w	r3, r3, r6
   1a3f6:	4770      	bx	lr
   1a3f8:	ea94 0f0c 	teq	r4, ip
   1a3fc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   1a400:	bf18      	it	ne
   1a402:	ea95 0f0c 	teqne	r5, ip
   1a406:	d00c      	beq.n	1a422 <__aeabi_dmul+0x206>
   1a408:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   1a40c:	bf18      	it	ne
   1a40e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   1a412:	d1d1      	bne.n	1a3b8 <__aeabi_dmul+0x19c>
   1a414:	ea81 0103 	eor.w	r1, r1, r3
   1a418:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   1a41c:	f04f 0000 	mov.w	r0, #0
   1a420:	bd70      	pop	{r4, r5, r6, pc}
   1a422:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   1a426:	bf06      	itte	eq
   1a428:	4610      	moveq	r0, r2
   1a42a:	4619      	moveq	r1, r3
   1a42c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   1a430:	d019      	beq.n	1a466 <__aeabi_dmul+0x24a>
   1a432:	ea94 0f0c 	teq	r4, ip
   1a436:	d102      	bne.n	1a43e <__aeabi_dmul+0x222>
   1a438:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   1a43c:	d113      	bne.n	1a466 <__aeabi_dmul+0x24a>
   1a43e:	ea95 0f0c 	teq	r5, ip
   1a442:	d105      	bne.n	1a450 <__aeabi_dmul+0x234>
   1a444:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   1a448:	bf1c      	itt	ne
   1a44a:	4610      	movne	r0, r2
   1a44c:	4619      	movne	r1, r3
   1a44e:	d10a      	bne.n	1a466 <__aeabi_dmul+0x24a>
   1a450:	ea81 0103 	eor.w	r1, r1, r3
   1a454:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   1a458:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   1a45c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   1a460:	f04f 0000 	mov.w	r0, #0
   1a464:	bd70      	pop	{r4, r5, r6, pc}
   1a466:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   1a46a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   1a46e:	bd70      	pop	{r4, r5, r6, pc}

0001a470 <__aeabi_ddiv>:
   1a470:	b570      	push	{r4, r5, r6, lr}
   1a472:	f04f 0cff 	mov.w	ip, #255	; 0xff
   1a476:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   1a47a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   1a47e:	bf1d      	ittte	ne
   1a480:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   1a484:	ea94 0f0c 	teqne	r4, ip
   1a488:	ea95 0f0c 	teqne	r5, ip
   1a48c:	f000 f8a7 	bleq	1a5de <__aeabi_ddiv+0x16e>
   1a490:	eba4 0405 	sub.w	r4, r4, r5
   1a494:	ea81 0e03 	eor.w	lr, r1, r3
   1a498:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   1a49c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   1a4a0:	f000 8088 	beq.w	1a5b4 <__aeabi_ddiv+0x144>
   1a4a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
   1a4a8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   1a4ac:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   1a4b0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   1a4b4:	ea4f 2202 	mov.w	r2, r2, lsl #8
   1a4b8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   1a4bc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   1a4c0:	ea4f 2600 	mov.w	r6, r0, lsl #8
   1a4c4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   1a4c8:	429d      	cmp	r5, r3
   1a4ca:	bf08      	it	eq
   1a4cc:	4296      	cmpeq	r6, r2
   1a4ce:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   1a4d2:	f504 7440 	add.w	r4, r4, #768	; 0x300
   1a4d6:	d202      	bcs.n	1a4de <__aeabi_ddiv+0x6e>
   1a4d8:	085b      	lsrs	r3, r3, #1
   1a4da:	ea4f 0232 	mov.w	r2, r2, rrx
   1a4de:	1ab6      	subs	r6, r6, r2
   1a4e0:	eb65 0503 	sbc.w	r5, r5, r3
   1a4e4:	085b      	lsrs	r3, r3, #1
   1a4e6:	ea4f 0232 	mov.w	r2, r2, rrx
   1a4ea:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   1a4ee:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   1a4f2:	ebb6 0e02 	subs.w	lr, r6, r2
   1a4f6:	eb75 0e03 	sbcs.w	lr, r5, r3
   1a4fa:	bf22      	ittt	cs
   1a4fc:	1ab6      	subcs	r6, r6, r2
   1a4fe:	4675      	movcs	r5, lr
   1a500:	ea40 000c 	orrcs.w	r0, r0, ip
   1a504:	085b      	lsrs	r3, r3, #1
   1a506:	ea4f 0232 	mov.w	r2, r2, rrx
   1a50a:	ebb6 0e02 	subs.w	lr, r6, r2
   1a50e:	eb75 0e03 	sbcs.w	lr, r5, r3
   1a512:	bf22      	ittt	cs
   1a514:	1ab6      	subcs	r6, r6, r2
   1a516:	4675      	movcs	r5, lr
   1a518:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   1a51c:	085b      	lsrs	r3, r3, #1
   1a51e:	ea4f 0232 	mov.w	r2, r2, rrx
   1a522:	ebb6 0e02 	subs.w	lr, r6, r2
   1a526:	eb75 0e03 	sbcs.w	lr, r5, r3
   1a52a:	bf22      	ittt	cs
   1a52c:	1ab6      	subcs	r6, r6, r2
   1a52e:	4675      	movcs	r5, lr
   1a530:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   1a534:	085b      	lsrs	r3, r3, #1
   1a536:	ea4f 0232 	mov.w	r2, r2, rrx
   1a53a:	ebb6 0e02 	subs.w	lr, r6, r2
   1a53e:	eb75 0e03 	sbcs.w	lr, r5, r3
   1a542:	bf22      	ittt	cs
   1a544:	1ab6      	subcs	r6, r6, r2
   1a546:	4675      	movcs	r5, lr
   1a548:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   1a54c:	ea55 0e06 	orrs.w	lr, r5, r6
   1a550:	d018      	beq.n	1a584 <__aeabi_ddiv+0x114>
   1a552:	ea4f 1505 	mov.w	r5, r5, lsl #4
   1a556:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   1a55a:	ea4f 1606 	mov.w	r6, r6, lsl #4
   1a55e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1a562:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   1a566:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   1a56a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   1a56e:	d1c0      	bne.n	1a4f2 <__aeabi_ddiv+0x82>
   1a570:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   1a574:	d10b      	bne.n	1a58e <__aeabi_ddiv+0x11e>
   1a576:	ea41 0100 	orr.w	r1, r1, r0
   1a57a:	f04f 0000 	mov.w	r0, #0
   1a57e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   1a582:	e7b6      	b.n	1a4f2 <__aeabi_ddiv+0x82>
   1a584:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   1a588:	bf04      	itt	eq
   1a58a:	4301      	orreq	r1, r0
   1a58c:	2000      	moveq	r0, #0
   1a58e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   1a592:	bf88      	it	hi
   1a594:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   1a598:	f63f aeaf 	bhi.w	1a2fa <__aeabi_dmul+0xde>
   1a59c:	ebb5 0c03 	subs.w	ip, r5, r3
   1a5a0:	bf04      	itt	eq
   1a5a2:	ebb6 0c02 	subseq.w	ip, r6, r2
   1a5a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   1a5aa:	f150 0000 	adcs.w	r0, r0, #0
   1a5ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1a5b2:	bd70      	pop	{r4, r5, r6, pc}
   1a5b4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   1a5b8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   1a5bc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   1a5c0:	bfc2      	ittt	gt
   1a5c2:	ebd4 050c 	rsbsgt	r5, r4, ip
   1a5c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   1a5ca:	bd70      	popgt	{r4, r5, r6, pc}
   1a5cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   1a5d0:	f04f 0e00 	mov.w	lr, #0
   1a5d4:	3c01      	subs	r4, #1
   1a5d6:	e690      	b.n	1a2fa <__aeabi_dmul+0xde>
   1a5d8:	ea45 0e06 	orr.w	lr, r5, r6
   1a5dc:	e68d      	b.n	1a2fa <__aeabi_dmul+0xde>
   1a5de:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   1a5e2:	ea94 0f0c 	teq	r4, ip
   1a5e6:	bf08      	it	eq
   1a5e8:	ea95 0f0c 	teqeq	r5, ip
   1a5ec:	f43f af3b 	beq.w	1a466 <__aeabi_dmul+0x24a>
   1a5f0:	ea94 0f0c 	teq	r4, ip
   1a5f4:	d10a      	bne.n	1a60c <__aeabi_ddiv+0x19c>
   1a5f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   1a5fa:	f47f af34 	bne.w	1a466 <__aeabi_dmul+0x24a>
   1a5fe:	ea95 0f0c 	teq	r5, ip
   1a602:	f47f af25 	bne.w	1a450 <__aeabi_dmul+0x234>
   1a606:	4610      	mov	r0, r2
   1a608:	4619      	mov	r1, r3
   1a60a:	e72c      	b.n	1a466 <__aeabi_dmul+0x24a>
   1a60c:	ea95 0f0c 	teq	r5, ip
   1a610:	d106      	bne.n	1a620 <__aeabi_ddiv+0x1b0>
   1a612:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   1a616:	f43f aefd 	beq.w	1a414 <__aeabi_dmul+0x1f8>
   1a61a:	4610      	mov	r0, r2
   1a61c:	4619      	mov	r1, r3
   1a61e:	e722      	b.n	1a466 <__aeabi_dmul+0x24a>
   1a620:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   1a624:	bf18      	it	ne
   1a626:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   1a62a:	f47f aec5 	bne.w	1a3b8 <__aeabi_dmul+0x19c>
   1a62e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   1a632:	f47f af0d 	bne.w	1a450 <__aeabi_dmul+0x234>
   1a636:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   1a63a:	f47f aeeb 	bne.w	1a414 <__aeabi_dmul+0x1f8>
   1a63e:	e712      	b.n	1a466 <__aeabi_dmul+0x24a>

0001a640 <__gedf2>:
   1a640:	f04f 3cff 	mov.w	ip, #4294967295
   1a644:	e006      	b.n	1a654 <__cmpdf2+0x4>
   1a646:	bf00      	nop

0001a648 <__ledf2>:
   1a648:	f04f 0c01 	mov.w	ip, #1
   1a64c:	e002      	b.n	1a654 <__cmpdf2+0x4>
   1a64e:	bf00      	nop

0001a650 <__cmpdf2>:
   1a650:	f04f 0c01 	mov.w	ip, #1
   1a654:	f84d cd04 	str.w	ip, [sp, #-4]!
   1a658:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1a65c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a660:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1a664:	bf18      	it	ne
   1a666:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   1a66a:	d01b      	beq.n	1a6a4 <__cmpdf2+0x54>
   1a66c:	b001      	add	sp, #4
   1a66e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   1a672:	bf0c      	ite	eq
   1a674:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   1a678:	ea91 0f03 	teqne	r1, r3
   1a67c:	bf02      	ittt	eq
   1a67e:	ea90 0f02 	teqeq	r0, r2
   1a682:	2000      	moveq	r0, #0
   1a684:	4770      	bxeq	lr
   1a686:	f110 0f00 	cmn.w	r0, #0
   1a68a:	ea91 0f03 	teq	r1, r3
   1a68e:	bf58      	it	pl
   1a690:	4299      	cmppl	r1, r3
   1a692:	bf08      	it	eq
   1a694:	4290      	cmpeq	r0, r2
   1a696:	bf2c      	ite	cs
   1a698:	17d8      	asrcs	r0, r3, #31
   1a69a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   1a69e:	f040 0001 	orr.w	r0, r0, #1
   1a6a2:	4770      	bx	lr
   1a6a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1a6a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a6ac:	d102      	bne.n	1a6b4 <__cmpdf2+0x64>
   1a6ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   1a6b2:	d107      	bne.n	1a6c4 <__cmpdf2+0x74>
   1a6b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1a6b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a6bc:	d1d6      	bne.n	1a66c <__cmpdf2+0x1c>
   1a6be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   1a6c2:	d0d3      	beq.n	1a66c <__cmpdf2+0x1c>
   1a6c4:	f85d 0b04 	ldr.w	r0, [sp], #4
   1a6c8:	4770      	bx	lr
   1a6ca:	bf00      	nop

0001a6cc <__aeabi_cdrcmple>:
   1a6cc:	4684      	mov	ip, r0
   1a6ce:	4610      	mov	r0, r2
   1a6d0:	4662      	mov	r2, ip
   1a6d2:	468c      	mov	ip, r1
   1a6d4:	4619      	mov	r1, r3
   1a6d6:	4663      	mov	r3, ip
   1a6d8:	e000      	b.n	1a6dc <__aeabi_cdcmpeq>
   1a6da:	bf00      	nop

0001a6dc <__aeabi_cdcmpeq>:
   1a6dc:	b501      	push	{r0, lr}
   1a6de:	f7ff ffb7 	bl	1a650 <__cmpdf2>
   1a6e2:	2800      	cmp	r0, #0
   1a6e4:	bf48      	it	mi
   1a6e6:	f110 0f00 	cmnmi.w	r0, #0
   1a6ea:	bd01      	pop	{r0, pc}

0001a6ec <__aeabi_dcmpeq>:
   1a6ec:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a6f0:	f7ff fff4 	bl	1a6dc <__aeabi_cdcmpeq>
   1a6f4:	bf0c      	ite	eq
   1a6f6:	2001      	moveq	r0, #1
   1a6f8:	2000      	movne	r0, #0
   1a6fa:	f85d fb08 	ldr.w	pc, [sp], #8
   1a6fe:	bf00      	nop

0001a700 <__aeabi_dcmplt>:
   1a700:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a704:	f7ff ffea 	bl	1a6dc <__aeabi_cdcmpeq>
   1a708:	bf34      	ite	cc
   1a70a:	2001      	movcc	r0, #1
   1a70c:	2000      	movcs	r0, #0
   1a70e:	f85d fb08 	ldr.w	pc, [sp], #8
   1a712:	bf00      	nop

0001a714 <__aeabi_dcmple>:
   1a714:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a718:	f7ff ffe0 	bl	1a6dc <__aeabi_cdcmpeq>
   1a71c:	bf94      	ite	ls
   1a71e:	2001      	movls	r0, #1
   1a720:	2000      	movhi	r0, #0
   1a722:	f85d fb08 	ldr.w	pc, [sp], #8
   1a726:	bf00      	nop

0001a728 <__aeabi_dcmpge>:
   1a728:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a72c:	f7ff ffce 	bl	1a6cc <__aeabi_cdrcmple>
   1a730:	bf94      	ite	ls
   1a732:	2001      	movls	r0, #1
   1a734:	2000      	movhi	r0, #0
   1a736:	f85d fb08 	ldr.w	pc, [sp], #8
   1a73a:	bf00      	nop

0001a73c <__aeabi_dcmpgt>:
   1a73c:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a740:	f7ff ffc4 	bl	1a6cc <__aeabi_cdrcmple>
   1a744:	bf34      	ite	cc
   1a746:	2001      	movcc	r0, #1
   1a748:	2000      	movcs	r0, #0
   1a74a:	f85d fb08 	ldr.w	pc, [sp], #8
   1a74e:	bf00      	nop

0001a750 <__aeabi_d2iz>:
   1a750:	ea4f 0241 	mov.w	r2, r1, lsl #1
   1a754:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   1a758:	d215      	bcs.n	1a786 <__aeabi_d2iz+0x36>
   1a75a:	d511      	bpl.n	1a780 <__aeabi_d2iz+0x30>
   1a75c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   1a760:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   1a764:	d912      	bls.n	1a78c <__aeabi_d2iz+0x3c>
   1a766:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   1a76a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   1a76e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   1a772:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   1a776:	fa23 f002 	lsr.w	r0, r3, r2
   1a77a:	bf18      	it	ne
   1a77c:	4240      	negne	r0, r0
   1a77e:	4770      	bx	lr
   1a780:	f04f 0000 	mov.w	r0, #0
   1a784:	4770      	bx	lr
   1a786:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   1a78a:	d105      	bne.n	1a798 <__aeabi_d2iz+0x48>
   1a78c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   1a790:	bf08      	it	eq
   1a792:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   1a796:	4770      	bx	lr
   1a798:	f04f 0000 	mov.w	r0, #0
   1a79c:	4770      	bx	lr
   1a79e:	bf00      	nop

0001a7a0 <__aeabi_uldivmod>:
   1a7a0:	b94b      	cbnz	r3, 1a7b6 <__aeabi_uldivmod+0x16>
   1a7a2:	b942      	cbnz	r2, 1a7b6 <__aeabi_uldivmod+0x16>
   1a7a4:	2900      	cmp	r1, #0
   1a7a6:	bf08      	it	eq
   1a7a8:	2800      	cmpeq	r0, #0
   1a7aa:	d002      	beq.n	1a7b2 <__aeabi_uldivmod+0x12>
   1a7ac:	f04f 31ff 	mov.w	r1, #4294967295
   1a7b0:	4608      	mov	r0, r1
   1a7b2:	f7ff bd31 	b.w	1a218 <__aeabi_idiv0>
   1a7b6:	b082      	sub	sp, #8
   1a7b8:	46ec      	mov	ip, sp
   1a7ba:	e92d 5000 	stmdb	sp!, {ip, lr}
   1a7be:	f000 f805 	bl	1a7cc <__gnu_uldivmod_helper>
   1a7c2:	f8dd e004 	ldr.w	lr, [sp, #4]
   1a7c6:	b002      	add	sp, #8
   1a7c8:	bc0c      	pop	{r2, r3}
   1a7ca:	4770      	bx	lr

0001a7cc <__gnu_uldivmod_helper>:
   1a7cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a7ce:	4614      	mov	r4, r2
   1a7d0:	461d      	mov	r5, r3
   1a7d2:	4606      	mov	r6, r0
   1a7d4:	460f      	mov	r7, r1
   1a7d6:	f000 f9d7 	bl	1ab88 <__udivdi3>
   1a7da:	fb00 f505 	mul.w	r5, r0, r5
   1a7de:	fba0 2304 	umull	r2, r3, r0, r4
   1a7e2:	fb04 5401 	mla	r4, r4, r1, r5
   1a7e6:	18e3      	adds	r3, r4, r3
   1a7e8:	1ab6      	subs	r6, r6, r2
   1a7ea:	eb67 0703 	sbc.w	r7, r7, r3
   1a7ee:	9b06      	ldr	r3, [sp, #24]
   1a7f0:	e9c3 6700 	strd	r6, r7, [r3]
   1a7f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a7f6:	bf00      	nop

0001a7f8 <__gnu_ldivmod_helper>:
   1a7f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a7fa:	4614      	mov	r4, r2
   1a7fc:	461d      	mov	r5, r3
   1a7fe:	4606      	mov	r6, r0
   1a800:	460f      	mov	r7, r1
   1a802:	f000 f80f 	bl	1a824 <__divdi3>
   1a806:	fb00 f505 	mul.w	r5, r0, r5
   1a80a:	fba0 2304 	umull	r2, r3, r0, r4
   1a80e:	fb04 5401 	mla	r4, r4, r1, r5
   1a812:	18e3      	adds	r3, r4, r3
   1a814:	1ab6      	subs	r6, r6, r2
   1a816:	eb67 0703 	sbc.w	r7, r7, r3
   1a81a:	9b06      	ldr	r3, [sp, #24]
   1a81c:	e9c3 6700 	strd	r6, r7, [r3]
   1a820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a822:	bf00      	nop

0001a824 <__divdi3>:
   1a824:	2900      	cmp	r1, #0
   1a826:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a82a:	b085      	sub	sp, #20
   1a82c:	f2c0 80c8 	blt.w	1a9c0 <__divdi3+0x19c>
   1a830:	2600      	movs	r6, #0
   1a832:	2b00      	cmp	r3, #0
   1a834:	f2c0 80bf 	blt.w	1a9b6 <__divdi3+0x192>
   1a838:	4689      	mov	r9, r1
   1a83a:	4614      	mov	r4, r2
   1a83c:	4605      	mov	r5, r0
   1a83e:	469b      	mov	fp, r3
   1a840:	2b00      	cmp	r3, #0
   1a842:	d14a      	bne.n	1a8da <__divdi3+0xb6>
   1a844:	428a      	cmp	r2, r1
   1a846:	d957      	bls.n	1a8f8 <__divdi3+0xd4>
   1a848:	fab2 f382 	clz	r3, r2
   1a84c:	b153      	cbz	r3, 1a864 <__divdi3+0x40>
   1a84e:	f1c3 0020 	rsb	r0, r3, #32
   1a852:	fa01 f903 	lsl.w	r9, r1, r3
   1a856:	fa25 f800 	lsr.w	r8, r5, r0
   1a85a:	fa12 f403 	lsls.w	r4, r2, r3
   1a85e:	409d      	lsls	r5, r3
   1a860:	ea48 0909 	orr.w	r9, r8, r9
   1a864:	0c27      	lsrs	r7, r4, #16
   1a866:	4648      	mov	r0, r9
   1a868:	4639      	mov	r1, r7
   1a86a:	fa1f fb84 	uxth.w	fp, r4
   1a86e:	f7ff fb97 	bl	19fa0 <__aeabi_uidiv>
   1a872:	4639      	mov	r1, r7
   1a874:	4682      	mov	sl, r0
   1a876:	4648      	mov	r0, r9
   1a878:	f7ff fcc0 	bl	1a1fc <__aeabi_uidivmod>
   1a87c:	0c2a      	lsrs	r2, r5, #16
   1a87e:	fb0b f30a 	mul.w	r3, fp, sl
   1a882:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
   1a886:	454b      	cmp	r3, r9
   1a888:	d909      	bls.n	1a89e <__divdi3+0x7a>
   1a88a:	eb19 0904 	adds.w	r9, r9, r4
   1a88e:	f10a 3aff 	add.w	sl, sl, #4294967295
   1a892:	d204      	bcs.n	1a89e <__divdi3+0x7a>
   1a894:	454b      	cmp	r3, r9
   1a896:	bf84      	itt	hi
   1a898:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1a89c:	44a1      	addhi	r9, r4
   1a89e:	ebc3 0909 	rsb	r9, r3, r9
   1a8a2:	4639      	mov	r1, r7
   1a8a4:	4648      	mov	r0, r9
   1a8a6:	b2ad      	uxth	r5, r5
   1a8a8:	f7ff fb7a 	bl	19fa0 <__aeabi_uidiv>
   1a8ac:	4639      	mov	r1, r7
   1a8ae:	4680      	mov	r8, r0
   1a8b0:	4648      	mov	r0, r9
   1a8b2:	f7ff fca3 	bl	1a1fc <__aeabi_uidivmod>
   1a8b6:	fb0b fb08 	mul.w	fp, fp, r8
   1a8ba:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1a8be:	45ab      	cmp	fp, r5
   1a8c0:	d907      	bls.n	1a8d2 <__divdi3+0xae>
   1a8c2:	192d      	adds	r5, r5, r4
   1a8c4:	f108 38ff 	add.w	r8, r8, #4294967295
   1a8c8:	d203      	bcs.n	1a8d2 <__divdi3+0xae>
   1a8ca:	45ab      	cmp	fp, r5
   1a8cc:	bf88      	it	hi
   1a8ce:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1a8d2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1a8d6:	2700      	movs	r7, #0
   1a8d8:	e003      	b.n	1a8e2 <__divdi3+0xbe>
   1a8da:	428b      	cmp	r3, r1
   1a8dc:	d957      	bls.n	1a98e <__divdi3+0x16a>
   1a8de:	2700      	movs	r7, #0
   1a8e0:	46b8      	mov	r8, r7
   1a8e2:	4642      	mov	r2, r8
   1a8e4:	463b      	mov	r3, r7
   1a8e6:	b116      	cbz	r6, 1a8ee <__divdi3+0xca>
   1a8e8:	4252      	negs	r2, r2
   1a8ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1a8ee:	4619      	mov	r1, r3
   1a8f0:	4610      	mov	r0, r2
   1a8f2:	b005      	add	sp, #20
   1a8f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a8f8:	b922      	cbnz	r2, 1a904 <__divdi3+0xe0>
   1a8fa:	4611      	mov	r1, r2
   1a8fc:	2001      	movs	r0, #1
   1a8fe:	f7ff fb4f 	bl	19fa0 <__aeabi_uidiv>
   1a902:	4604      	mov	r4, r0
   1a904:	fab4 f884 	clz	r8, r4
   1a908:	f1b8 0f00 	cmp.w	r8, #0
   1a90c:	d15e      	bne.n	1a9cc <__divdi3+0x1a8>
   1a90e:	ebc4 0809 	rsb	r8, r4, r9
   1a912:	0c27      	lsrs	r7, r4, #16
   1a914:	fa1f f984 	uxth.w	r9, r4
   1a918:	2101      	movs	r1, #1
   1a91a:	9102      	str	r1, [sp, #8]
   1a91c:	4639      	mov	r1, r7
   1a91e:	4640      	mov	r0, r8
   1a920:	f7ff fb3e 	bl	19fa0 <__aeabi_uidiv>
   1a924:	4639      	mov	r1, r7
   1a926:	4682      	mov	sl, r0
   1a928:	4640      	mov	r0, r8
   1a92a:	f7ff fc67 	bl	1a1fc <__aeabi_uidivmod>
   1a92e:	ea4f 4815 	mov.w	r8, r5, lsr #16
   1a932:	fb09 f30a 	mul.w	r3, r9, sl
   1a936:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
   1a93a:	455b      	cmp	r3, fp
   1a93c:	d909      	bls.n	1a952 <__divdi3+0x12e>
   1a93e:	eb1b 0b04 	adds.w	fp, fp, r4
   1a942:	f10a 3aff 	add.w	sl, sl, #4294967295
   1a946:	d204      	bcs.n	1a952 <__divdi3+0x12e>
   1a948:	455b      	cmp	r3, fp
   1a94a:	bf84      	itt	hi
   1a94c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1a950:	44a3      	addhi	fp, r4
   1a952:	ebc3 0b0b 	rsb	fp, r3, fp
   1a956:	4639      	mov	r1, r7
   1a958:	4658      	mov	r0, fp
   1a95a:	b2ad      	uxth	r5, r5
   1a95c:	f7ff fb20 	bl	19fa0 <__aeabi_uidiv>
   1a960:	4639      	mov	r1, r7
   1a962:	4680      	mov	r8, r0
   1a964:	4658      	mov	r0, fp
   1a966:	f7ff fc49 	bl	1a1fc <__aeabi_uidivmod>
   1a96a:	fb09 f908 	mul.w	r9, r9, r8
   1a96e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1a972:	45a9      	cmp	r9, r5
   1a974:	d907      	bls.n	1a986 <__divdi3+0x162>
   1a976:	192d      	adds	r5, r5, r4
   1a978:	f108 38ff 	add.w	r8, r8, #4294967295
   1a97c:	d203      	bcs.n	1a986 <__divdi3+0x162>
   1a97e:	45a9      	cmp	r9, r5
   1a980:	bf88      	it	hi
   1a982:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1a986:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1a98a:	9f02      	ldr	r7, [sp, #8]
   1a98c:	e7a9      	b.n	1a8e2 <__divdi3+0xbe>
   1a98e:	fab3 f783 	clz	r7, r3
   1a992:	2f00      	cmp	r7, #0
   1a994:	d168      	bne.n	1aa68 <__divdi3+0x244>
   1a996:	428b      	cmp	r3, r1
   1a998:	bf2c      	ite	cs
   1a99a:	f04f 0900 	movcs.w	r9, #0
   1a99e:	f04f 0901 	movcc.w	r9, #1
   1a9a2:	4282      	cmp	r2, r0
   1a9a4:	bf8c      	ite	hi
   1a9a6:	464c      	movhi	r4, r9
   1a9a8:	f049 0401 	orrls.w	r4, r9, #1
   1a9ac:	2c00      	cmp	r4, #0
   1a9ae:	d096      	beq.n	1a8de <__divdi3+0xba>
   1a9b0:	f04f 0801 	mov.w	r8, #1
   1a9b4:	e795      	b.n	1a8e2 <__divdi3+0xbe>
   1a9b6:	4252      	negs	r2, r2
   1a9b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1a9bc:	43f6      	mvns	r6, r6
   1a9be:	e73b      	b.n	1a838 <__divdi3+0x14>
   1a9c0:	4240      	negs	r0, r0
   1a9c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1a9c6:	f04f 36ff 	mov.w	r6, #4294967295
   1a9ca:	e732      	b.n	1a832 <__divdi3+0xe>
   1a9cc:	fa04 f408 	lsl.w	r4, r4, r8
   1a9d0:	f1c8 0720 	rsb	r7, r8, #32
   1a9d4:	fa35 f307 	lsrs.w	r3, r5, r7
   1a9d8:	fa29 fa07 	lsr.w	sl, r9, r7
   1a9dc:	0c27      	lsrs	r7, r4, #16
   1a9de:	fa09 fb08 	lsl.w	fp, r9, r8
   1a9e2:	4639      	mov	r1, r7
   1a9e4:	4650      	mov	r0, sl
   1a9e6:	ea43 020b 	orr.w	r2, r3, fp
   1a9ea:	9202      	str	r2, [sp, #8]
   1a9ec:	f7ff fad8 	bl	19fa0 <__aeabi_uidiv>
   1a9f0:	4639      	mov	r1, r7
   1a9f2:	fa1f f984 	uxth.w	r9, r4
   1a9f6:	4683      	mov	fp, r0
   1a9f8:	4650      	mov	r0, sl
   1a9fa:	f7ff fbff 	bl	1a1fc <__aeabi_uidivmod>
   1a9fe:	9802      	ldr	r0, [sp, #8]
   1aa00:	fb09 f20b 	mul.w	r2, r9, fp
   1aa04:	0c03      	lsrs	r3, r0, #16
   1aa06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   1aa0a:	429a      	cmp	r2, r3
   1aa0c:	d904      	bls.n	1aa18 <__divdi3+0x1f4>
   1aa0e:	191b      	adds	r3, r3, r4
   1aa10:	f10b 3bff 	add.w	fp, fp, #4294967295
   1aa14:	f0c0 80b1 	bcc.w	1ab7a <__divdi3+0x356>
   1aa18:	1a9b      	subs	r3, r3, r2
   1aa1a:	4639      	mov	r1, r7
   1aa1c:	4618      	mov	r0, r3
   1aa1e:	9301      	str	r3, [sp, #4]
   1aa20:	f7ff fabe 	bl	19fa0 <__aeabi_uidiv>
   1aa24:	9901      	ldr	r1, [sp, #4]
   1aa26:	4682      	mov	sl, r0
   1aa28:	4608      	mov	r0, r1
   1aa2a:	4639      	mov	r1, r7
   1aa2c:	f7ff fbe6 	bl	1a1fc <__aeabi_uidivmod>
   1aa30:	f8dd c008 	ldr.w	ip, [sp, #8]
   1aa34:	fb09 f30a 	mul.w	r3, r9, sl
   1aa38:	fa1f f08c 	uxth.w	r0, ip
   1aa3c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   1aa40:	4293      	cmp	r3, r2
   1aa42:	d908      	bls.n	1aa56 <__divdi3+0x232>
   1aa44:	1912      	adds	r2, r2, r4
   1aa46:	f10a 3aff 	add.w	sl, sl, #4294967295
   1aa4a:	d204      	bcs.n	1aa56 <__divdi3+0x232>
   1aa4c:	4293      	cmp	r3, r2
   1aa4e:	bf84      	itt	hi
   1aa50:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1aa54:	1912      	addhi	r2, r2, r4
   1aa56:	fa05 f508 	lsl.w	r5, r5, r8
   1aa5a:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
   1aa5e:	ebc3 0802 	rsb	r8, r3, r2
   1aa62:	f8cd e008 	str.w	lr, [sp, #8]
   1aa66:	e759      	b.n	1a91c <__divdi3+0xf8>
   1aa68:	f1c7 0020 	rsb	r0, r7, #32
   1aa6c:	fa03 fa07 	lsl.w	sl, r3, r7
   1aa70:	40c2      	lsrs	r2, r0
   1aa72:	fa35 f300 	lsrs.w	r3, r5, r0
   1aa76:	ea42 0b0a 	orr.w	fp, r2, sl
   1aa7a:	fa21 f800 	lsr.w	r8, r1, r0
   1aa7e:	fa01 f907 	lsl.w	r9, r1, r7
   1aa82:	4640      	mov	r0, r8
   1aa84:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
   1aa88:	ea43 0109 	orr.w	r1, r3, r9
   1aa8c:	9102      	str	r1, [sp, #8]
   1aa8e:	4651      	mov	r1, sl
   1aa90:	fa1f f28b 	uxth.w	r2, fp
   1aa94:	9203      	str	r2, [sp, #12]
   1aa96:	f7ff fa83 	bl	19fa0 <__aeabi_uidiv>
   1aa9a:	4651      	mov	r1, sl
   1aa9c:	4681      	mov	r9, r0
   1aa9e:	4640      	mov	r0, r8
   1aaa0:	f7ff fbac 	bl	1a1fc <__aeabi_uidivmod>
   1aaa4:	9b03      	ldr	r3, [sp, #12]
   1aaa6:	f8dd c008 	ldr.w	ip, [sp, #8]
   1aaaa:	fb03 f209 	mul.w	r2, r3, r9
   1aaae:	ea4f 401c 	mov.w	r0, ip, lsr #16
   1aab2:	fa14 f307 	lsls.w	r3, r4, r7
   1aab6:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
   1aaba:	42a2      	cmp	r2, r4
   1aabc:	d904      	bls.n	1aac8 <__divdi3+0x2a4>
   1aabe:	eb14 040b 	adds.w	r4, r4, fp
   1aac2:	f109 39ff 	add.w	r9, r9, #4294967295
   1aac6:	d352      	bcc.n	1ab6e <__divdi3+0x34a>
   1aac8:	1aa4      	subs	r4, r4, r2
   1aaca:	4651      	mov	r1, sl
   1aacc:	4620      	mov	r0, r4
   1aace:	9301      	str	r3, [sp, #4]
   1aad0:	f7ff fa66 	bl	19fa0 <__aeabi_uidiv>
   1aad4:	4651      	mov	r1, sl
   1aad6:	4680      	mov	r8, r0
   1aad8:	4620      	mov	r0, r4
   1aada:	f7ff fb8f 	bl	1a1fc <__aeabi_uidivmod>
   1aade:	9803      	ldr	r0, [sp, #12]
   1aae0:	f8dd c008 	ldr.w	ip, [sp, #8]
   1aae4:	fb00 f208 	mul.w	r2, r0, r8
   1aae8:	fa1f f38c 	uxth.w	r3, ip
   1aaec:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
   1aaf0:	9b01      	ldr	r3, [sp, #4]
   1aaf2:	4282      	cmp	r2, r0
   1aaf4:	d904      	bls.n	1ab00 <__divdi3+0x2dc>
   1aaf6:	eb10 000b 	adds.w	r0, r0, fp
   1aafa:	f108 38ff 	add.w	r8, r8, #4294967295
   1aafe:	d330      	bcc.n	1ab62 <__divdi3+0x33e>
   1ab00:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
   1ab04:	fa1f fc83 	uxth.w	ip, r3
   1ab08:	0c1b      	lsrs	r3, r3, #16
   1ab0a:	1a80      	subs	r0, r0, r2
   1ab0c:	fa1f fe88 	uxth.w	lr, r8
   1ab10:	ea4f 4a18 	mov.w	sl, r8, lsr #16
   1ab14:	fb0c f90e 	mul.w	r9, ip, lr
   1ab18:	fb0c fc0a 	mul.w	ip, ip, sl
   1ab1c:	fb03 c10e 	mla	r1, r3, lr, ip
   1ab20:	fb03 f20a 	mul.w	r2, r3, sl
   1ab24:	eb01 4119 	add.w	r1, r1, r9, lsr #16
   1ab28:	458c      	cmp	ip, r1
   1ab2a:	bf88      	it	hi
   1ab2c:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   1ab30:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
   1ab34:	4570      	cmp	r0, lr
   1ab36:	d310      	bcc.n	1ab5a <__divdi3+0x336>
   1ab38:	fa1f f989 	uxth.w	r9, r9
   1ab3c:	fa05 f707 	lsl.w	r7, r5, r7
   1ab40:	eb09 4001 	add.w	r0, r9, r1, lsl #16
   1ab44:	bf14      	ite	ne
   1ab46:	2200      	movne	r2, #0
   1ab48:	2201      	moveq	r2, #1
   1ab4a:	4287      	cmp	r7, r0
   1ab4c:	bf2c      	ite	cs
   1ab4e:	2700      	movcs	r7, #0
   1ab50:	f002 0701 	andcc.w	r7, r2, #1
   1ab54:	2f00      	cmp	r7, #0
   1ab56:	f43f aec4 	beq.w	1a8e2 <__divdi3+0xbe>
   1ab5a:	f108 38ff 	add.w	r8, r8, #4294967295
   1ab5e:	2700      	movs	r7, #0
   1ab60:	e6bf      	b.n	1a8e2 <__divdi3+0xbe>
   1ab62:	4282      	cmp	r2, r0
   1ab64:	bf84      	itt	hi
   1ab66:	4458      	addhi	r0, fp
   1ab68:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1ab6c:	e7c8      	b.n	1ab00 <__divdi3+0x2dc>
   1ab6e:	42a2      	cmp	r2, r4
   1ab70:	bf84      	itt	hi
   1ab72:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1ab76:	445c      	addhi	r4, fp
   1ab78:	e7a6      	b.n	1aac8 <__divdi3+0x2a4>
   1ab7a:	429a      	cmp	r2, r3
   1ab7c:	bf84      	itt	hi
   1ab7e:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1ab82:	191b      	addhi	r3, r3, r4
   1ab84:	e748      	b.n	1aa18 <__divdi3+0x1f4>
   1ab86:	bf00      	nop

0001ab88 <__udivdi3>:
   1ab88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab8c:	460c      	mov	r4, r1
   1ab8e:	b083      	sub	sp, #12
   1ab90:	4680      	mov	r8, r0
   1ab92:	4616      	mov	r6, r2
   1ab94:	4689      	mov	r9, r1
   1ab96:	461f      	mov	r7, r3
   1ab98:	4615      	mov	r5, r2
   1ab9a:	468a      	mov	sl, r1
   1ab9c:	2b00      	cmp	r3, #0
   1ab9e:	d14b      	bne.n	1ac38 <__udivdi3+0xb0>
   1aba0:	428a      	cmp	r2, r1
   1aba2:	d95c      	bls.n	1ac5e <__udivdi3+0xd6>
   1aba4:	fab2 f382 	clz	r3, r2
   1aba8:	b15b      	cbz	r3, 1abc2 <__udivdi3+0x3a>
   1abaa:	f1c3 0020 	rsb	r0, r3, #32
   1abae:	fa01 fa03 	lsl.w	sl, r1, r3
   1abb2:	fa28 f200 	lsr.w	r2, r8, r0
   1abb6:	fa16 f503 	lsls.w	r5, r6, r3
   1abba:	fa08 f803 	lsl.w	r8, r8, r3
   1abbe:	ea42 0a0a 	orr.w	sl, r2, sl
   1abc2:	0c2e      	lsrs	r6, r5, #16
   1abc4:	4650      	mov	r0, sl
   1abc6:	4631      	mov	r1, r6
   1abc8:	b2af      	uxth	r7, r5
   1abca:	f7ff f9e9 	bl	19fa0 <__aeabi_uidiv>
   1abce:	4631      	mov	r1, r6
   1abd0:	ea4f 4418 	mov.w	r4, r8, lsr #16
   1abd4:	4681      	mov	r9, r0
   1abd6:	4650      	mov	r0, sl
   1abd8:	f7ff fb10 	bl	1a1fc <__aeabi_uidivmod>
   1abdc:	fb07 f309 	mul.w	r3, r7, r9
   1abe0:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
   1abe4:	4553      	cmp	r3, sl
   1abe6:	d909      	bls.n	1abfc <__udivdi3+0x74>
   1abe8:	eb1a 0a05 	adds.w	sl, sl, r5
   1abec:	f109 39ff 	add.w	r9, r9, #4294967295
   1abf0:	d204      	bcs.n	1abfc <__udivdi3+0x74>
   1abf2:	4553      	cmp	r3, sl
   1abf4:	bf84      	itt	hi
   1abf6:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1abfa:	44aa      	addhi	sl, r5
   1abfc:	ebc3 0a0a 	rsb	sl, r3, sl
   1ac00:	4631      	mov	r1, r6
   1ac02:	4650      	mov	r0, sl
   1ac04:	fa1f f888 	uxth.w	r8, r8
   1ac08:	f7ff f9ca 	bl	19fa0 <__aeabi_uidiv>
   1ac0c:	4631      	mov	r1, r6
   1ac0e:	4604      	mov	r4, r0
   1ac10:	4650      	mov	r0, sl
   1ac12:	f7ff faf3 	bl	1a1fc <__aeabi_uidivmod>
   1ac16:	fb07 f704 	mul.w	r7, r7, r4
   1ac1a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1ac1e:	4547      	cmp	r7, r8
   1ac20:	d906      	bls.n	1ac30 <__udivdi3+0xa8>
   1ac22:	3c01      	subs	r4, #1
   1ac24:	eb18 0805 	adds.w	r8, r8, r5
   1ac28:	d202      	bcs.n	1ac30 <__udivdi3+0xa8>
   1ac2a:	4547      	cmp	r7, r8
   1ac2c:	bf88      	it	hi
   1ac2e:	3c01      	subhi	r4, #1
   1ac30:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1ac34:	2600      	movs	r6, #0
   1ac36:	e05c      	b.n	1acf2 <__udivdi3+0x16a>
   1ac38:	428b      	cmp	r3, r1
   1ac3a:	d858      	bhi.n	1acee <__udivdi3+0x166>
   1ac3c:	fab3 f683 	clz	r6, r3
   1ac40:	2e00      	cmp	r6, #0
   1ac42:	d15b      	bne.n	1acfc <__udivdi3+0x174>
   1ac44:	428b      	cmp	r3, r1
   1ac46:	bf2c      	ite	cs
   1ac48:	2200      	movcs	r2, #0
   1ac4a:	2201      	movcc	r2, #1
   1ac4c:	4285      	cmp	r5, r0
   1ac4e:	bf8c      	ite	hi
   1ac50:	4615      	movhi	r5, r2
   1ac52:	f042 0501 	orrls.w	r5, r2, #1
   1ac56:	2d00      	cmp	r5, #0
   1ac58:	d049      	beq.n	1acee <__udivdi3+0x166>
   1ac5a:	2401      	movs	r4, #1
   1ac5c:	e049      	b.n	1acf2 <__udivdi3+0x16a>
   1ac5e:	b922      	cbnz	r2, 1ac6a <__udivdi3+0xe2>
   1ac60:	4611      	mov	r1, r2
   1ac62:	2001      	movs	r0, #1
   1ac64:	f7ff f99c 	bl	19fa0 <__aeabi_uidiv>
   1ac68:	4605      	mov	r5, r0
   1ac6a:	fab5 f685 	clz	r6, r5
   1ac6e:	2e00      	cmp	r6, #0
   1ac70:	f040 80ba 	bne.w	1ade8 <__udivdi3+0x260>
   1ac74:	1b64      	subs	r4, r4, r5
   1ac76:	0c2f      	lsrs	r7, r5, #16
   1ac78:	fa1f fa85 	uxth.w	sl, r5
   1ac7c:	2601      	movs	r6, #1
   1ac7e:	4639      	mov	r1, r7
   1ac80:	4620      	mov	r0, r4
   1ac82:	f7ff f98d 	bl	19fa0 <__aeabi_uidiv>
   1ac86:	4639      	mov	r1, r7
   1ac88:	ea4f 4b18 	mov.w	fp, r8, lsr #16
   1ac8c:	4681      	mov	r9, r0
   1ac8e:	4620      	mov	r0, r4
   1ac90:	f7ff fab4 	bl	1a1fc <__aeabi_uidivmod>
   1ac94:	fb0a f309 	mul.w	r3, sl, r9
   1ac98:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
   1ac9c:	455b      	cmp	r3, fp
   1ac9e:	d909      	bls.n	1acb4 <__udivdi3+0x12c>
   1aca0:	eb1b 0b05 	adds.w	fp, fp, r5
   1aca4:	f109 39ff 	add.w	r9, r9, #4294967295
   1aca8:	d204      	bcs.n	1acb4 <__udivdi3+0x12c>
   1acaa:	455b      	cmp	r3, fp
   1acac:	bf84      	itt	hi
   1acae:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1acb2:	44ab      	addhi	fp, r5
   1acb4:	ebc3 0b0b 	rsb	fp, r3, fp
   1acb8:	4639      	mov	r1, r7
   1acba:	4658      	mov	r0, fp
   1acbc:	fa1f f888 	uxth.w	r8, r8
   1acc0:	f7ff f96e 	bl	19fa0 <__aeabi_uidiv>
   1acc4:	4639      	mov	r1, r7
   1acc6:	4604      	mov	r4, r0
   1acc8:	4658      	mov	r0, fp
   1acca:	f7ff fa97 	bl	1a1fc <__aeabi_uidivmod>
   1acce:	fb0a fa04 	mul.w	sl, sl, r4
   1acd2:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1acd6:	45c2      	cmp	sl, r8
   1acd8:	d906      	bls.n	1ace8 <__udivdi3+0x160>
   1acda:	3c01      	subs	r4, #1
   1acdc:	eb18 0805 	adds.w	r8, r8, r5
   1ace0:	d202      	bcs.n	1ace8 <__udivdi3+0x160>
   1ace2:	45c2      	cmp	sl, r8
   1ace4:	bf88      	it	hi
   1ace6:	3c01      	subhi	r4, #1
   1ace8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1acec:	e001      	b.n	1acf2 <__udivdi3+0x16a>
   1acee:	2600      	movs	r6, #0
   1acf0:	4634      	mov	r4, r6
   1acf2:	4631      	mov	r1, r6
   1acf4:	4620      	mov	r0, r4
   1acf6:	b003      	add	sp, #12
   1acf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1acfc:	f1c6 0020 	rsb	r0, r6, #32
   1ad00:	40b3      	lsls	r3, r6
   1ad02:	fa32 f700 	lsrs.w	r7, r2, r0
   1ad06:	fa21 fb00 	lsr.w	fp, r1, r0
   1ad0a:	431f      	orrs	r7, r3
   1ad0c:	fa14 f206 	lsls.w	r2, r4, r6
   1ad10:	fa28 f100 	lsr.w	r1, r8, r0
   1ad14:	4658      	mov	r0, fp
   1ad16:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   1ad1a:	4311      	orrs	r1, r2
   1ad1c:	9100      	str	r1, [sp, #0]
   1ad1e:	4651      	mov	r1, sl
   1ad20:	b2bb      	uxth	r3, r7
   1ad22:	9301      	str	r3, [sp, #4]
   1ad24:	f7ff f93c 	bl	19fa0 <__aeabi_uidiv>
   1ad28:	4651      	mov	r1, sl
   1ad2a:	40b5      	lsls	r5, r6
   1ad2c:	4681      	mov	r9, r0
   1ad2e:	4658      	mov	r0, fp
   1ad30:	f7ff fa64 	bl	1a1fc <__aeabi_uidivmod>
   1ad34:	9c01      	ldr	r4, [sp, #4]
   1ad36:	9800      	ldr	r0, [sp, #0]
   1ad38:	fb04 f309 	mul.w	r3, r4, r9
   1ad3c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
   1ad40:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
   1ad44:	455b      	cmp	r3, fp
   1ad46:	d905      	bls.n	1ad54 <__udivdi3+0x1cc>
   1ad48:	eb1b 0b07 	adds.w	fp, fp, r7
   1ad4c:	f109 39ff 	add.w	r9, r9, #4294967295
   1ad50:	f0c0 808e 	bcc.w	1ae70 <__udivdi3+0x2e8>
   1ad54:	ebc3 0b0b 	rsb	fp, r3, fp
   1ad58:	4651      	mov	r1, sl
   1ad5a:	4658      	mov	r0, fp
   1ad5c:	f7ff f920 	bl	19fa0 <__aeabi_uidiv>
   1ad60:	4651      	mov	r1, sl
   1ad62:	4604      	mov	r4, r0
   1ad64:	4658      	mov	r0, fp
   1ad66:	f7ff fa49 	bl	1a1fc <__aeabi_uidivmod>
   1ad6a:	9801      	ldr	r0, [sp, #4]
   1ad6c:	9a00      	ldr	r2, [sp, #0]
   1ad6e:	fb00 f304 	mul.w	r3, r0, r4
   1ad72:	fa1f fc82 	uxth.w	ip, r2
   1ad76:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
   1ad7a:	4293      	cmp	r3, r2
   1ad7c:	d906      	bls.n	1ad8c <__udivdi3+0x204>
   1ad7e:	3c01      	subs	r4, #1
   1ad80:	19d2      	adds	r2, r2, r7
   1ad82:	d203      	bcs.n	1ad8c <__udivdi3+0x204>
   1ad84:	4293      	cmp	r3, r2
   1ad86:	d901      	bls.n	1ad8c <__udivdi3+0x204>
   1ad88:	19d2      	adds	r2, r2, r7
   1ad8a:	3c01      	subs	r4, #1
   1ad8c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1ad90:	b2a8      	uxth	r0, r5
   1ad92:	1ad2      	subs	r2, r2, r3
   1ad94:	0c2d      	lsrs	r5, r5, #16
   1ad96:	fa1f fc84 	uxth.w	ip, r4
   1ad9a:	0c23      	lsrs	r3, r4, #16
   1ad9c:	fb00 f70c 	mul.w	r7, r0, ip
   1ada0:	fb00 fe03 	mul.w	lr, r0, r3
   1ada4:	fb05 e10c 	mla	r1, r5, ip, lr
   1ada8:	fb05 f503 	mul.w	r5, r5, r3
   1adac:	eb01 4117 	add.w	r1, r1, r7, lsr #16
   1adb0:	458e      	cmp	lr, r1
   1adb2:	bf88      	it	hi
   1adb4:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
   1adb8:	eb05 4511 	add.w	r5, r5, r1, lsr #16
   1adbc:	42aa      	cmp	r2, r5
   1adbe:	d310      	bcc.n	1ade2 <__udivdi3+0x25a>
   1adc0:	b2bf      	uxth	r7, r7
   1adc2:	fa08 f606 	lsl.w	r6, r8, r6
   1adc6:	eb07 4201 	add.w	r2, r7, r1, lsl #16
   1adca:	bf14      	ite	ne
   1adcc:	f04f 0e00 	movne.w	lr, #0
   1add0:	f04f 0e01 	moveq.w	lr, #1
   1add4:	4296      	cmp	r6, r2
   1add6:	bf2c      	ite	cs
   1add8:	2600      	movcs	r6, #0
   1adda:	f00e 0601 	andcc.w	r6, lr, #1
   1adde:	2e00      	cmp	r6, #0
   1ade0:	d087      	beq.n	1acf2 <__udivdi3+0x16a>
   1ade2:	3c01      	subs	r4, #1
   1ade4:	2600      	movs	r6, #0
   1ade6:	e784      	b.n	1acf2 <__udivdi3+0x16a>
   1ade8:	40b5      	lsls	r5, r6
   1adea:	f1c6 0120 	rsb	r1, r6, #32
   1adee:	fa24 f901 	lsr.w	r9, r4, r1
   1adf2:	fa28 f201 	lsr.w	r2, r8, r1
   1adf6:	0c2f      	lsrs	r7, r5, #16
   1adf8:	40b4      	lsls	r4, r6
   1adfa:	4639      	mov	r1, r7
   1adfc:	4648      	mov	r0, r9
   1adfe:	4322      	orrs	r2, r4
   1ae00:	9200      	str	r2, [sp, #0]
   1ae02:	f7ff f8cd 	bl	19fa0 <__aeabi_uidiv>
   1ae06:	4639      	mov	r1, r7
   1ae08:	fa1f fa85 	uxth.w	sl, r5
   1ae0c:	4683      	mov	fp, r0
   1ae0e:	4648      	mov	r0, r9
   1ae10:	f7ff f9f4 	bl	1a1fc <__aeabi_uidivmod>
   1ae14:	9b00      	ldr	r3, [sp, #0]
   1ae16:	0c1a      	lsrs	r2, r3, #16
   1ae18:	fb0a f30b 	mul.w	r3, sl, fp
   1ae1c:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
   1ae20:	42a3      	cmp	r3, r4
   1ae22:	d903      	bls.n	1ae2c <__udivdi3+0x2a4>
   1ae24:	1964      	adds	r4, r4, r5
   1ae26:	f10b 3bff 	add.w	fp, fp, #4294967295
   1ae2a:	d327      	bcc.n	1ae7c <__udivdi3+0x2f4>
   1ae2c:	1ae4      	subs	r4, r4, r3
   1ae2e:	4639      	mov	r1, r7
   1ae30:	4620      	mov	r0, r4
   1ae32:	f7ff f8b5 	bl	19fa0 <__aeabi_uidiv>
   1ae36:	4639      	mov	r1, r7
   1ae38:	4681      	mov	r9, r0
   1ae3a:	4620      	mov	r0, r4
   1ae3c:	f7ff f9de 	bl	1a1fc <__aeabi_uidivmod>
   1ae40:	9800      	ldr	r0, [sp, #0]
   1ae42:	fb0a f309 	mul.w	r3, sl, r9
   1ae46:	fa1f fc80 	uxth.w	ip, r0
   1ae4a:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
   1ae4e:	42a3      	cmp	r3, r4
   1ae50:	d908      	bls.n	1ae64 <__udivdi3+0x2dc>
   1ae52:	1964      	adds	r4, r4, r5
   1ae54:	f109 39ff 	add.w	r9, r9, #4294967295
   1ae58:	d204      	bcs.n	1ae64 <__udivdi3+0x2dc>
   1ae5a:	42a3      	cmp	r3, r4
   1ae5c:	bf84      	itt	hi
   1ae5e:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1ae62:	1964      	addhi	r4, r4, r5
   1ae64:	fa08 f806 	lsl.w	r8, r8, r6
   1ae68:	1ae4      	subs	r4, r4, r3
   1ae6a:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
   1ae6e:	e706      	b.n	1ac7e <__udivdi3+0xf6>
   1ae70:	455b      	cmp	r3, fp
   1ae72:	bf84      	itt	hi
   1ae74:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1ae78:	44bb      	addhi	fp, r7
   1ae7a:	e76b      	b.n	1ad54 <__udivdi3+0x1cc>
   1ae7c:	42a3      	cmp	r3, r4
   1ae7e:	bf84      	itt	hi
   1ae80:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1ae84:	1964      	addhi	r4, r4, r5
   1ae86:	e7d1      	b.n	1ae2c <__udivdi3+0x2a4>
   1ae88:	00007852 	.word	0x00007852
   1ae8c:	00005854 	.word	0x00005854
   1ae90:	63656843 	.word	0x63656843
   1ae94:	6d69546b 	.word	0x6d69546b
   1ae98:	00007265 	.word	0x00007265
   1ae9c:	00504975 	.word	0x00504975
   1aea0:	74726175 	.word	0x74726175
   1aea4:	7361745f 	.word	0x7361745f
   1aea8:	0000006b 	.word	0x0000006b
   1aeac:	206c6c41 	.word	0x206c6c41
   1aeb0:	6b736174 	.word	0x6b736174
   1aeb4:	75722073 	.word	0x75722073
   1aeb8:	6e696e6e 	.word	0x6e696e6e
   1aebc:	69772067 	.word	0x69772067
   1aec0:	756f6874 	.word	0x756f6874
   1aec4:	72652074 	.word	0x72652074
   1aec8:	00726f72 	.word	0x00726f72
   1aecc:	2a2a2a0a 	.word	0x2a2a2a0a
   1aed0:	2a2a2a2a 	.word	0x2a2a2a2a
   1aed4:	57202a2a 	.word	0x57202a2a
   1aed8:	6f636c65 	.word	0x6f636c65
   1aedc:	7420656d 	.word	0x7420656d
   1aee0:	6874206f 	.word	0x6874206f
   1aee4:	654d2065 	.word	0x654d2065
   1aee8:	72757361 	.word	0x72757361
   1aeec:	6e656d65 	.word	0x6e656d65
   1aef0:	79532074 	.word	0x79532074
   1aef4:	6d657473 	.word	0x6d657473
   1aef8:	2a2a2020 	.word	0x2a2a2020
   1aefc:	2a2a2a2a 	.word	0x2a2a2a2a
   1af00:	0a2a2a2a 	.word	0x0a2a2a2a
   1af04:	0000000d 	.word	0x0000000d
   1af08:	00000d0a 	.word	0x00000d0a
   1af0c:	2a2a2a2a 	.word	0x2a2a2a2a
   1af10:	2a2a2a2a 	.word	0x2a2a2a2a
   1af14:	6d53202a 	.word	0x6d53202a
   1af18:	46747261 	.word	0x46747261
   1af1c:	6f697375 	.word	0x6f697375
   1af20:	6c50206e 	.word	0x6c50206e
   1af24:	4d207961 	.word	0x4d207961
   1af28:	20756e65 	.word	0x20756e65
   1af2c:	2a2a2a2a 	.word	0x2a2a2a2a
   1af30:	2a2a2a2a 	.word	0x2a2a2a2a
   1af34:	2a2a2a2a 	.word	0x2a2a2a2a
   1af38:	0d0a2a2a 	.word	0x0d0a2a2a
   1af3c:	00000000 	.word	0x00000000
   1af40:	2a2a2a2a 	.word	0x2a2a2a2a
   1af44:	2a2a2a2a 	.word	0x2a2a2a2a
   1af48:	2e30202a 	.word	0x2e30202a
   1af4c:	754d2020 	.word	0x754d2020
   1af50:	6d69746c 	.word	0x6d69746c
   1af54:	72657465 	.word	0x72657465
   1af58:	2a2a2a20 	.word	0x2a2a2a20
   1af5c:	2a2a2a2a 	.word	0x2a2a2a2a
   1af60:	2a2a2a2a 	.word	0x2a2a2a2a
   1af64:	2a2a2a2a 	.word	0x2a2a2a2a
   1af68:	2a2a2a2a 	.word	0x2a2a2a2a
   1af6c:	0d0a2a2a 	.word	0x0d0a2a2a
   1af70:	00000000 	.word	0x00000000
   1af74:	0000000a 	.word	0x0000000a
   1af78:	61766e49 	.word	0x61766e49
   1af7c:	2064696c 	.word	0x2064696c
   1af80:	2079654b 	.word	0x2079654b
   1af84:	00000d0a 	.word	0x00000d0a
   1af88:	2a2a2a2a 	.word	0x2a2a2a2a
   1af8c:	656c5020 	.word	0x656c5020
   1af90:	20657361 	.word	0x20657361
   1af94:	65746e45 	.word	0x65746e45
   1af98:	6f592072 	.word	0x6f592072
   1af9c:	43207275 	.word	0x43207275
   1afa0:	63696f68 	.word	0x63696f68
   1afa4:	20202065 	.word	0x20202065
   1afa8:	2a202020 	.word	0x2a202020
   1afac:	2a2a2a2a 	.word	0x2a2a2a2a
   1afb0:	0d0a202a 	.word	0x0d0a202a
   1afb4:	00000000 	.word	0x00000000
   1afb8:	54505241 	.word	0x54505241
   1afbc:	72656d69 	.word	0x72656d69
   1afc0:	00000000 	.word	0x00000000
   1afc4:	69726550 	.word	0x69726550
   1afc8:	6369646f 	.word	0x6369646f
   1afcc:	656d6954 	.word	0x656d6954
   1afd0:	00000072 	.word	0x00000072
   1afd4:	746e6f63 	.word	0x746e6f63
   1afd8:	2e6c6f72 	.word	0x2e6c6f72
   1afdc:	6d746873 	.word	0x6d746873
   1afe0:	0000006c 	.word	0x0000006c
   1afe4:	3044454c 	.word	0x3044454c
   1afe8:	0000313d 	.word	0x0000313d

0001afec <ulARPTimerExpired.4126>:
   1afec:	00000004                                ....

0001aff0 <ulPeriodicTimerExpired.4127>:
   1aff0:	00000008 2d706374 6e6e6f63 69746365     ....tcp-connecti
   1b000:	00736e6f 2d74656e 74617473 00000073     ons.net-stats...
   1b010:	2d64656c 00006f69 736e6573 722d726f     led-io..sensor-r
   1b020:	69646165 0073676e 3e72743c 3e64743c     eadings.<tr><td>
   1b030:	2f3c6425 3c3e6474 253e6474 75252e75     %d</td><td>%u.%u
   1b040:	2e75252e 253a7525 742f3c75 743c3e64     .%u.%u:%u</td><t
   1b050:	73253e64 64742f3c 64743c3e 3c75253e     d>%s</td><td>%u<
   1b060:	3e64742f 3e64743c 2f3c7525 3c3e6474     /td><td>%u</td><
   1b070:	253e6474 63252063 64742f3c 742f3c3e     td>%c %c</td></t
   1b080:	0a0d3e72 00000000 0a753525 00000000     r>......%5u.....
   1b090:	63656863 0064656b 00000000 706e693c     checked.....<inp
   1b0a0:	74207475 3d657079 65686322 6f626b63     ut type="checkbo
   1b0b0:	6e202278 3d656d61 44454c22 76202230     x" name="LED0" v
   1b0c0:	65756c61 2231223d 3e732520 3c44454c     alue="1" %s>LED<
   1b0d0:	00003e70 66342e25 342e252c 00000066     p>..%.4f,%.4f...

0001b0e0 <tcp>:
   1b0e0:	0001aff4 000016a1                       ........

0001b0e8 <net>:
   1b0e8:	0001b004 000017a1                       ........

0001b0f0 <io>:
   1b0f0:	0001b010 000018ad                       ........

0001b0f8 <output>:
   1b0f8:	0001b018 00001915                       ........

0001b100 <closed>:
   1b100:	534f4c43 00004445                       CLOSED..

0001b108 <syn_rcvd>:
   1b108:	2d4e5953 44564352 00000000              SYN-RCVD....

0001b114 <syn_sent>:
   1b114:	2d4e5953 544e4553 00000000              SYN-SENT....

0001b120 <established>:
   1b120:	41545345 53494c42 00444548              ESTABLISHED.

0001b12c <fin_wait_1>:
   1b12c:	2d4e4946 54494157 0000312d              FIN-WAIT-1..

0001b138 <fin_wait_2>:
   1b138:	2d4e4946 54494157 0000322d              FIN-WAIT-2..

0001b144 <closing>:
   1b144:	534f4c43 00474e49                       CLOSING.

0001b14c <time_wait>:
   1b14c:	454d4954 4941572d 00000054              TIME-WAIT...

0001b158 <last_ack>:
   1b158:	5453414c 4b43412d 00000000              LAST-ACK....

0001b164 <g_ace_current_resistors>:
   1b164:	000186a0 00010001                       ........

0001b16c <g_ace_external_varef_used>:
   1b16c:	00000000                                ....

0001b170 <g_ace_channel_0_name>:
   1b170:	72727543 4d746e65 74696e6f 305f726f     CurrentMonitor_0
   1b180:	00000000                                ....

0001b184 <g_ace_channel_1_name>:
   1b184:	746c6f56 4d656761 74696e6f 305f726f     VoltageMonitor_0
   1b194:	00000000                                ....

0001b198 <g_ace_channel_2_name>:
   1b198:	706d6554 74617265 4d657275 74696e6f     TemperatureMonit
   1b1a8:	305f726f 00000000                       or_0....

0001b1b0 <g_ace_channel_3_name>:
   1b1b0:	41747845 6f6c616e 6e655367 5f726f73     ExtAnalogSensor_
   1b1c0:	00000031                                1...

0001b1c4 <g_ace_ppe_transforms_desc_table>:
   1b1c4:	00130012 00004000 001c001b 00004000     .....@.......@..
   1b1d4:	00250024 00004000 002e002d ffffc000     $.%..@..-.......

0001b1e4 <g_ace_sse_proc_0_name>:
   1b1e4:	30434441 49414d5f 0000004e              ADC0_MAIN...

0001b1f0 <g_ace_sse_proc_0_sequence>:
   1b1f0:	16011705 8a0c152d 00001309 000014c3     ....-...........
   1b200:	155c8a04 000014c4 970c152d 0000132f     ..\.....-.../...
   1b210:	000014c8 10029704                       ........

0001b218 <g_ace_sse_proc_1_name>:
   1b218:	31434441 49414d5f 0000004e              ADC1_MAIN...

0001b224 <g_ace_sse_proc_1_sequence>:
   1b224:	26012705 24c5255c 20160000              .'.&\%.$... 

0001b230 <g_config_reg_lut>:
   1b230:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
   1b240:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
   1b250:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
   1b260:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
   1b270:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
   1b280:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
   1b290:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
   1b2a0:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0001b2b0 <g_gpio_irqn_lut>:
   1b2b0:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
   1b2c0:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
   1b2d0:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
   1b2e0:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0001b2f0 <crc32_table>:
   1b2f0:	00000000 77073096 ee0e612c 990951ba     .....0.w,a...Q..
   1b300:	076dc419 706af48f e963a535 9e6495a3     ..m...jp5.c...d.
   1b310:	0edb8832 79dcb8a4 e0d5e91e 97d2d988     2......y........
   1b320:	09b64c2b 7eb17cbd e7b82d07 90bf1d91     +L...|.~.-......
   1b330:	1db71064 6ab020f2 f3b97148 84be41de     d.... .jHq...A..
   1b340:	1adad47d 6ddde4eb f4d4b551 83d385c7     }......mQ.......
   1b350:	136c9856 646ba8c0 fd62f97a 8a65c9ec     V.l...kdz.b...e.
   1b360:	14015c4f 63066cd9 fa0f3d63 8d080df5     O\...l.cc=......
   1b370:	3b6e20c8 4c69105e d56041e4 a2677172     . n;^.iL.A`.rqg.
   1b380:	3c03e4d1 4b04d447 d20d85fd a50ab56b     ...<G..K....k...
   1b390:	35b5a8fa 42b2986c dbbbc9d6 acbcf940     ...5l..B....@...
   1b3a0:	32d86ce3 45df5c75 dcd60dcf abd13d59     .l.2u\.E....Y=..
   1b3b0:	26d930ac 51de003a c8d75180 bfd06116     .0.&:..Q.Q...a..
   1b3c0:	21b4f4b5 56b3c423 cfba9599 b8bda50f     ...!#..V........
   1b3d0:	2802b89e 5f058808 c60cd9b2 b10be924     ...(..._....$...
   1b3e0:	2f6f7c87 58684c11 c1611dab b6662d3d     .|o/.LhX..a.=-f.
   1b3f0:	76dc4190 01db7106 98d220bc efd5102a     .A.v.q... ..*...
   1b400:	71b18589 06b6b51f 9fbfe4a5 e8b8d433     ...q........3...
   1b410:	7807c9a2 0f00f934 9609a88e e10e9818     ...x4...........
   1b420:	7f6a0dbb 086d3d2d 91646c97 e6635c01     ..j.-=m..ld..\c.
   1b430:	6b6b51f4 1c6c6162 856530d8 f262004e     .Qkkbal..0e.N.b.
   1b440:	6c0695ed 1b01a57b 8208f4c1 f50fc457     ...l{.......W...
   1b450:	65b0d9c6 12b7e950 8bbeb8ea fcb9887c     ...eP.......|...
   1b460:	62dd1ddf 15da2d49 8cd37cf3 fbd44c65     ...bI-...|..eL..
   1b470:	4db26158 3ab551ce a3bc0074 d4bb30e2     Xa.M.Q.:t....0..
   1b480:	4adfa541 3dd895d7 a4d1c46d d3d6f4fb     A..J...=m.......
   1b490:	4369e96a 346ed9fc ad678846 da60b8d0     j.iC..n4F.g...`.
   1b4a0:	44042d73 33031de5 aa0a4c5f dd0d7cc9     s-.D...3_L...|..
   1b4b0:	5005713c 270241aa be0b1010 c90c2086     <q.P.A.'..... ..
   1b4c0:	5768b525 206f85b3 b966d409 ce61e49f     %.hW..o ..f...a.
   1b4d0:	5edef90e 29d9c998 b0d09822 c7d7a8b4     ...^...)".......
   1b4e0:	59b33d17 2eb40d81 b7bd5c3b c0ba6cad     .=.Y....;\...l..
   1b4f0:	edb88320 9abfb3b6 03b6e20c 74b1d29a      ..............t
   1b500:	ead54739 9dd277af 04db2615 73dc1683     9G...w...&.....s
   1b510:	e3630b12 94643b84 0d6d6a3e 7a6a5aa8     ..c..;d.>jm..Zjz
   1b520:	e40ecf0b 9309ff9d 0a00ae27 7d079eb1     ........'......}
   1b530:	f00f9344 8708a3d2 1e01f268 6906c2fe     D.......h......i
   1b540:	f762575d 806567cb 196c3671 6e6b06e7     ]Wb..ge.q6l...kn
   1b550:	fed41b76 89d32be0 10da7a5a 67dd4acc     v....+..Zz...J.g
   1b560:	f9b9df6f 8ebeeff9 17b7be43 60b08ed5     o.......C......`
   1b570:	d6d6a3e8 a1d1937e 38d8c2c4 4fdff252     ....~......8R..O
   1b580:	d1bb67f1 a6bc5767 3fb506dd 48b2364b     .g..gW.....?K6.H
   1b590:	d80d2bda af0a1b4c 36034af6 41047a60     .+..L....J.6`z.A
   1b5a0:	df60efc3 a867df55 316e8eef 4669be79     ..`.U.g...n1y.iF
   1b5b0:	cb61b38c bc66831a 256fd2a0 5268e236     ..a...f...o%6.hR
   1b5c0:	cc0c7795 bb0b4703 220216b9 5505262f     .w...G....."/&.U
   1b5d0:	c5ba3bbe b2bd0b28 2bb45a92 5cb36a04     .;..(....Z.+.j.\
   1b5e0:	c2d7ffa7 b5d0cf31 2cd99e8b 5bdeae1d     ....1......,...[
   1b5f0:	9b64c2b0 ec63f226 756aa39c 026d930a     ..d.&.c...ju..m.
   1b600:	9c0906a9 eb0e363f 72076785 05005713     ....?6...g.r.W..
   1b610:	95bf4a82 e2b87a14 7bb12bae 0cb61b38     .J...z...+.{8...
   1b620:	92d28e9b e5d5be0d 7cdcefb7 0bdbdf21     ...........|!...
   1b630:	86d3d2d4 f1d4e242 68ddb3f8 1fda836e     ....B......hn...
   1b640:	81be16cd f6b9265b 6fb077e1 18b74777     ....[&...w.owG..
   1b650:	88085ae6 ff0f6a70 66063bca 11010b5c     .Z..pj...;.f\...
   1b660:	8f659eff f862ae69 616bffd3 166ccf45     ..e.i.b...kaE.l.
   1b670:	a00ae278 d70dd2ee 4e048354 3903b3c2     x.......T..N...9
   1b680:	a7672661 d06016f7 4969474d 3e6e77db     a&g...`.MGiI.wn>
   1b690:	aed16a4a d9d65adc 40df0b66 37d83bf0     Jj...Z..f..@.;.7
   1b6a0:	a9bcae53 debb9ec5 47b2cf7f 30b5ffe9     S..........G...0
   1b6b0:	bdbdf21c cabac28a 53b39330 24b4a3a6     ........0..S...$
   1b6c0:	bad03605 cdd70693 54de5729 23d967bf     .6......)W.T.g.#
   1b6d0:	b3667a2e c4614ab8 5d681b02 2a6f2b94     .zf..Ja...h].+o*
   1b6e0:	b40bbe37 c30c8ea1 5a05df1b 2d02ef8d     7..........Z...-

0001b6f0 <unknown_error>:
   1b6f0:	6e6b6e55 206e776f 6f727265 00000072     Unknown error...

0001b700 <ErrorMessages>:
   1b700:	65206f4e 726f7272 63636f20 64657275     No error occured
	...
   1b728:	6874654d 6620646f 656c6961 00000064     Method failed...
	...
   1b750:	6e6f7257 61702067 656d6172 20726574     Wrong parameter 
   1b760:	65736170 6f742064 6e756620 6f697463     pased to functio
   1b770:	0000006e 00000000 6d617246 73692065     n.......Frame is
   1b780:	6f6f7420 6e6f6c20 00000067 00000000      too long.......
	...
   1b7a0:	20746f4e 756f6e65 73206867 65636170     Not enough space
   1b7b0:	206e6920 66667562 00007265 00000000      in buffer......
	...
   1b7c8:	20746f4e 756f6e65 73206867 65636170     Not enough space
   1b7d8:	206e6920 66667562 00007265 00000000      in buffer......
	...
   1b7f0:	656d6954 756f2064 00000074 00000000     Timed out.......
	...
   1b818:	6d617246 73692065 6f6f7420 616d7320     Frame is too sma
   1b828:	00006c6c 00000000 00000000 00000000     ll..............
	...

0001b840 <C.18.3199>:
   1b840:	10131200 00001115                       ........

0001b848 <channel_type_lut>:
   1b848:	01000000 01000002 00000002 00ffff00     ................
   1b858:	01000000 01000002 00000002 00ffff00     ................
   1b868:	01000000 ffffff02 000000ff 00ffff00     ................

0001b878 <channel_quad_lut>:
   1b878:	000000ff 01010100 ffffff01 ffffffff     ................
   1b888:	020202ff 03030302 ffffff03 ffffffff     ................
   1b898:	040404ff ffffff04 ffffffff ffffffff     ................

0001b8a8 <abps_channel_lut>:
   1b8a8:	ff0000ff ff0101ff ffffffff ffffffff     ................
   1b8b8:	ff0202ff ff0303ff ffffffff ffffffff     ................
   1b8c8:	ff0404ff ffffffff ffffffff ffffffff     ................

0001b8d8 <abps_idx_lut>:
   1b8d8:	ff0100ff ff0302ff ffffffff ffffffff     ................
   1b8e8:	ff0504ff ff0706ff ffffffff ffffffff     ................
   1b8f8:	ff0908ff ffffffff ffffffff ffffffff     ................

0001b908 <apbs_gain_lut>:
   1b908:	0204080c                                ....

0001b90c <apbs_range>:
   1b90c:	28003c00 0a001400                       .<.(....

0001b914 <sse_pc_ctrl_lut>:
   1b914:	40020048 40020088 400200c8              H..@...@...@

0001b920 <sse_pc_lo_lut>:
   1b920:	40020040 40020080 400200c0              @..@...@...@

0001b92c <sse_pc_hi_lut>:
   1b92c:	40020044 40020084 400200c4              D..@...@...@

0001b938 <p_mtd_data>:
   1b938:	60080010                                ...`

0001b93c <C.24.3278>:
   1b93c:	02010006 02010003 04040403 05060604     ................

0001b94c <C.36.3342>:
	...
   1b974:	00000001 00000002 00000003 00000000     ................
	...

0001b98c <C.18.3188>:
   1b98c:	40004000 00000000                       .@.@....

0001b994 <adc_status_reg_lut>:
   1b994:	40021000 40021004 40021008              ...@...@...@

0001b9a0 <dac_ctrl_reg_lut>:
   1b9a0:	40020060 400200a0 400200e0              `..@...@...@

0001b9ac <dac_enable_masks_lut>:
   1b9ac:	00000010 00000020 00000040              .... ...@...

0001b9b8 <dac_byte01_reg_lut>:
   1b9b8:	40020500 40020504 40020508              ...@...@...@

0001b9c4 <dac_byte2_reg_lut>:
   1b9c4:	4002006c 400200ac 400200ec              l..@...@...@

0001b9d0 <p_mtd_data>:
   1b9d0:	60080010                                ...`

0001b9d4 <comp_id_2_scb_lut>:
   1b9d4:	01010000 03030202 00000404              ............

0001b9e0 <C.18.3513>:
   1b9e0:	00040200                                ....

0001b9e4 <C.18.2576>:
   1b9e4:	00000001 00000002 00000004 00000001     ................
   1b9f4:	70616548 646e6120 61747320 63206b63     Heap and stack c
   1ba04:	696c6c6f 6e6f6973 0000000a              ollision....

0001ba10 <uart_instance>:
   1ba10:	2000a988                                ... 

0001ba14 <uip_broadcast_addr>:
   1ba14:	ffffffff                                ....

0001ba18 <uip_all_zeroes_addr>:
   1ba18:	00000000                                ....

0001ba1c <broadcast_ethaddr>:
   1ba1c:	ffffffff 0000ffff                       ........

0001ba24 <http_http>:
   1ba24:	70747468 002f2f3a                       http://.

0001ba2c <http_200>:
   1ba2c:	20303032 00000000                       200 ....

0001ba34 <http_301>:
   1ba34:	20313033 00000000                       301 ....

0001ba3c <http_302>:
   1ba3c:	20323033 00000000                       302 ....

0001ba44 <http_get>:
   1ba44:	20544547 00000000                       GET ....

0001ba4c <http_10>:
   1ba4c:	50545448 302e312f 00000000              HTTP/1.0....

0001ba58 <http_11>:
   1ba58:	50545448 312e312f 00000000              HTTP/1.1....

0001ba64 <http_content_type>:
   1ba64:	746e6f63 2d746e65 65707974 0000203a     content-type: ..

0001ba74 <http_texthtml>:
   1ba74:	74786574 6d74682f 0000006c              text/html...

0001ba80 <http_location>:
   1ba80:	61636f6c 6e6f6974 0000203a              location: ..

0001ba8c <http_host>:
   1ba8c:	74736f68 0000203a                       host: ..

0001ba94 <http_crnl>:
   1ba94:	00000a0d                                ....

0001ba98 <http_index_html>:
   1ba98:	646e692f 682e7865 006c6d74              /index.html.

0001baa4 <http_404_html>:
   1baa4:	3430342f 6d74682e 0000006c              /404.html...

0001bab0 <http_referer>:
   1bab0:	65666552 3a726572 00000000              Referer:....

0001babc <http_header_200>:
   1babc:	50545448 302e312f 30303220 0d4b4f20     HTTP/1.0 200 OK.
   1bacc:	7265530a 3a726576 50497520 302e312f     .Server: uIP/1.0
   1badc:	74746820 2f2f3a70 2e777777 73636973      http://www.sics
   1baec:	2f65732e 6164617e 69752f6d 0a0d2f70     .se/~adam/uip/..
   1bafc:	6e6e6f43 69746365 203a6e6f 736f6c63     Connection: clos
   1bb0c:	000a0d65                                e...

0001bb10 <http_header_404>:
   1bb10:	50545448 302e312f 34303420 746f4e20     HTTP/1.0 404 Not
   1bb20:	756f6620 0a0d646e 76726553 203a7265      found..Server: 
   1bb30:	2f504975 20302e31 70747468 772f2f3a     uIP/1.0 http://w
   1bb40:	732e7777 2e736369 7e2f6573 6d616461     ww.sics.se/~adam
   1bb50:	7069752f 430a0d2f 656e6e6f 6f697463     /uip/..Connectio
   1bb60:	63203a6e 65736f6c 00000a0d              n: close....

0001bb6c <http_content_type_plain>:
   1bb6c:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1bb7c:	702f7478 6e69616c 0a0d0a0d 00000000     xt/plain........

0001bb8c <http_content_type_html>:
   1bb8c:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1bb9c:	682f7478 0d6c6d74 000a0d0a              xt/html.....

0001bba8 <http_content_type_css>:
   1bba8:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1bbb8:	632f7478 0a0d7373 00000a0d              xt/css......

0001bbc4 <http_content_type_text>:
   1bbc4:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1bbd4:	742f7478 0d747865 000a0d0a              xt/text.....

0001bbe0 <http_content_type_png>:
   1bbe0:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1bbf0:	2f656761 0d676e70 000a0d0a              age/png.....

0001bbfc <http_content_type_gif>:
   1bbfc:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1bc0c:	2f656761 0d666967 000a0d0a              age/gif.....

0001bc18 <http_content_type_jpg>:
   1bc18:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1bc28:	2f656761 6765706a 0a0d0a0d 00000000     age/jpeg........

0001bc38 <http_content_type_binary>:
   1bc38:	746e6f43 2d746e65 65707974 7061203a     Content-type: ap
   1bc48:	63696c70 6f697461 636f2f6e 2d746574     plication/octet-
   1bc58:	65727473 0a0d6d61 00000a0d              stream......

0001bc64 <http_html>:
   1bc64:	6d74682e 0000006c                       .html...

0001bc6c <http_shtml>:
   1bc6c:	7468732e 00006c6d                       .shtml..

0001bc74 <http_htm>:
   1bc74:	6d74682e 00000000                       .htm....

0001bc7c <http_css>:
   1bc7c:	7373632e 00000000                       .css....

0001bc84 <http_png>:
   1bc84:	676e702e 00000000                       .png....

0001bc8c <http_gif>:
   1bc8c:	6669672e 00000000                       .gif....

0001bc94 <http_jpg>:
   1bc94:	67706a2e 00000000                       .jpg....

0001bc9c <http_text>:
   1bc9c:	7478742e 00000000                       .txt....

0001bca4 <http_txt>:
   1bca4:	7478742e 00000000                       .txt....

0001bcac <data_404_html>:
   1bcac:	3430342f 6d74682e 683c006c 3e6c6d74     /404.html.<html>
   1bcbc:	0a0d0a0d 646f623c 67622079 6f6c6f63     ....<body bgcolo
   1bccc:	77223d72 65746968 0a0d3e22 20202020     r="white">..    
   1bcdc:	6e65633c 3e726574 20200a0d 20202020     <center>..      
   1bcec:	683c2020 30343e31 202d2034 656c6966       <h1>404 - file
   1bcfc:	746f6e20 756f6620 2f3c646e 0d3e3168      not found</h1>.
   1bd0c:	2020200a 20202020 33683c20 206f473e     .        <h3>Go 
   1bd1c:	3c206f74 72682061 223d6665 683e222f     to <a href="/">h
   1bd2c:	3c656d6f 203e612f 65676170 682f3c2e     ome</a> page.</h
   1bd3c:	0a0d3e33 20202020 65632f3c 7265746e     3>..    </center
   1bd4c:	3c0a0d3e 646f622f 0a0d3e79 2f3c0a0d     >..</body>....</
   1bd5c:	6c6d7468 0000003e                       html>...

0001bd64 <data_control_shtml>:
   1bd64:	6e6f632f 6c6f7274 7468732e 3c006c6d     /control.shtml.<
   1bd74:	434f4421 45505954 4d544820 0a0d3e4c     !DOCTYPE HTML>..
   1bd84:	6d74683c 0a0d3e6c 683c0a0d 3e646165     <html>....<head>
   1bd94:	20200a0d 743c2020 656c7469 6b614a3e     ..    <title>Jak
   1bda4:	20732765 74616577 20726568 74617473     e's weather stat
   1bdb4:	206e6f69 6e696874 2f3c7967 6c746974     ion thingy</titl
   1bdc4:	0a0d3e65 20202020 74656d3c 74682061     e>..    <meta ht
   1bdd4:	652d7074 76697571 6f63223d 6e65746e     tp-equiv="conten
   1bde4:	79742d74 20226570 746e6f63 3d746e65     t-type" content=
   1bdf4:	78657422 74682f74 203b6c6d 72616863     "text/html; char
   1be04:	3d746573 2d6f7369 39353838 2022312d     set=iso-8859-1" 
   1be14:	0a0d3e2f 20202020 7974733c 6d20656c     />..    <style m
   1be24:	61696465 6c61223d 7420226c 3d657079     edia="all" type=
   1be34:	78657422 73632f74 0d3e2273 2020200a     "text/css">..   
   1be44:	20202020 6d694020 74726f70 73632220          @import "cs
   1be54:	74732f73 73656c79 7373632e 0a0d3b22     s/styles.css";..
   1be64:	20202020 74732f3c 3e656c79 2f3c0a0d         </style>..</
   1be74:	64616568 0d0a0d3e 6f623c0a 0d3e7964     head>....<body>.
   1be84:	2020200a 69643c20 64692076 616d223d     .    <div id="ma
   1be94:	3e226e69 20200a0d 20202020 643c2020     in">..        <d
   1bea4:	69207669 68223d64 65646165 0d3e2272     iv id="header">.
   1beb4:	2020200a 20202020 20202020 20613c20     .            <a 
   1bec4:	66657268 6e69223d 2e786564 6c6d7468     href="index.html
   1bed4:	6c632022 3d737361 676f6c22 3c3e226f     " class="logo"><
   1bee4:	20676d69 3d637273 676d6922 6f6c632f     img src="img/clo
   1bef4:	6f4c6475 702e6f67 2022676e 74646977     udLogo.png" widt
   1bf04:	31223d68 20223030 67696568 223d7468     h="100" height="
   1bf14:	20223038 3d746c61 2f202222 612f3c3e     80" alt="" /></a
   1bf24:	0d0a0d3e 2020200a 20202020 20202020     >....           
   1bf34:	6c753c20 3d646920 706f7422 76616e2d      <ul id="top-nav
   1bf44:	74616769 226e6f69 200a0d3e 20202020     igation">..     
   1bf54:	20202020 20202020 3c202020 3c3e696c                <li><
   1bf64:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   1bf74:	223d6665 65646e69 74682e78 3e226c6d     ef="index.html">
   1bf84:	656d6f48 3e612f3c 70732f3c 3c3e6e61     Home</a></span><
   1bf94:	6170732f 0a0d3e6e 20202020 20202020     /span>..        
   1bfa4:	20202020 20202020 696c2f3c 200a0d3e             </li>.. 
   1bfb4:	20202020 20202020 20202020 3c202020                    <
   1bfc4:	3c3e696c 6e617073 70733c3e 3c3e6e61     li><span><span><
   1bfd4:	72682061 223d6665 68736164 72616f62     a href="dashboar
   1bfe4:	68732e64 226c6d74 7361443e 616f6268     d.shtml">Dashboa
   1bff4:	2f3c6472 2f3c3e61 6e617073 732f3c3e     rd</a></span></s
   1c004:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   1c014:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   1c024:	20202020 20202020 20202020 696c3c20                  <li
   1c034:	616c6320 223d7373 69746361 3e226576      class="active">
   1c044:	6170733c 733c3e6e 3e6e6170 6820613c     <span><span><a h
   1c054:	3d666572 6e6f6322 6c6f7274 7468732e     ref="control.sht
   1c064:	3e226c6d 746e6f43 3c6c6f72 3c3e612f     ml">Control</a><
   1c074:	6170732f 2f3c3e6e 6e617073 200a0d3e     /span></span>.. 
   1c084:	20202020 20202020 20202020 3c202020                    <
   1c094:	3e696c2f 20200a0d 20202020 20202020     /li>..          
   1c0a4:	20202020 6c3c2020 733c3e69 3e6e6170           <li><span>
   1c0b4:	6170733c 613c3e6e 65726820 73223d66     <span><a href="s
   1c0c4:	73746174 7468732e 3e226c6d 20504354     tats.shtml">TCP 
   1c0d4:	74617453 612f3c73 732f3c3e 3e6e6170     Stats</a></span>
   1c0e4:	70732f3c 0d3e6e61 2020200a 20202020     </span>..       
   1c0f4:	20202020 20202020 6c2f3c20 0a0d3e69              </li>..
   1c104:	20202020 20202020 20202020 20202020                     
   1c114:	3e696c3c 6170733c 733c3e6e 3e6e6170     <li><span><span>
   1c124:	6820613c 3d666572 70637422 7468732e     <a href="tcp.sht
   1c134:	3e226c6d 6e6e6f43 69746365 3c736e6f     ml">Connections<
   1c144:	3c3e612f 6170732f 2f3c3e6e 6e617073     /a></span></span
   1c154:	200a0d3e 20202020 20202020 20202020     >..             
   1c164:	3c202020 3e696c2f 20200a0d 20202020        </li>..      
   1c174:	20202020 2f3c2020 0d3e6c75 2020200a           </ul>..   
   1c184:	20202020 642f3c20 0d3e7669 200a0d0a          </div>.... 
   1c194:	20202020 3c202020 20766964 223d6469            <div id="
   1c1a4:	6464696d 3e22656c 20200a0d 20202020     middle">..      
   1c1b4:	20202020 683c2020 65573e32 6d6f636c           <h2>Welcom
   1c1c4:	6f742065 65687420 204f4920 746e6f63     e to the IO cont
   1c1d4:	206c6f72 656e6170 3c20216c 3e32682f     rol panel! </h2>
   1c1e4:	0a0d0a0d 20202020 20202020 20202020     ....            
   1c1f4:	3e72683c 20200a0d 20202020 20202020     <hr>..          
   1c204:	623c2020 6e6f433e 6c6f7274 65687420       <b>Control the
   1c214:	44454c20 622f3c73 72623c3e 200a0d3e      LEDs</b><br>.. 
   1c224:	20202020 20202020 3c202020 0a0d3e70                <p>..
   1c234:	20200a0d 20202020 20202020 20202020     ..              
   1c244:	703c2020 6573553e 65687420 65686320       <p>Use the che
   1c254:	62206b63 7420786f 7574206f 6f206e72     ck box to turn o
   1c264:	726f206e 66666f20 44454c20 202c3420     n or off LED 4, 
   1c274:	6e656874 696c6320 22206b63 61647055     then click "Upda
   1c284:	49206574 3c2e224f 0d3e702f 2020200a     te IO".</p>..   
   1c294:	20202020 20202020 20202020 3e703c20                  <p>
   1c2a4:	20200a0d 20202020 20202020 20202020     ..              
   1c2b4:	20202020 663c2020 206d726f 656d616e           <form name
   1c2c4:	4661223d 226d726f 74636120 3d6e6f69     ="aForm" action=
   1c2d4:	6f632f22 6f72746e 68732e6c 226c6d74     "/control.shtml"
   1c2e4:	74656d20 3d646f68 74656722 0a0d3e22      method="get">..
   1c2f4:	20202020 20202020 20202020 20202020                     
   1c304:	20202020 20202020 6c202125 692d6465             %! led-i
   1c314:	200a0d6f 20202020 20202020 20202020     o..             
   1c324:	20202020 20202020 3c202020 0a0d3e70                <p>..
   1c334:	20202020 20202020 20202020 20202020                     
   1c344:	20202020 20202020 20202020 706e693c                 <inp
   1c354:	74207475 3d657079 62757322 2274696d     ut type="submit"
   1c364:	6c617620 223d6575 61647055 49206574      value="Update I
   1c374:	0d3e224f 2020200a 20202020 20202020     O">..           
   1c384:	20202020 20202020 662f3c20 3e6d726f              </form>
   1c394:	20200a0d 20202020 2f3c2020 3e766964     ..        </div>
   1c3a4:	0a0d0a0d 20200a0d 20202020 643c2020     ......        <d
   1c3b4:	69207669 66223d64 65746f6f 3c3e2272     iv id="footer"><
   1c3c4:	7669642f 200a0d3e 3c202020 7669642f     /div>..    </div
   1c3d4:	0d0a0d3e 622f3c0a 3e79646f 0a0d0a0d     >....</body>....
   1c3e4:	74682f3c 003e6c6d                       </html>.

0001c3ec <data_dashboard_shtml>:
   1c3ec:	7361642f 616f6268 732e6472 6c6d7468     /dashboard.shtml
   1c3fc:	44213c00 5954434f 48204550 3e4c4d54     .<!DOCTYPE HTML>
   1c40c:	683c0a0d 3e6c6d74 0a0d0a0d 6165683c     ..<html>....<hea
   1c41c:	0a0d3e64 20202020 7469743c 4a3e656c     d>..    <title>J
   1c42c:	27656b61 65772073 65687461 74732072     ake's weather st
   1c43c:	6f697461 6874206e 79676e69 69742f3c     ation thingy</ti
   1c44c:	3e656c74 20200a0d 6d3c2020 20617465     tle>..    <meta 
   1c45c:	70747468 7571652d 223d7669 746e6f63     http-equiv="cont
   1c46c:	2d746e65 65707974 6f632022 6e65746e     ent-type" conten
   1c47c:	74223d74 2f747865 6c6d7468 6863203b     t="text/html; ch
   1c48c:	65737261 73693d74 38382d6f 312d3935     arset=iso-8859-1
   1c49c:	3e2f2022 20200a0d 733c2020 656c7974     " />..    <style
   1c4ac:	64656d20 223d6169 226c6c61 70797420      media="all" typ
   1c4bc:	74223d65 2f747865 22737363 200a0d3e     e="text/css">.. 
   1c4cc:	20202020 40202020 6f706d69 22207472            @import "
   1c4dc:	2f737363 6c797473 632e7365 3b227373     css/styles.css";
   1c4ec:	20200a0d 2f3c2020 6c797473 0a0d3e65     ..    </style>..
   1c4fc:	65682f3c 0d3e6461 0d0a0d0a 6f623c0a     </head>......<bo
   1c50c:	0d3e7964 2020200a 69643c20 64692076     dy>..    <div id
   1c51c:	616d223d 3e226e69 20200a0d 20202020     ="main">..      
   1c52c:	643c2020 69207669 68223d64 65646165       <div id="heade
   1c53c:	0d3e2272 2020200a 20202020 20202020     r">..           
   1c54c:	20613c20 66657268 6e69223d 2e786564      <a href="index.
   1c55c:	6c6d7468 6c632022 3d737361 676f6c22     html" class="log
   1c56c:	3c3e226f 20676d69 3d637273 676d6922     o"><img src="img
   1c57c:	6f6c632f 6f4c6475 702e6f67 2022676e     /cloudLogo.png" 
   1c58c:	74646977 31223d68 20223030 67696568     width="100" heig
   1c59c:	223d7468 20223038 3d746c61 2f202222     ht="80" alt="" /
   1c5ac:	612f3c3e 0d0a0d3e 2020200a 20202020     ></a>....       
   1c5bc:	20202020 6c753c20 3d646920 706f7422          <ul id="top
   1c5cc:	76616e2d 74616769 226e6f69 200a0d3e     -navigation">.. 
   1c5dc:	20202020 20202020 20202020 3c202020                    <
   1c5ec:	3c3e696c 6e617073 70733c3e 3c3e6e61     li><span><span><
   1c5fc:	72682061 223d6665 65646e69 74682e78     a href="index.ht
   1c60c:	3e226c6d 656d6f48 3e612f3c 70732f3c     ml">Home</a></sp
   1c61c:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   1c62c:	20202020 20202020 20202020 696c2f3c                 </li
   1c63c:	200a0d3e 20202020 20202020 20202020     >..             
   1c64c:	3c202020 6320696c 7373616c 6361223d        <li class="ac
   1c65c:	65766974 733c3e22 3e6e6170 6170733c     tive"><span><spa
   1c66c:	613c3e6e 65726820 64223d66 62687361     n><a href="dashb
   1c67c:	6472616f 7468732e 3e226c6d 68736144     oard.shtml">Dash
   1c68c:	72616f62 612f3c64 732f3c3e 3e6e6170     board</a></span>
   1c69c:	70732f3c 0d3e6e61 2020200a 20202020     </span>..       
   1c6ac:	20202020 20202020 6c2f3c20 0a0d3e69              </li>..
   1c6bc:	20202020 20202020 20202020 20202020                     
   1c6cc:	3e696c3c 6170733c 733c3e6e 3e6e6170     <li><span><span>
   1c6dc:	6820613c 3d666572 6e6f6322 6c6f7274     <a href="control
   1c6ec:	7468732e 3e226c6d 746e6f43 3c6c6f72     .shtml">Control<
   1c6fc:	3c3e612f 6170732f 2f3c3e6e 6e617073     /a></span></span
   1c70c:	200a0d3e 20202020 20202020 20202020     >..             
   1c71c:	3c202020 3e696c2f 20200a0d 20202020        </li>..      
   1c72c:	20202020 20202020 6c3c2020 733c3e69               <li><s
   1c73c:	3e6e6170 6170733c 613c3e6e 65726820     pan><span><a hre
   1c74c:	73223d66 73746174 7468732e 3e226c6d     f="stats.shtml">
   1c75c:	20504354 74617453 612f3c73 732f3c3e     TCP Stats</a></s
   1c76c:	3e6e6170 70732f3c 0d3e6e61 2020200a     pan></span>..   
   1c77c:	20202020 20202020 20202020 6c2f3c20                  </l
   1c78c:	0a0d3e69 20202020 20202020 20202020     i>..            
   1c79c:	20202020 3e696c3c 6170733c 733c3e6e         <li><span><s
   1c7ac:	3e6e6170 6820613c 3d666572 70637422     pan><a href="tcp
   1c7bc:	7468732e 3e226c6d 6e6e6f43 69746365     .shtml">Connecti
   1c7cc:	3c736e6f 3c3e612f 6170732f 2f3c3e6e     ons</a></span></
   1c7dc:	6e617073 200a0d3e 20202020 20202020     span>..         
   1c7ec:	20202020 3c202020 3e696c2f 20200a0d            </li>..  
   1c7fc:	20202020 20202020 2f3c2020 0d3e6c75               </ul>.
   1c80c:	2020200a 20202020 642f3c20 0d3e7669     .        </div>.
   1c81c:	200a0d0a 20202020 3c202020 20766964     ...        <div 
   1c82c:	223d6469 6464696d 3e22656c 20200a0d     id="middle">..  
   1c83c:	20202020 20202020 683c2020 65573e32               <h2>We
   1c84c:	6d6f636c 6f742065 65687420 61655720     lcome to the Wea
   1c85c:	72656874 73614420 616f6268 20216472     ther Dashboard! 
   1c86c:	32682f3c 0d0a0d3e 2020200a 20202020     </h2>....       
   1c87c:	20202020 33683c20 746e493e 616e7265          <h3>Interna
   1c88c:	6554206c 7265706d 72757461 43282065     l Temperature (C
   1c89c:	2f3c2029 0d3e3368 200a0d0a 20202020     ) </h3>....     
   1c8ac:	20202020 3c202020 20766964 223d6469            <div id="
   1c8bc:	72616863 0d3e2274 2020200a 20202020     chart">..       
   1c8cc:	20202020 20202020 61633c20 7361766e              <canvas
   1c8dc:	3d646920 746e6922 616e7265 65745f6c      id="internal_te
   1c8ec:	675f706d 68706172 69772022 3d687464     mp_graph" width=
   1c8fc:	32313522 65682022 74686769 3031223d     "512" height="10
   1c90c:	3c3e2230 6e61632f 3e736176 20200a0d     0"></canvas>..  
   1c91c:	20202020 20202020 2f3c2020 3e766964               </div>
   1c92c:	0a0d0a0d 20202020 20202020 20202020     ....            
   1c93c:	3e33683c 20746f50 746c6f56 20656761     <h3>Pot Voltage 
   1c94c:	3c295628 3e33682f 0a0d0a0d 20202020     (V)</h3>....    
   1c95c:	20202020 20202020 7669643c 3d646920             <div id=
   1c96c:	61686322 3e227472 20200a0d 20202020     "chart">..      
   1c97c:	20202020 20202020 633c2020 61766e61               <canva
   1c98c:	64692073 6f70223d 72675f74 22687061     s id="pot_graph"
   1c99c:	64697720 223d6874 22323135 69656820      width="512" hei
   1c9ac:	3d746867 30303122 2f3c3e22 766e6163     ght="100"></canv
   1c9bc:	0d3e7361 2020200a 20202020 20202020     as>..           
   1c9cc:	642f3c20 0d3e7669 2020200a 20202020      </div>..       
   1c9dc:	642f3c20 0d3e7669 200a0d0a 20202020      </div>....     
   1c9ec:	3c202020 20766964 223d6469 6f6d6564        <div id="demo
   1c9fc:	0a0d3e22 20200a0d 20202020 2f3c2020     ">....        </
   1ca0c:	3e766964 0a0d0a0d 20200a0d 20202020     div>......      
   1ca1c:	643c2020 69207669 66223d64 65746f6f       <div id="foote
   1ca2c:	3c3e2272 7669642f 200a0d3e 3c202020     r"></div>..    <
   1ca3c:	7669642f 0d0a0d3e 2020200a 63733c20     /div>....    <sc
   1ca4c:	74706972 200a0d3e 20202020 21202020     ript>..        !
   1ca5c:	6e756620 6f697463 2965286e 0a0d7b20      function(e) {..
   1ca6c:	20202020 20202020 20202020 20726176                 var 
   1ca7c:	203d2074 200a0d7b 20202020 20202020     t = {..         
   1ca8c:	20202020 65202020 6e657478 66203a64            extend: f
   1ca9c:	74636e75 286e6f69 0d7b2029 2020200a     unction() {..   
   1caac:	20202020 20202020 20202020 20202020                     
   1cabc:	67726120 6e656d75 305b7374 203d205d      arguments[0] = 
   1cacc:	75677261 746e656d 5d305b73 207c7c20     arguments[0] || 
   1cadc:	0d3b7d7b 2020200a 20202020 20202020     {};..           
   1caec:	20202020 20202020 726f6620 61762820              for (va
   1cafc:	20652072 3b31203d 3c206520 67726120     r e = 1; e < arg
   1cb0c:	6e656d75 6c2e7374 74676e65 65203b68     uments.length; e
   1cb1c:	203d2b20 0a0d2931 20202020 20202020      += 1)..        
   1cb2c:	20202020 20202020 20202020 20202020                     
   1cb3c:	20726f66 72617628 69206920 7261206e     for (var i in ar
   1cb4c:	656d7567 5b73746e 20295d65 75677261     guments[e]) argu
   1cb5c:	746e656d 5d655b73 7361682e 506e774f     ments[e].hasOwnP
   1cb6c:	65706f72 28797472 26202969 22282026     roperty(i) && ("
   1cb7c:	656a626f 20227463 74203d3d 6f657079     object" == typeo
   1cb8c:	72612066 656d7567 5b73746e 695b5d65     f arguments[e][i
   1cb9c:	203f205d 75677261 746e656d 5d655b73     ] ? arguments[e]
   1cbac:	205d695b 74736e69 65636e61 4120666f     [i] instanceof A
   1cbbc:	79617272 61203f20 6d756772 73746e65     rray ? arguments
   1cbcc:	5b5d305b 3d205d69 67726120 6e656d75     [0][i] = argumen
   1cbdc:	655b7374 5d695b5d 61203a20 6d756772     ts[e][i] : argum
   1cbec:	73746e65 5b5d305b 3d205d69 652e7420     ents[0][i] = t.e
   1cbfc:	6e657478 72612864 656d7567 5b73746e     xtend(arguments[
   1cc0c:	695b5d30 61202c5d 6d756772 73746e65     0][i], arguments
   1cc1c:	5b5d655b 20295d69 7261203a 656d7567     [e][i]) : argume
   1cc2c:	5b73746e 695b5d30 203d205d 75677261     nts[0][i] = argu
   1cc3c:	746e656d 5d655b73 295d695b 200a0d3b     ments[e][i]);.. 
   1cc4c:	20202020 20202020 20202020 20202020                     
   1cc5c:	72202020 72757465 7261206e 656d7567        return argume
   1cc6c:	5b73746e 0a0d5d30 20202020 20202020     nts[0]..        
   1cc7c:	20202020 20202020 200a0d7d 20202020             }..     
   1cc8c:	20202020 7d202020 0d0a0d3b 2020200a            };....   
   1cc9c:	20202020 20202020 6e756620 6f697463              functio
   1ccac:	2869206e 7b202965 20200a0d 20202020     n i(e) {..      
   1ccbc:	20202020 20202020 68742020 6f2e7369               this.o
   1cccc:	6f697470 3d20736e 652e7420 6e657478     ptions = t.exten
   1ccdc:	7d7b2864 2e69202c 61666564 4f746c75     d({}, i.defaultO
   1ccec:	6f697470 202c736e 202c2965 73696874     ptions, e), this
   1ccfc:	656c632e 29287261 20200a0d 20202020     .clear()..      
   1cd0c:	20202020 0d7d2020 200a0d0a 20202020           }....     
   1cd1c:	20202020 66202020 74636e75 206e6f69            function 
   1cd2c:	29652861 0a0d7b20 20202020 20202020     a(e) {..        
   1cd3c:	20202020 20202020 73696874 74706f2e             this.opt
   1cd4c:	736e6f69 74203d20 7478652e 28646e65     ions = t.extend(
   1cd5c:	202c7d7b 65642e61 6c756166 61684374     {}, a.defaultCha
   1cd6c:	704f7472 6e6f6974 65202c73 74202c29     rtOptions, e), t
   1cd7c:	2e736968 69726573 65537365 203d2074     his.seriesSet = 
   1cd8c:	202c5d5b 73696874 7275632e 746e6572     [], this.current
   1cd9c:	756c6156 6e615265 3d206567 202c3120     ValueRange = 1, 
   1cdac:	73696874 7275632e 746e6572 4d736956     this.currentVisM
   1cdbc:	61566e69 2065756c 2c30203d 69687420     inValue = 0, thi
   1cdcc:	616c2e73 65527473 7265646e 656d6954     s.lastRenderTime
   1cddc:	6c6c694d 3d207369 0a0d3020 20202020     Millis = 0..    
   1cdec:	20202020 20202020 200a0d7d 20202020             }..     
   1cdfc:	20202020 69202020 6665642e 746c7561            i.default
   1ce0c:	6974704f 20736e6f 0d7b203d 2020200a     Options = {..   
   1ce1c:	20202020 20202020 20202020 73657220                  res
   1ce2c:	6f427465 73646e75 65746e49 6c617672     etBoundsInterval
   1ce3c:	6533203a 0a0d2c33 20202020 20202020     : 3e3,..        
   1ce4c:	20202020 20202020 65736572 756f4274             resetBou
   1ce5c:	3a73646e 0d302120 2020200a 20202020     nds: !0..       
   1ce6c:	20202020 202c7d20 72702e69 746f746f          }, i.protot
   1ce7c:	2e657079 61656c63 203d2072 636e7566     ype.clear = func
   1ce8c:	6e6f6974 7b202928 20200a0d 20202020     tion() {..      
   1ce9c:	20202020 20202020 68742020 642e7369               this.d
   1ceac:	20617461 5d5b203d 6874202c 6d2e7369     ata = [], this.m
   1cebc:	61567861 2065756c 754e203d 7265626d     axValue = Number
   1cecc:	4e614e2e 6874202c 6d2e7369 61566e69     .NaN, this.minVa
   1cedc:	2065756c 754e203d 7265626d 4e614e2e     lue = Number.NaN
   1ceec:	20200a0d 20202020 20202020 2c7d2020     ..            },
   1cefc:	702e6920 6f746f72 65707974 7365722e      i.prototype.res
   1cf0c:	6f427465 73646e75 66203d20 74636e75     etBounds = funct
   1cf1c:	286e6f69 0d7b2029 2020200a 20202020     ion() {..       
   1cf2c:	20202020 20202020 20666920 69687428              if (thi
   1cf3c:	61642e73 6c2e6174 74676e65 7b202968     s.data.length) {
   1cf4c:	20200a0d 20202020 20202020 20202020     ..              
   1cf5c:	20202020 68742020 6d2e7369 61567861           this.maxVa
   1cf6c:	2065756c 6874203d 642e7369 5b617461     lue = this.data[
   1cf7c:	315b5d30 74202c5d 2e736968 566e696d     0][1], this.minV
   1cf8c:	65756c61 74203d20 2e736968 61746164     alue = this.data
   1cf9c:	5b5d305b 0d3b5d31 2020200a 20202020     [0][1];..       
   1cfac:	20202020 20202020 20202020 726f6620                  for
   1cfbc:	61762820 20652072 3b31203d 3c206520      (var e = 1; e <
   1cfcc:	69687420 61642e73 6c2e6174 74676e65      this.data.lengt
   1cfdc:	65203b68 203d2b20 7b202931 20200a0d     h; e += 1) {..  
   1cfec:	20202020 20202020 20202020 20202020                     
   1cffc:	20202020 61762020 20742072 6874203d           var t = th
   1d00c:	642e7369 5b617461 315b5d65 0a0d3b5d     is.data[e][1];..
   1d01c:	20202020 20202020 20202020 20202020                     
   1d02c:	20202020 20202020 203e2074 73696874             t > this
   1d03c:	78616d2e 756c6156 26262065 68742820     .maxValue && (th
   1d04c:	6d2e7369 61567861 2065756c 2974203d     is.maxValue = t)
   1d05c:	2074202c 6874203c 6d2e7369 61566e69     , t < this.minVa
   1d06c:	2065756c 28202626 73696874 6e696d2e     lue && (this.min
   1d07c:	756c6156 203d2065 0a0d2974 20202020     Value = t)..    
   1d08c:	20202020 20202020 20202020 20202020                     
   1d09c:	200a0d7d 20202020 20202020 20202020     }..             
   1d0ac:	7d202020 736c6520 68742065 6d2e7369        } else this.m
   1d0bc:	61567861 2065756c 754e203d 7265626d     axValue = Number
   1d0cc:	4e614e2e 6874202c 6d2e7369 61566e69     .NaN, this.minVa
   1d0dc:	2065756c 754e203d 7265626d 4e614e2e     lue = Number.NaN
   1d0ec:	20200a0d 20202020 20202020 2c7d2020     ..            },
   1d0fc:	702e6920 6f746f72 65707974 7070612e      i.prototype.app
   1d10c:	20646e65 7566203d 6974636e 65286e6f     end = function(e
   1d11c:	2c74202c 20296920 200a0d7b 20202020     , t, i) {..     
   1d12c:	20202020 20202020 66202020 2820726f                for (
   1d13c:	20726176 203d2061 73696874 7461642e     var a = this.dat
   1d14c:	656c2e61 6874676e 31202d20 2061203b     a.length - 1; a 
   1d15c:	30203d3e 20262620 73696874 7461642e     >= 0 && this.dat
   1d16c:	5d615b61 205d305b 3b65203e 20612029     a[a][0] > e;) a 
   1d17c:	31203d2d 202d203b 3d3d2031 2061203d     -= 1; - 1 === a 
   1d18c:	6874203f 642e7369 2e617461 696c7073     ? this.data.spli
   1d19c:	30286563 2c30202c 2c655b20 295d7420     ce(0, 0, [e, t])
   1d1ac:	74203a20 2e736968 61746164 6e656c2e      : this.data.len
   1d1bc:	20687467 2030203e 74202626 2e736968     gth > 0 && this.
   1d1cc:	61746164 5b5d615b 3d205d30 65203d3d     data[a][0] === e
   1d1dc:	69203f20 28203f20 73696874 7461642e      ? i ? (this.dat
   1d1ec:	5d615b61 205d315b 74203d2b 2074202c     a[a][1] += t, t 
   1d1fc:	6874203d 642e7369 5b617461 315b5d61     = this.data[a][1
   1d20c:	3a20295d 69687420 61642e73 615b6174     ]) : this.data[a
   1d21c:	5d315b5d 74203d20 61203a20 74203c20     ][1] = t : a < t
   1d22c:	2e736968 61746164 6e656c2e 20687467     his.data.length 
   1d23c:	2031202d 6874203f 642e7369 2e617461     - 1 ? this.data.
   1d24c:	696c7073 61286563 31202b20 2c30202c     splice(a + 1, 0,
   1d25c:	2c655b20 295d7420 74203a20 2e736968      [e, t]) : this.
   1d26c:	61746164 7375702e 655b2868 5d74202c     data.push([e, t]
   1d27c:	74202c29 2e736968 5678616d 65756c61     ), this.maxValue
   1d28c:	69203d20 4e614e73 69687428 616d2e73      = isNaN(this.ma
   1d29c:	6c615678 20296575 2074203f 614d203a     xValue) ? t : Ma
   1d2ac:	6d2e6874 74287861 2e736968 5678616d     th.max(this.maxV
   1d2bc:	65756c61 2974202c 6874202c 6d2e7369     alue, t), this.m
   1d2cc:	61566e69 2065756c 7369203d 284e614e     inValue = isNaN(
   1d2dc:	73696874 6e696d2e 756c6156 3f202965     this.minValue) ?
   1d2ec:	3a207420 74614d20 696d2e68 6874286e      t : Math.min(th
   1d2fc:	6d2e7369 61566e69 2c65756c 0d297420     is.minValue, t).
   1d30c:	2020200a 20202020 20202020 202c7d20     .            }, 
   1d31c:	72702e69 746f746f 2e657079 706f7264     i.prototype.drop
   1d32c:	44646c4f 20617461 7566203d 6974636e     OldData = functi
   1d33c:	65286e6f 2974202c 0a0d7b20 20202020     on(e, t) {..    
   1d34c:	20202020 20202020 20202020 20726f66                 for 
   1d35c:	72617628 3d206920 203b3020 73696874     (var i = 0; this
   1d36c:	7461642e 656c2e61 6874676e 69202d20     .data.length - i
   1d37c:	203d3e20 26262074 69687420 61642e73      >= t && this.da
   1d38c:	695b6174 31202b20 5d305b5d 65203c20     ta[i + 1][0] < e
   1d39c:	6920293b 203d2b20 0a0d3b31 20202020     ;) i += 1;..    
   1d3ac:	20202020 20202020 20202020 3d212030                 0 !=
   1d3bc:	2069203d 74202626 2e736968 61746164     = i && this.data
   1d3cc:	6c70732e 28656369 69202c30 200a0d29     .splice(0, i).. 
   1d3dc:	20202020 20202020 7d202020 2e61202c                }, a.
   1d3ec:	61666564 43746c75 74726168 6974704f     defaultChartOpti
   1d3fc:	20736e6f 0d7b203d 2020200a 20202020     ons = {..       
   1d40c:	20202020 20202020 6c696d20 5073696c              millisP
   1d41c:	69507265 3a6c6578 2c303220 20200a0d     erPixel: 20,..  
   1d42c:	20202020 20202020 20202020 6e652020                   en
   1d43c:	656c6261 53697044 696c6163 203a676e     ableDpiScaling: 
   1d44c:	0d2c3021 2020200a 20202020 20202020     !0,..           
   1d45c:	20202020 694d7920 726f466e 7474616d          yMinFormatt
   1d46c:	203a7265 636e7566 6e6f6974 202c6528     er: function(e, 
   1d47c:	7b202974 20200a0d 20202020 20202020     t) {..          
   1d48c:	20202020 20202020 65722020 6e727574               return
   1d49c:	72617020 6c466573 2874616f 742e2965      parseFloat(e).t
   1d4ac:	7869466f 74286465 200a0d29 20202020     oFixed(t)..     
   1d4bc:	20202020 20202020 7d202020 200a0d2c                },.. 
   1d4cc:	20202020 20202020 20202020 79202020                    y
   1d4dc:	4678614d 616d726f 72657474 7566203a     MaxFormatter: fu
   1d4ec:	6974636e 65286e6f 2974202c 0a0d7b20     nction(e, t) {..
   1d4fc:	20202020 20202020 20202020 20202020                     
   1d50c:	20202020 75746572 70206e72 65737261         return parse
   1d51c:	616f6c46 29652874 466f742e 64657869     Float(e).toFixed
   1d52c:	0d297428 2020200a 20202020 20202020     (t)..           
   1d53c:	20202020 0d2c7d20 2020200a 20202020          },..       
   1d54c:	20202020 20202020 78616d20 756c6156              maxValu
   1d55c:	61635365 203a656c 0a0d2c31 20202020     eScale: 1,..    
   1d56c:	20202020 20202020 20202020 566e696d                 minV
   1d57c:	65756c61 6c616353 31203a65 200a0d2c     alueScale: 1,.. 
   1d58c:	20202020 20202020 20202020 69202020                    i
   1d59c:	7265746e 616c6f70 6e6f6974 6222203a     nterpolation: "b
   1d5ac:	65697a65 0d2c2272 2020200a 20202020     ezier",..       
   1d5bc:	20202020 20202020 61637320 6d53656c              scaleSm
   1d5cc:	68746f6f 3a676e69 32312e20 0a0d2c35     oothing: .125,..
   1d5dc:	20202020 20202020 20202020 20202020                     
   1d5ec:	4478616d 53617461 654c7465 6874676e     maxDataSetLength
   1d5fc:	2c32203a 20200a0d 20202020 20202020     : 2,..          
   1d60c:	20202020 63732020 6c6c6f72 6b636142           scrollBack
   1d61c:	64726177 21203a73 0a0d2c31 20202020     wards: !1,..    
   1d62c:	20202020 20202020 20202020 64697267                 grid
   1d63c:	0d7b203a 2020200a 20202020 20202020     : {..           
   1d64c:	20202020 20202020 6c696620 7974536c              fillSty
   1d65c:	203a656c 30302322 30303030 0a0d2c22     le: "#000000",..
   1d66c:	20202020 20202020 20202020 20202020                     
   1d67c:	20202020 6f727473 7453656b 3a656c79         strokeStyle:
   1d68c:	37232220 37373737 0d2c2237 2020200a      "#777777",..   
   1d69c:	20202020 20202020 20202020 20202020                     
   1d6ac:	6e696c20 64695765 203a6874 0a0d2c31      lineWidth: 1,..
   1d6bc:	20202020 20202020 20202020 20202020                     
   1d6cc:	20202020 72616873 6e694c70 203a7365         sharpLines: 
   1d6dc:	0d2c3121 2020200a 20202020 20202020     !1,..           
   1d6ec:	20202020 20202020 6c696d20 5073696c              millisP
   1d6fc:	694c7265 203a656e 2c336531 20200a0d     erLine: 1e3,..  
   1d70c:	20202020 20202020 20202020 20202020                     
   1d71c:	65762020 63697472 65536c61 6f697463       verticalSectio
   1d72c:	203a736e 0a0d2c32 20202020 20202020     ns: 2,..        
   1d73c:	20202020 20202020 20202020 64726f62                 bord
   1d74c:	69567265 6c626973 21203a65 200a0d30     erVisible: !0.. 
   1d75c:	20202020 20202020 20202020 7d202020                    }
   1d76c:	200a0d2c 20202020 20202020 20202020     ,..             
   1d77c:	6c202020 6c656261 7b203a73 20200a0d        labels: {..  
   1d78c:	20202020 20202020 20202020 20202020                     
   1d79c:	69662020 74536c6c 3a656c79 66232220       fillStyle: "#f
   1d7ac:	66666666 0d2c2266 2020200a 20202020     fffff",..       
   1d7bc:	20202020 20202020 20202020 73696420                  dis
   1d7cc:	656c6261 21203a64 0a0d2c31 20202020     abled: !1,..    
   1d7dc:	20202020 20202020 20202020 20202020                     
   1d7ec:	746e6f66 657a6953 3031203a 200a0d2c     fontSize: 10,.. 
   1d7fc:	20202020 20202020 20202020 20202020                     
   1d80c:	66202020 46746e6f 6c696d61 22203a79        fontFamily: "
   1d81c:	6f6e6f6d 63617073 0d2c2265 2020200a     monospace",..   
   1d82c:	20202020 20202020 20202020 20202020                     
   1d83c:	65727020 69736963 203a6e6f 200a0d32      precision: 2.. 
   1d84c:	20202020 20202020 20202020 7d202020                    }
   1d85c:	200a0d2c 20202020 20202020 20202020     ,..             
   1d86c:	68202020 7a69726f 61746e6f 6e694c6c        horizontalLin
   1d87c:	203a7365 0a0d5d5b 20202020 20202020     es: []..        
   1d88c:	20202020 61202c7d 696e412e 6574616d         }, a.Animate
   1d89c:	706d6f43 62697461 74696c69 203d2079     Compatibility = 
   1d8ac:	200a0d7b 20202020 20202020 20202020     {..             
   1d8bc:	72202020 65757165 6e417473 74616d69        requestAnimat
   1d8cc:	466e6f69 656d6172 7566203a 6974636e     ionFrame: functi
   1d8dc:	65286e6f 2974202c 0a0d7b20 20202020     on(e, t) {..    
   1d8ec:	20202020 20202020 20202020 20202020                     
   1d8fc:	75746572 28206e72 646e6977 722e776f     return (window.r
   1d90c:	65757165 6e417473 74616d69 466e6f69     equestAnimationF
   1d91c:	656d6172 207c7c20 646e6977 772e776f     rame || window.w
   1d92c:	696b6265 71655274 74736575 6d696e41     ebkitRequestAnim
   1d93c:	6f697461 6172466e 7c20656d 6977207c     ationFrame || wi
   1d94c:	776f646e 7a6f6d2e 75716552 41747365     ndow.mozRequestA
   1d95c:	616d696e 6e6f6974 6d617246 7c7c2065     nimationFrame ||
   1d96c:	6e697720 2e776f64 7165526f 74736575      window.oRequest
   1d97c:	6d696e41 6f697461 6172466e 7c20656d     AnimationFrame |
   1d98c:	6977207c 776f646e 52736d2e 65757165     | window.msReque
   1d99c:	6e417473 74616d69 466e6f69 656d6172     stAnimationFrame
   1d9ac:	207c7c20 636e7566 6e6f6974 20296528      || function(e) 
   1d9bc:	200a0d7b 20202020 20202020 20202020     {..             
   1d9cc:	20202020 20202020 72202020 72757465                retur
   1d9dc:	6977206e 776f646e 7465732e 656d6954     n window.setTime
   1d9ec:	2874756f 636e7566 6e6f6974 7b202928     out(function() {
   1d9fc:	20200a0d 20202020 20202020 20202020     ..              
   1da0c:	20202020 20202020 20202020 28652020                   e(
   1da1c:	77656e28 74614420 672e2965 69547465     (new Date).getTi
   1da2c:	2928656d 200a0d29 20202020 20202020     me())..         
   1da3c:	20202020 20202020 20202020 7d202020                    }
   1da4c:	3631202c 200a0d29 20202020 20202020     , 16)..         
   1da5c:	20202020 20202020 7d202020 61632e29                }).ca
   1da6c:	77286c6c 6f646e69 65202c77 2974202c     ll(window, e, t)
   1da7c:	20200a0d 20202020 20202020 20202020     ..              
   1da8c:	2c7d2020 20200a0d 20202020 20202020       },..          
   1da9c:	20202020 61632020 6c65636e 6d696e41           cancelAnim
   1daac:	6f697461 6172466e 203a656d 636e7566     ationFrame: func
   1dabc:	6e6f6974 20296528 200a0d7b 20202020     tion(e) {..     
   1dacc:	20202020 20202020 20202020 72202020                    r
   1dadc:	72757465 7728206e 6f646e69 61632e77     eturn (window.ca
   1daec:	6c65636e 6d696e41 6f697461 6172466e     ncelAnimationFra
   1dafc:	7c20656d 7566207c 6974636e 65286e6f     me || function(e
   1db0c:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1db1c:	20202020 20202020 20202020 656c6320                  cle
   1db2c:	69547261 756f656d 29652874 20200a0d     arTimeout(e)..  
   1db3c:	20202020 20202020 20202020 20202020                     
   1db4c:	297d2020 6c61632e 6977286c 776f646e       }).call(window
   1db5c:	2965202c 20200a0d 20202020 20202020     , e)..          
   1db6c:	20202020 0d7d2020 2020200a 20202020           }..       
   1db7c:	20202020 202c7d20 65642e61 6c756166          }, a.defaul
   1db8c:	72655374 50736569 65736572 7461746e     tSeriesPresentat
   1db9c:	4f6e6f69 6f697470 3d20736e 0a0d7b20     ionOptions = {..
   1dbac:	20202020 20202020 20202020 20202020                     
   1dbbc:	656e696c 74646957 31203a68 200a0d2c     lineWidth: 1,.. 
   1dbcc:	20202020 20202020 20202020 73202020                    s
   1dbdc:	6b6f7274 79745365 203a656c 66662322     trokeStyle: "#ff
   1dbec:	66666666 200a0d22 20202020 20202020     ffff"..         
   1dbfc:	7d202020 2e61202c 746f7270 7079746f        }, a.prototyp
   1dc0c:	64612e65 6d695464 72655365 20736569     e.addTimeSeries 
   1dc1c:	7566203d 6974636e 65286e6f 2969202c     = function(e, i)
   1dc2c:	0a0d7b20 20202020 20202020 20202020      {..            
   1dc3c:	20202020 73696874 7265732e 53736569         this.seriesS
   1dc4c:	702e7465 28687375 200a0d7b 20202020     et.push({..     
   1dc5c:	20202020 20202020 20202020 74202020                    t
   1dc6c:	53656d69 65697265 65203a73 200a0d2c     imeSeries: e,.. 
   1dc7c:	20202020 20202020 20202020 20202020                     
   1dc8c:	6f202020 6f697470 203a736e 78652e74        options: t.ex
   1dc9c:	646e6574 2c7d7b28 642e6120 75616665     tend({}, a.defau
   1dcac:	6553746c 73656972 73657250 61746e65     ltSeriesPresenta
   1dcbc:	6e6f6974 6974704f 2c736e6f 0d296920     tionOptions, i).
   1dccc:	2020200a 20202020 20202020 20202020     .               
   1dcdc:	2c297d20 6f2e6520 6f697470 722e736e      }), e.options.r
   1dcec:	74657365 6e756f42 26207364 2e652026     esetBounds && e.
   1dcfc:	6974706f 2e736e6f 65736572 756f4274     options.resetBou
   1dd0c:	4973646e 7265746e 206c6176 2030203e     ndsInterval > 0 
   1dd1c:	28202626 65722e65 42746573 646e756f     && (e.resetBound
   1dd2c:	6d695473 64497265 73203d20 6e497465     sTimerId = setIn
   1dd3c:	76726574 66286c61 74636e75 286e6f69     terval(function(
   1dd4c:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1dd5c:	20202020 20202020 722e6520 74657365              e.reset
   1dd6c:	6e756f42 29287364 20200a0d 20202020     Bounds()..      
   1dd7c:	20202020 20202020 2c7d2020 6f2e6520               }, e.o
   1dd8c:	6f697470 722e736e 74657365 6e756f42     ptions.resetBoun
   1dd9c:	6e497364 76726574 29296c61 20200a0d     dsInterval))..  
   1ddac:	20202020 20202020 2c7d2020 702e6120               }, a.p
   1ddbc:	6f746f72 65707974 6d65722e 5465766f     rototype.removeT
   1ddcc:	53656d69 65697265 203d2073 636e7566     imeSeries = func
   1dddc:	6e6f6974 20296528 200a0d7b 20202020     tion(e) {..     
   1ddec:	20202020 20202020 66202020 2820726f                for (
   1ddfc:	20726176 203d2074 73696874 7265732e     var t = this.ser
   1de0c:	53736569 6c2e7465 74676e65 69202c68     iesSet.length, i
   1de1c:	30203d20 2069203b 3b74203c 2b206920      = 0; i < t; i +
   1de2c:	2931203d 20200a0d 20202020 20202020     = 1)..          
   1de3c:	20202020 20202020 66692020 68742820               if (th
   1de4c:	732e7369 65697265 74655373 2e5d695b     is.seriesSet[i].
   1de5c:	656d6974 69726553 3d207365 65203d3d     timeSeries === e
   1de6c:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1de7c:	20202020 20202020 20202020 69687420                  thi
   1de8c:	65732e73 73656972 2e746553 696c7073     s.seriesSet.spli
   1de9c:	69286563 2931202c 200a0d3b 20202020     ce(i, 1);..     
   1deac:	20202020 20202020 20202020 20202020                     
   1debc:	62202020 6b616572 20200a0d 20202020        break..      
   1decc:	20202020 20202020 20202020 0d7d2020                   }.
   1dedc:	2020200a 20202020 20202020 20202020     .               
   1deec:	722e6520 74657365 6e756f42 69547364      e.resetBoundsTi
   1defc:	4972656d 26262064 656c6320 6e497261     merId && clearIn
   1df0c:	76726574 65286c61 7365722e 6f427465     terval(e.resetBo
   1df1c:	73646e75 656d6954 29644972 20200a0d     undsTimerId)..  
   1df2c:	20202020 20202020 2c7d2020 702e6120               }, a.p
   1df3c:	6f746f72 65707974 7465672e 656d6954     rototype.getTime
   1df4c:	69726553 704f7365 6e6f6974 203d2073     SeriesOptions = 
   1df5c:	636e7566 6e6f6974 20296528 200a0d7b     function(e) {.. 
   1df6c:	20202020 20202020 20202020 66202020                    f
   1df7c:	2820726f 20726176 203d2074 73696874     or (var t = this
   1df8c:	7265732e 53736569 6c2e7465 74676e65     .seriesSet.lengt
   1df9c:	69202c68 30203d20 2069203b 3b74203c     h, i = 0; i < t;
   1dfac:	2b206920 2931203d 20200a0d 20202020      i += 1)..      
   1dfbc:	20202020 20202020 20202020 66692020                   if
   1dfcc:	68742820 732e7369 65697265 74655373      (this.seriesSet
   1dfdc:	2e5d695b 656d6974 69726553 3d207365     [i].timeSeries =
   1dfec:	65203d3d 65722029 6e727574 69687420     == e) return thi
   1dffc:	65732e73 73656972 5b746553 6f2e5d69     s.seriesSet[i].o
   1e00c:	6f697470 0a0d736e 20202020 20202020     ptions..        
   1e01c:	20202020 61202c7d 6f72702e 79746f74         }, a.prototy
   1e02c:	622e6570 676e6972 72466f54 20746e6f     pe.bringToFront 
   1e03c:	7566203d 6974636e 65286e6f 0d7b2029     = function(e) {.
   1e04c:	2020200a 20202020 20202020 20202020     .               
   1e05c:	726f6620 61762820 20742072 6874203d      for (var t = th
   1e06c:	732e7369 65697265 74655373 6e656c2e     is.seriesSet.len
   1e07c:	2c687467 3d206920 203b3020 203c2069     gth, i = 0; i < 
   1e08c:	69203b74 203d2b20 0a0d2931 20202020     t; i += 1)..    
   1e09c:	20202020 20202020 20202020 20202020                     
   1e0ac:	28206669 73696874 7265732e 53736569     if (this.seriesS
   1e0bc:	695b7465 69742e5d 6553656d 73656972     et[i].timeSeries
   1e0cc:	3d3d3d20 20296520 200a0d7b 20202020      === e) {..     
   1e0dc:	20202020 20202020 20202020 20202020                     
   1e0ec:	76202020 61207261 74203d20 2e736968        var a = this.
   1e0fc:	69726573 65537365 70732e74 6563696c     seriesSet.splice
   1e10c:	202c6928 0d3b2931 2020200a 20202020     (i, 1);..       
   1e11c:	20202020 20202020 20202020 20202020                     
   1e12c:	69687420 65732e73 73656972 2e746553      this.seriesSet.
   1e13c:	68737570 305b6128 0d3b295d 2020200a     push(a[0]);..   
   1e14c:	20202020 20202020 20202020 20202020                     
   1e15c:	20202020 65726220 0a0d6b61 20202020          break..    
   1e16c:	20202020 20202020 20202020 20202020                     
   1e17c:	200a0d7d 20202020 20202020 7d202020     }..            }
   1e18c:	2e61202c 746f7270 7079746f 74732e65     , a.prototype.st
   1e19c:	6d616572 3d206f54 6e756620 6f697463     reamTo = functio
   1e1ac:	2c65286e 20297420 200a0d7b 20202020     n(e, t) {..     
   1e1bc:	20202020 20202020 74202020 2e736968                this.
   1e1cc:	766e6163 3d207361 202c6520 73696874     canvas = e, this
   1e1dc:	6c65642e 3d207961 202c7420 73696874     .delay = t, this
   1e1ec:	6174732e 29287472 20200a0d 20202020     .start()..      
   1e1fc:	20202020 2c7d2020 702e6120 6f746f72           }, a.proto
   1e20c:	65707974 7365722e 20657a69 7566203d     type.resize = fu
   1e21c:	6974636e 29286e6f 0a0d7b20 20202020     nction() {..    
   1e22c:	20202020 20202020 20202020 28206669                 if (
   1e23c:	73696874 74706f2e 736e6f69 616e652e     this.options.ena
   1e24c:	44656c62 63536970 6e696c61 26262067     bleDpiScaling &&
   1e25c:	6e697720 20776f64 31202626 3d3d2120      window && 1 !==
   1e26c:	6e697720 2e776f64 69766564 69506563      window.devicePi
   1e27c:	526c6578 6f697461 0d7b2029 2020200a     xelRatio) {..   
   1e28c:	20202020 20202020 20202020 20202020                     
   1e29c:	72617620 3d206520 6e697720 2e776f64      var e = window.
   1e2ac:	69766564 69506563 526c6578 6f697461     devicePixelRatio
   1e2bc:	200a0d2c 20202020 20202020 20202020     ,..             
   1e2cc:	20202020 20202020 74202020 70203d20                t = p
   1e2dc:	65737261 28746e49 73696874 6e61632e     arseInt(this.can
   1e2ec:	2e736176 41746567 69727474 65747562     vas.getAttribute
   1e2fc:	69772228 22687464 0d2c2929 2020200a     ("width")),..   
   1e30c:	20202020 20202020 20202020 20202020                     
   1e31c:	20202020 3d206920 72617020 6e496573          i = parseIn
   1e32c:	68742874 632e7369 61766e61 65672e73     t(this.canvas.ge
   1e33c:	74744174 75626972 22286574 67696568     tAttribute("heig
   1e34c:	29227468 0a0d3b29 20202020 20202020     ht"));..        
   1e35c:	20202020 20202020 20202020 73696874                 this
   1e36c:	69726f2e 616e6967 6469576c 26206874     .originalWidth &
   1e37c:	614d2026 662e6874 726f6f6c 69687428     & Math.floor(thi
   1e38c:	726f2e73 6e696769 69576c61 20687464     s.originalWidth 
   1e39c:	2965202a 3d3d3d20 7c207420 7428207c     * e) === t || (t
   1e3ac:	2e736968 6769726f 6c616e69 74646957     his.originalWidt
   1e3bc:	203d2068 74202c74 2e736968 766e6163     h = t, this.canv
   1e3cc:	732e7361 74417465 62697274 28657475     as.setAttribute(
   1e3dc:	64697722 2c226874 74614d20 6c662e68     "width", Math.fl
   1e3ec:	28726f6f 202a2074 742e2965 7274536f     oor(t * e).toStr
   1e3fc:	28676e69 202c2929 73696874 6e61632e     ing()), this.can
   1e40c:	2e736176 6c797473 69772e65 20687464     vas.style.width 
   1e41c:	2074203d 7022202b 202c2278 73696874     = t + "px", this
   1e42c:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   1e43c:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   1e44c:	2965202c 74202c29 2e736968 6769726f     , e)), this.orig
   1e45c:	6c616e69 67696548 26207468 614d2026     inalHeight && Ma
   1e46c:	662e6874 726f6f6c 69687428 726f2e73     th.floor(this.or
   1e47c:	6e696769 65486c61 74686769 65202a20     iginalHeight * e
   1e48c:	3d3d2029 2069203d 28207c7c 73696874     ) === i || (this
   1e49c:	69726f2e 616e6967 6965486c 20746867     .originalHeight 
   1e4ac:	2c69203d 69687420 61632e73 7361766e     = i, this.canvas
   1e4bc:	7465732e 72747441 74756269 68222865     .setAttribute("h
   1e4cc:	68676965 202c2274 6874614d 6f6c662e     eight", Math.flo
   1e4dc:	6928726f 65202a20 6f742e29 69727453     or(i * e).toStri
   1e4ec:	2928676e 74202c29 2e736968 766e6163     ng()), this.canv
   1e4fc:	732e7361 656c7974 6965682e 20746867     as.style.height 
   1e50c:	2069203d 7022202b 202c2278 73696874     = i + "px", this
   1e51c:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   1e52c:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   1e53c:	2965202c 200a0d29 20202020 20202020     , e))..         
   1e54c:	20202020 7d202020 20200a0d 20202020            }..      
   1e55c:	20202020 2c7d2020 702e6120 6f746f72           }, a.proto
   1e56c:	65707974 6174732e 3d207472 6e756620     type.start = fun
   1e57c:	6f697463 2029286e 200a0d7b 20202020     ction() {..     
   1e58c:	20202020 20202020 69202020 21282066                if (!
   1e59c:	73696874 6172662e 2029656d 200a0d7b     this.frame) {.. 
   1e5ac:	20202020 20202020 20202020 20202020                     
   1e5bc:	76202020 65207261 66203d20 74636e75        var e = funct
   1e5cc:	286e6f69 0d7b2029 2020200a 20202020     ion() {..       
   1e5dc:	20202020 20202020 20202020 20202020                     
   1e5ec:	69687420 72662e73 20656d61 2e61203d      this.frame = a.
   1e5fc:	6d696e41 43657461 61706d6f 69626974     AnimateCompatibi
   1e60c:	7974696c 7165722e 74736575 6d696e41     lity.requestAnim
   1e61c:	6f697461 6172466e 6628656d 74636e75     ationFrame(funct
   1e62c:	286e6f69 0d7b2029 2020200a 20202020     ion() {..       
   1e63c:	20202020 20202020 20202020 20202020                     
   1e64c:	20202020 69687420 65722e73 7265646e          this.render
   1e65c:	202c2928 0d292865 2020200a 20202020     (), e()..       
   1e66c:	20202020 20202020 20202020 20202020                     
   1e67c:	622e7d20 28646e69 73696874 0a0d2929      }.bind(this))..
   1e68c:	20202020 20202020 20202020 20202020                     
   1e69c:	20202020 69622e7d 7428646e 29736968         }.bind(this)
   1e6ac:	200a0d3b 20202020 20202020 20202020     ;..             
   1e6bc:	20202020 65202020 0a0d2928 20202020            e()..    
   1e6cc:	20202020 20202020 20202020 200a0d7d                 }.. 
   1e6dc:	20202020 20202020 7d202020 2e61202c                }, a.
   1e6ec:	746f7270 7079746f 74732e65 3d20706f     prototype.stop =
   1e6fc:	6e756620 6f697463 2029286e 200a0d7b      function() {.. 
   1e70c:	20202020 20202020 20202020 74202020                    t
   1e71c:	2e736968 6d617266 26262065 2e612820     his.frame && (a.
   1e72c:	6d696e41 43657461 61706d6f 69626974     AnimateCompatibi
   1e73c:	7974696c 6e61632e 416c6563 616d696e     lity.cancelAnima
   1e74c:	6e6f6974 6d617246 68742865 662e7369     tionFrame(this.f
   1e75c:	656d6172 64202c29 74656c65 68742065     rame), delete th
   1e76c:	662e7369 656d6172 200a0d29 20202020     is.frame)..     
   1e77c:	20202020 7d202020 2e61202c 746f7270            }, a.prot
   1e78c:	7079746f 70752e65 65746164 756c6156     otype.updateValu
   1e79c:	6e615265 3d206567 6e756620 6f697463     eRange = functio
   1e7ac:	2029286e 200a0d7b 20202020 20202020     n() {..         
   1e7bc:	20202020 66202020 2820726f 20726176            for (var 
   1e7cc:	203d2065 73696874 74706f2e 736e6f69     e = this.options
   1e7dc:	2074202c 754e203d 7265626d 4e614e2e     , t = Number.NaN
   1e7ec:	2069202c 754e203d 7265626d 4e614e2e     , i = Number.NaN
   1e7fc:	2061202c 3b30203d 3c206120 69687420     , a = 0; a < thi
   1e80c:	65732e73 73656972 2e746553 676e656c     s.seriesSet.leng
   1e81c:	203b6874 3d2b2061 20293120 200a0d7b     th; a += 1) {.. 
   1e82c:	20202020 20202020 20202020 20202020                     
   1e83c:	76202020 73207261 74203d20 2e736968        var s = this.
   1e84c:	69726573 65537365 5d615b74 6d69742e     seriesSet[a].tim
   1e85c:	72655365 3b736569 20200a0d 20202020     eSeries;..      
   1e86c:	20202020 20202020 20202020 73692020                   is
   1e87c:	284e614e 616d2e73 6c615678 20296575     NaN(s.maxValue) 
   1e88c:	28207c7c 203d2074 614e7369 2974284e     || (t = isNaN(t)
   1e89c:	73203f20 78616d2e 756c6156 203a2065      ? s.maxValue : 
   1e8ac:	6874614d 78616d2e 202c7428 616d2e73     Math.max(t, s.ma
   1e8bc:	6c615678 29296575 7369202c 284e614e     xValue)), isNaN(
   1e8cc:	696d2e73 6c61566e 20296575 28207c7c     s.minValue) || (
   1e8dc:	203d2069 614e7369 2969284e 73203f20     i = isNaN(i) ? s
   1e8ec:	6e696d2e 756c6156 203a2065 6874614d     .minValue : Math
   1e8fc:	6e696d2e 202c6928 696d2e73 6c61566e     .min(i, s.minVal
   1e90c:	29296575 20200a0d 20202020 20202020     ue))..          
   1e91c:	20202020 0d7d2020 2020200a 20202020           }..       
   1e92c:	20202020 20202020 20666920 6c756e28              if (nul
   1e93c:	3d21206c 6d2e6520 61567861 2065756c     l != e.maxValue 
   1e94c:	2074203f 2e65203d 5678616d 65756c61     ? t = e.maxValue
   1e95c:	74203a20 203d2a20 616d2e65 6c615678      : t *= e.maxVal
   1e96c:	63536575 2c656c61 6c756e20 3d21206c     ueScale, null !=
   1e97c:	6d2e6520 61566e69 2065756c 2069203f      e.minValue ? i 
   1e98c:	2e65203d 566e696d 65756c61 69203a20     = e.minValue : i
   1e99c:	203d2d20 6874614d 7362612e 2a206928      -= Math.abs(i *
   1e9ac:	6d2e6520 61566e69 5365756c 656c6163      e.minValueScale
   1e9bc:	69202d20 74202c29 2e736968 6974706f      - i), this.opti
   1e9cc:	2e736e6f 6e615279 75466567 6974636e     ons.yRangeFuncti
   1e9dc:	20296e6f 200a0d7b 20202020 20202020     on) {..         
   1e9ec:	20202020 20202020 76202020 6e207261                var n
   1e9fc:	74203d20 2e736968 6974706f 2e736e6f      = this.options.
   1ea0c:	6e615279 75466567 6974636e 7b286e6f     yRangeFunction({
   1ea1c:	20200a0d 20202020 20202020 20202020     ..              
   1ea2c:	20202020 20202020 696d2020 69203a6e               min: i
   1ea3c:	200a0d2c 20202020 20202020 20202020     ,..             
   1ea4c:	20202020 20202020 6d202020 203a7861                max: 
   1ea5c:	200a0d74 20202020 20202020 20202020     t..             
   1ea6c:	20202020 7d202020 0a0d3b29 20202020            });..    
   1ea7c:	20202020 20202020 20202020 20202020                     
   1ea8c:	203d2069 696d2e6e 74202c6e 6e203d20     i = n.min, t = n
   1ea9c:	78616d2e 20200a0d 20202020 20202020     .max..          
   1eaac:	20202020 0d7d2020 2020200a 20202020           }..       
   1eabc:	20202020 20202020 20666920 73692128              if (!is
   1eacc:	284e614e 26202974 69212026 4e614e73     NaN(t) && !isNaN
   1eadc:	29296928 0a0d7b20 20202020 20202020     (i)) {..        
   1eaec:	20202020 20202020 20202020 20726176                 var 
   1eafc:	203d2072 202d2074 202d2069 73696874     r = t - i - this
   1eb0c:	7275632e 746e6572 756c6156 6e615265     .currentValueRan
   1eb1c:	0d2c6567 2020200a 20202020 20202020     ge,..           
   1eb2c:	20202020 20202020 20202020 3d206c20                  l =
   1eb3c:	2d206920 69687420 75632e73 6e657272      i - this.curren
   1eb4c:	73695674 566e694d 65756c61 200a0d3b     tVisMinValue;.. 
   1eb5c:	20202020 20202020 20202020 20202020                     
   1eb6c:	74202020 2e736968 6e417369 74616d69        this.isAnimat
   1eb7c:	53676e69 656c6163 4d203d20 2e687461     ingScale = Math.
   1eb8c:	28736261 3e202972 20312e20 4d207c7c     abs(r) > .1 || M
   1eb9c:	2e687461 28736261 3e20296c 2c312e20     ath.abs(l) > .1,
   1ebac:	69687420 75632e73 6e657272 6c615674      this.currentVal
   1ebbc:	61526575 2065676e 65203d2b 6163732e     ueRange += e.sca
   1ebcc:	6d53656c 68746f6f 20676e69 2c72202a     leSmoothing * r,
   1ebdc:	69687420 75632e73 6e657272 73695674      this.currentVis
   1ebec:	566e694d 65756c61 203d2b20 63732e65     MinValue += e.sc
   1ebfc:	53656c61 746f6f6d 676e6968 6c202a20     aleSmoothing * l
   1ec0c:	20200a0d 20202020 20202020 20202020     ..              
   1ec1c:	0d7d2020 2020200a 20202020 20202020       }..           
   1ec2c:	20202020 69687420 61762e73 5265756c          this.valueR
   1ec3c:	65676e61 7b203d20 20200a0d 20202020     ange = {..      
   1ec4c:	20202020 20202020 20202020 696d2020                   mi
   1ec5c:	69203a6e 200a0d2c 20202020 20202020     n: i,..         
   1ec6c:	20202020 20202020 6d202020 203a7861                max: 
   1ec7c:	200a0d74 20202020 20202020 20202020     t..             
   1ec8c:	7d202020 20200a0d 20202020 20202020        }..          
   1ec9c:	2c7d2020 702e6120 6f746f72 65707974       }, a.prototype
   1ecac:	6e65722e 20726564 7566203d 6974636e     .render = functi
   1ecbc:	65286e6f 2974202c 0a0d7b20 20202020     on(e, t) {..    
   1eccc:	20202020 20202020 20202020 20726176                 var 
   1ecdc:	203d2069 77656e28 74614420 672e2965     i = (new Date).g
   1ecec:	69547465 2928656d 200a0d3b 20202020     etTime();..     
   1ecfc:	20202020 20202020 69202020 21282066                if (!
   1ed0c:	73696874 4173692e 616d696e 676e6974     this.isAnimating
   1ed1c:	6c616353 7b202965 20200a0d 20202020     Scale) {..      
   1ed2c:	20202020 20202020 20202020 61762020                   va
   1ed3c:	20612072 614d203d 6d2e6874 31286e69     r a = Math.min(1
   1ed4c:	2f203365 202c3620 73696874 74706f2e     e3 / 6, this.opt
   1ed5c:	736e6f69 6c696d2e 5073696c 69507265     ions.millisPerPi
   1ed6c:	296c6578 200a0d3b 20202020 20202020     xel);..         
   1ed7c:	20202020 20202020 69202020 69282066                if (i
   1ed8c:	74202d20 2e736968 7473616c 646e6552      - this.lastRend
   1ed9c:	69547265 694d656d 73696c6c 61203c20     erTimeMillis < a
   1edac:	65722029 6e727574 20200a0d 20202020     ) return..      
   1edbc:	20202020 20202020 0d7d2020 2020200a               }..   
   1edcc:	20202020 20202020 20202020 69687420                  thi
   1eddc:	65722e73 657a6973 202c2928 73696874     s.resize(), this
   1edec:	73616c2e 6e655274 54726564 4d656d69     .lastRenderTimeM
   1edfc:	696c6c69 203d2073 65202c69 65203d20     illis = i, e = e
   1ee0c:	207c7c20 73696874 6e61632e 2c736176      || this.canvas,
   1ee1c:	3d207420 7c207420 2069207c 7428202d      t = t || i - (t
   1ee2c:	2e736968 616c6564 7c7c2079 2c293020     his.delay || 0),
   1ee3c:	2d207420 2074203d 68742025 6f2e7369      t -= t % this.o
   1ee4c:	6f697470 6d2e736e 696c6c69 72655073     ptions.millisPer
   1ee5c:	65786950 0a0d3b6c 20202020 20202020     Pixel;..        
   1ee6c:	20202020 20202020 20726176 203d2073             var s = 
   1ee7c:	65672e65 6e6f4374 74786574 64322228     e.getContext("2d
   1ee8c:	0d2c2922 2020200a 20202020 20202020     "),..           
   1ee9c:	20202020 20202020 3d206e20 69687420              n = thi
   1eeac:	706f2e73 6e6f6974 0a0d2c73 20202020     s.options,..    
   1eebc:	20202020 20202020 20202020 20202020                     
   1eecc:	203d2072 200a0d7b 20202020 20202020     r = {..         
   1eedc:	20202020 20202020 20202020 74202020                    t
   1eeec:	203a706f 0a0d2c30 20202020 20202020     op: 0,..        
   1eefc:	20202020 20202020 20202020 20202020                     
   1ef0c:	7466656c 2c30203a 20200a0d 20202020     left: 0,..      
   1ef1c:	20202020 20202020 20202020 20202020                     
   1ef2c:	69772020 3a687464 632e6520 6e65696c       width: e.clien
   1ef3c:	64695774 0d2c6874 2020200a 20202020     tWidth,..       
   1ef4c:	20202020 20202020 20202020 20202020                     
   1ef5c:	69656820 3a746867 632e6520 6e65696c      height: e.clien
   1ef6c:	69654874 0d746867 2020200a 20202020     tHeight..       
   1ef7c:	20202020 20202020 20202020 0d2c7d20                  },.
   1ef8c:	2020200a 20202020 20202020 20202020     .               
   1ef9c:	20202020 3d206c20 2d207420 772e7220          l = t - r.w
   1efac:	68746469 6e202a20 6c696d2e 5073696c     idth * n.millisP
   1efbc:	69507265 2c6c6578 20200a0d 20202020     erPixel,..      
   1efcc:	20202020 20202020 20202020 206f2020                   o 
   1efdc:	7566203d 6974636e 65286e6f 0d7b2029     = function(e) {.
   1efec:	2020200a 20202020 20202020 20202020     .               
   1effc:	20202020 20202020 72617620 3d207420              var t =
   1f00c:	2d206520 69687420 75632e73 6e657272      e - this.curren
   1f01c:	73695674 566e694d 65756c61 200a0d3b     tVisMinValue;.. 
   1f02c:	20202020 20202020 20202020 20202020                     
   1f03c:	20202020 72202020 72757465 2030206e            return 0 
   1f04c:	203d3d3d 73696874 7275632e 746e6572     === this.current
   1f05c:	756c6156 6e615265 3f206567 682e7220     ValueRange ? r.h
   1f06c:	68676965 203a2074 65682e72 74686769     eight : r.height
   1f07c:	4d202d20 2e687461 6e756f72 20742864      - Math.round(t 
   1f08c:	6874202f 632e7369 65727275 6156746e     / this.currentVa
   1f09c:	5265756c 65676e61 72202a20 6965682e     lueRange * r.hei
   1f0ac:	29746867 20200a0d 20202020 20202020     ght)..          
   1f0bc:	20202020 20202020 2e7d2020 646e6962               }.bind
   1f0cc:	69687428 0d2c2973 2020200a 20202020     (this),..       
   1f0dc:	20202020 20202020 20202020 3d206820                  h =
   1f0ec:	6e756620 6f697463 2965286e 0a0d7b20      function(e) {..
   1f0fc:	20202020 20202020 20202020 20202020                     
   1f10c:	20202020 20202020 75746572 6e206e72             return n
   1f11c:	7263732e 426c6c6f 776b6361 73647261     .scrollBackwards
   1f12c:	4d203f20 2e687461 6e756f72 74282864      ? Math.round((t
   1f13c:	65202d20 202f2029 696d2e6e 73696c6c      - e) / n.millis
   1f14c:	50726550 6c657869 203a2029 6874614d     PerPixel) : Math
   1f15c:	756f722e 7228646e 6469772e 2d206874     .round(r.width -
   1f16c:	20742820 2965202d 6e202f20 6c696d2e      (t - e) / n.mil
   1f17c:	5073696c 69507265 296c6578 20200a0d     lisPerPixel)..  
   1f18c:	20202020 20202020 20202020 20202020                     
   1f19c:	3b7d2020 20200a0d 20202020 20202020       };..          
   1f1ac:	20202020 66692020 68742820 752e7369           if (this.u
   1f1bc:	74616470 6c615665 61526575 2865676e     pdateValueRange(
   1f1cc:	73202c29 6e6f662e 203d2074 616c2e6e     ), s.font = n.la
   1f1dc:	736c6562 6e6f662e 7a695374 202b2065     bels.fontSize + 
   1f1ec:	20787022 202b2022 616c2e6e 736c6562     "px " + n.labels
   1f1fc:	6e6f662e 6d614674 2c796c69 732e7320     .fontFamily, s.s
   1f20c:	28657661 73202c29 6172742e 616c736e     ave(), s.transla
   1f21c:	72286574 66656c2e 72202c74 706f742e     te(r.left, r.top
   1f22c:	73202c29 6765622e 61506e69 29286874     ), s.beginPath()
   1f23c:	2e73202c 74636572 202c3028 72202c30     , s.rect(0, 0, r
   1f24c:	6469772e 202c6874 65682e72 74686769     .width, r.height
   1f25c:	73202c29 696c632e 2c292870 732e7320     ), s.clip(), s.s
   1f26c:	28657661 73202c29 6c69662e 7974536c     ave(), s.fillSty
   1f27c:	3d20656c 672e6e20 2e646972 6c6c6966     le = n.grid.fill
   1f28c:	6c797453 73202c65 656c632e 65527261     Style, s.clearRe
   1f29c:	30287463 2c30202c 772e7220 68746469     ct(0, 0, r.width
   1f2ac:	2e72202c 67696568 2c297468 662e7320     , r.height), s.f
   1f2bc:	526c6c69 28746365 30202c30 2e72202c     illRect(0, 0, r.
   1f2cc:	74646977 72202c68 6965682e 29746867     width, r.height)
   1f2dc:	2e73202c 74736572 2865726f 73202c29     , s.restore(), s
   1f2ec:	7661732e 2c292865 6c2e7320 57656e69     .save(), s.lineW
   1f2fc:	68746469 6e203d20 6972672e 696c2e64     idth = n.grid.li
   1f30c:	6957656e 2c687464 732e7320 6b6f7274     neWidth, s.strok
   1f31c:	79745365 3d20656c 672e6e20 2e646972     eStyle = n.grid.
   1f32c:	6f727473 7453656b 2c656c79 672e6e20     strokeStyle, n.g
   1f33c:	2e646972 6c6c696d 65507369 6e694c72     rid.millisPerLin
   1f34c:	203e2065 7b202930 20200a0d 20202020     e > 0) {..      
   1f35c:	20202020 20202020 20202020 2e732020                   s.
   1f36c:	69676562 7461506e 3b292868 20200a0d     beginPath();..  
   1f37c:	20202020 20202020 20202020 20202020                     
   1f38c:	6f662020 76282072 64207261 74203d20       for (var d = t
   1f39c:	74202d20 6e202520 6972672e 696d2e64      - t % n.grid.mi
   1f3ac:	73696c6c 4c726550 3b656e69 3e206420     llisPerLine; d >
   1f3bc:	3b6c203d 2d206420 2e6e203d 64697267     = l; d -= n.grid
   1f3cc:	6c696d2e 5073696c 694c7265 2029656e     .millisPerLine) 
   1f3dc:	200a0d7b 20202020 20202020 20202020     {..             
   1f3ec:	20202020 20202020 76202020 75207261                var u
   1f3fc:	68203d20 3b296428 20200a0d 20202020      = h(d);..      
   1f40c:	20202020 20202020 20202020 20202020                     
   1f41c:	2e6e2020 64697267 6168732e 694c7072       n.grid.sharpLi
   1f42c:	2073656e 28202626 3d2d2075 29352e20     nes && (u -= .5)
   1f43c:	2e73202c 65766f6d 75286f54 2930202c     , s.moveTo(u, 0)
   1f44c:	2e73202c 656e696c 75286f54 2e72202c     , s.lineTo(u, r.
   1f45c:	67696568 0d297468 2020200a 20202020     height)..       
   1f46c:	20202020 20202020 20202020 0a0d7d20                  }..
   1f47c:	20202020 20202020 20202020 20202020                     
   1f48c:	20202020 74732e73 656b6f72 202c2928         s.stroke(), 
   1f49c:	6c632e73 5065736f 28687461 200a0d29     s.closePath().. 
   1f4ac:	20202020 20202020 20202020 7d202020                    }
   1f4bc:	20200a0d 20202020 20202020 20202020     ..              
   1f4cc:	6f662020 76282072 6d207261 31203d20       for (var m = 1
   1f4dc:	206d203b 2e6e203c 64697267 7265762e     ; m < n.grid.ver
   1f4ec:	61636974 6365536c 6e6f6974 6d203b73     ticalSections; m
   1f4fc:	203d2b20 7b202931 20200a0d 20202020      += 1) {..      
   1f50c:	20202020 20202020 20202020 61762020                   va
   1f51c:	20632072 614d203d 722e6874 646e756f     r c = Math.round
   1f52c:	2a206d28 682e7220 68676965 202f2074     (m * r.height / 
   1f53c:	72672e6e 762e6469 69747265 536c6163     n.grid.verticalS
   1f54c:	69746365 29736e6f 200a0d3b 20202020     ections);..     
   1f55c:	20202020 20202020 20202020 6e202020                    n
   1f56c:	6972672e 68732e64 4c707261 73656e69     .grid.sharpLines
   1f57c:	20262620 2d206328 352e203d 73202c29      && (c -= .5), s
   1f58c:	6765622e 61506e69 29286874 2e73202c     .beginPath(), s.
   1f59c:	65766f6d 30286f54 2963202c 2e73202c     moveTo(0, c), s.
   1f5ac:	656e696c 72286f54 6469772e 202c6874     lineTo(r.width, 
   1f5bc:	202c2963 74732e73 656b6f72 202c2928     c), s.stroke(), 
   1f5cc:	6c632e73 5065736f 28687461 200a0d29     s.closePath().. 
   1f5dc:	20202020 20202020 20202020 7d202020                    }
   1f5ec:	20200a0d 20202020 20202020 20202020     ..              
   1f5fc:	66692020 2e6e2820 64697267 726f622e       if (n.grid.bor
   1f60c:	56726564 62697369 2620656c 73282026     derVisible && (s
   1f61c:	6765622e 61506e69 29286874 2e73202c     .beginPath(), s.
   1f62c:	6f727473 6552656b 30287463 2c30202c     strokeRect(0, 0,
   1f63c:	772e7220 68746469 2e72202c 67696568      r.width, r.heig
   1f64c:	2c297468 632e7320 65736f6c 68746150     ht), s.closePath
   1f65c:	2c292928 722e7320 6f747365 29286572     ()), s.restore()
   1f66c:	2e6e202c 69726f68 746e6f7a 694c6c61     , n.horizontalLi
   1f67c:	2073656e 6e202626 726f682e 6e6f7a69     nes && n.horizon
   1f68c:	4c6c6174 73656e69 6e656c2e 29687467     talLines.length)
   1f69c:	20200a0d 20202020 20202020 20202020     ..              
   1f6ac:	20202020 6f662020 76282072 66207261           for (var f
   1f6bc:	30203d20 2066203b 2e6e203c 69726f68      = 0; f < n.hori
   1f6cc:	746e6f7a 694c6c61 2e73656e 676e656c     zontalLines.leng
   1f6dc:	203b6874 3d2b2066 20293120 200a0d7b     th; f += 1) {.. 
   1f6ec:	20202020 20202020 20202020 20202020                     
   1f6fc:	20202020 76202020 67207261 6e203d20            var g = n
   1f70c:	726f682e 6e6f7a69 4c6c6174 73656e69     .horizontalLines
   1f71c:	2c5d665b 20200a0d 20202020 20202020     [f],..          
   1f72c:	20202020 20202020 20202020 20202020                     
   1f73c:	20702020 614d203d 722e6874 646e756f       p = Math.round
   1f74c:	67286f28 6c61762e 29296575 2e202d20     (o(g.value)) - .
   1f75c:	0a0d3b35 20202020 20202020 20202020     5;..            
   1f76c:	20202020 20202020 20202020 74732e73                 s.st
   1f77c:	656b6f72 6c797453 203d2065 6f632e67     rokeStyle = g.co
   1f78c:	20726f6c 22207c7c 66666623 22666666     lor || "#ffffff"
   1f79c:	2e73202c 656e696c 74646957 203d2068     , s.lineWidth = 
   1f7ac:	696c2e67 6957656e 20687464 31207c7c     g.lineWidth || 1
   1f7bc:	2e73202c 69676562 7461506e 2c292868     , s.beginPath(),
   1f7cc:	6d2e7320 5465766f 2c30286f 2c297020      s.moveTo(0, p),
   1f7dc:	6c2e7320 54656e69 2e72286f 74646977      s.lineTo(r.widt
   1f7ec:	70202c68 73202c29 7274732e 28656b6f     h, p), s.stroke(
   1f7fc:	73202c29 6f6c632e 61506573 29286874     ), s.closePath()
   1f80c:	20200a0d 20202020 20202020 20202020     ..              
   1f81c:	20202020 0d7d2020 2020200a 20202020           }..       
   1f82c:	20202020 20202020 726f6620 61762820              for (va
   1f83c:	20532072 3b30203d 3c205320 69687420     r S = 0; S < thi
   1f84c:	65732e73 73656972 2e746553 676e656c     s.seriesSet.leng
   1f85c:	203b6874 3d2b2053 20293120 200a0d7b     th; S += 1) {.. 
   1f86c:	20202020 20202020 20202020 20202020                     
   1f87c:	73202020 7661732e 3b292865 20200a0d        s.save();..  
   1f88c:	20202020 20202020 20202020 20202020                     
   1f89c:	61762020 20762072 6874203d 732e7369       var v = this.s
   1f8ac:	65697265 74655373 2e5d535b 656d6974     eriesSet[S].time
   1f8bc:	69726553 0d2c7365 2020200a 20202020     Series,..       
   1f8cc:	20202020 20202020 20202020 20202020                     
   1f8dc:	3d207720 642e7620 2c617461 20200a0d      w = v.data,..  
   1f8ec:	20202020 20202020 20202020 20202020                     
   1f8fc:	20202020 20782020 6874203d 732e7369           x = this.s
   1f90c:	65697265 74655373 2e5d535b 6974706f     eriesSet[S].opti
   1f91c:	3b736e6f 20200a0d 20202020 20202020     ons;..          
   1f92c:	20202020 20202020 2e762020 706f7264               v.drop
   1f93c:	44646c4f 28617461 6e202c6c 78616d2e     OldData(l, n.max
   1f94c:	61746144 4c746553 74676e65 202c2968     DataSetLength), 
   1f95c:	696c2e73 6957656e 20687464 2e78203d     s.lineWidth = x.
   1f96c:	656e696c 74646957 73202c68 7274732e     lineWidth, s.str
   1f97c:	53656b6f 656c7974 78203d20 7274732e     okeStyle = x.str
   1f98c:	53656b6f 656c7974 2e73202c 69676562     okeStyle, s.begi
   1f99c:	7461506e 3b292868 20200a0d 20202020     nPath();..      
   1f9ac:	20202020 20202020 20202020 6f662020                   fo
   1f9bc:	76282072 79207261 30203d20 2062202c     r (var y = 0, b 
   1f9cc:	2c30203d 3d205620 202c3020 203d2054     = 0, V = 0, T = 
   1f9dc:	54203b30 77203c20 6e656c2e 20687467     0; T < w.length 
   1f9ec:	31202626 3d3d2120 6c2e7720 74676e65     && 1 !== w.lengt
   1f9fc:	54203b68 203d2b20 7b202931 20200a0d     h; T += 1) {..  
   1fa0c:	20202020 20202020 20202020 20202020                     
   1fa1c:	20202020 61762020 204e2072 2868203d           var N = h(
   1fa2c:	5d545b77 295d305b 200a0d2c 20202020     w[T][0]),..     
   1fa3c:	20202020 20202020 20202020 20202020                     
   1fa4c:	20202020 50202020 6f203d20 545b7728            P = o(w[T
   1fa5c:	5d315b5d 0a0d3b29 20202020 20202020     ][1]);..        
   1fa6c:	20202020 20202020 20202020 20202020                     
   1fa7c:	28206669 3d3d2030 2954203d 3d207920     if (0 === T) y =
   1fa8c:	202c4e20 6f6d2e73 6f546576 202c4e28      N, s.moveTo(N, 
   1fa9c:	0d3b2950 2020200a 20202020 20202020     P);..           
   1faac:	20202020 20202020 20202020 736c6520                  els
   1fabc:	77732065 68637469 2e6e2820 65746e69     e switch (n.inte
   1facc:	6c6f7072 6f697461 7b20296e 20200a0d     rpolation) {..  
   1fadc:	20202020 20202020 20202020 20202020                     
   1faec:	20202020 20202020 61632020 22206573               case "
   1fafc:	656e696c 3a227261 20200a0d 20202020     linear":..      
   1fb0c:	20202020 20202020 20202020 20202020                     
   1fb1c:	20202020 61632020 22206573 656e696c           case "line
   1fb2c:	0a0d3a22 20202020 20202020 20202020     ":..            
   1fb3c:	20202020 20202020 20202020 20202020                     
   1fb4c:	20202020 696c2e73 6f54656e 202c4e28         s.lineTo(N, 
   1fb5c:	0d3b2950 2020200a 20202020 20202020     P);..           
   1fb6c:	20202020 20202020 20202020 20202020                     
   1fb7c:	20202020 65726220 0d3b6b61 2020200a          break;..   
   1fb8c:	20202020 20202020 20202020 20202020                     
   1fb9c:	20202020 20202020 73616320 62222065              case "b
   1fbac:	65697a65 0d3a2272 2020200a 20202020     ezier":..       
   1fbbc:	20202020 20202020 20202020 20202020                     
   1fbcc:	20202020 66656420 746c7561 200a0d3a          default:.. 
   1fbdc:	20202020 20202020 20202020 20202020                     
   1fbec:	20202020 20202020 20202020 73202020                    s
   1fbfc:	7a65622e 43726569 65767275 4d286f54     .bezierCurveTo(M
   1fc0c:	2e687461 6e756f72 62282864 4e202b20     ath.round((b + N
   1fc1c:	202f2029 202c2932 4d202c56 2e687461     ) / 2), V, Math.
   1fc2c:	6e756f72 20622864 294e202b 32202f20     round(b + N) / 2
   1fc3c:	2c50202c 202c4e20 0d3b2950 2020200a     , P, N, P);..   
   1fc4c:	20202020 20202020 20202020 20202020                     
   1fc5c:	20202020 20202020 20202020 65726220                  bre
   1fc6c:	0d3b6b61 2020200a 20202020 20202020     ak;..           
   1fc7c:	20202020 20202020 20202020 20202020                     
   1fc8c:	73616320 73222065 22706574 200a0d3a      case "step":.. 
   1fc9c:	20202020 20202020 20202020 20202020                     
   1fcac:	20202020 20202020 20202020 73202020                    s
   1fcbc:	6e696c2e 286f5465 56202c4e 73202c29     .lineTo(N, V), s
   1fccc:	6e696c2e 286f5465 50202c4e 200a0d29     .lineTo(N, P).. 
   1fcdc:	20202020 20202020 20202020 20202020                     
   1fcec:	20202020 7d202020 20200a0d 20202020            }..      
   1fcfc:	20202020 20202020 20202020 20202020                     
   1fd0c:	20622020 2c4e203d 3d205620 0a0d5020       b = N, V = P..
   1fd1c:	20202020 20202020 20202020 20202020                     
   1fd2c:	20202020 200a0d7d 20202020 20202020         }..         
   1fd3c:	20202020 20202020 77202020 6e656c2e                w.len
   1fd4c:	20687467 2031203e 28202626 69662e78     gth > 1 && (x.fi
   1fd5c:	74536c6c 20656c79 28202626 696c2e73     llStyle && (s.li
   1fd6c:	6f54656e 772e7228 68746469 78202b20     neTo(r.width + x
   1fd7c:	6e696c2e 64695765 2b206874 202c3120     .lineWidth + 1, 
   1fd8c:	202c2956 696c2e73 6f54656e 772e7228     V), s.lineTo(r.w
   1fd9c:	68746469 78202b20 6e696c2e 64695765     idth + x.lineWid
   1fdac:	2b206874 202c3120 65682e72 74686769     th + 1, r.height
   1fdbc:	78202b20 6e696c2e 64695765 2b206874      + x.lineWidth +
   1fdcc:	2c293120 6c2e7320 54656e69 2c79286f      1), s.lineTo(y,
   1fddc:	682e7220 68676965 202b2074 696c2e78      r.height + x.li
   1fdec:	6957656e 29687464 2e73202c 6c6c6966     neWidth), s.fill
   1fdfc:	6c797453 203d2065 69662e78 74536c6c     Style = x.fillSt
   1fe0c:	2c656c79 662e7320 286c6c69 202c2929     yle, s.fill()), 
   1fe1c:	74732e78 656b6f72 6c797453 26262065     x.strokeStyle &&
   1fe2c:	6f6e2220 2022656e 203d3d21 74732e78      "none" !== x.st
   1fe3c:	656b6f72 6c797453 26262065 732e7320     rokeStyle && s.s
   1fe4c:	6b6f7274 2c292865 632e7320 65736f6c     troke(), s.close
   1fe5c:	68746150 2c292928 722e7320 6f747365     Path()), s.resto
   1fe6c:	29286572 20200a0d 20202020 20202020     re()..          
   1fe7c:	20202020 0d7d2020 2020200a 20202020           }..       
   1fe8c:	20202020 20202020 20666920 2e6e2128              if (!n.
   1fe9c:	6562616c 642e736c 62617369 2064656c     labels.disabled 
   1feac:	21202626 614e7369 6874284e 762e7369     && !isNaN(this.v
   1febc:	65756c61 676e6152 696d2e65 2620296e     alueRange.min) &
   1fecc:	69212026 4e614e73 69687428 61762e73     & !isNaN(this.va
   1fedc:	5265756c 65676e61 78616d2e 7b202929     lueRange.max)) {
   1feec:	20200a0d 20202020 20202020 20202020     ..              
   1fefc:	20202020 61762020 204d2072 2e6e203d           var M = n.
   1ff0c:	78614d79 6d726f46 65747461 68742872     yMaxFormatter(th
   1ff1c:	762e7369 65756c61 676e6152 616d2e65     is.valueRange.ma
   1ff2c:	6e202c78 62616c2e 2e736c65 63657270     x, n.labels.prec
   1ff3c:	6f697369 0d2c296e 2020200a 20202020     ision),..       
   1ff4c:	20202020 20202020 20202020 20202020                     
   1ff5c:	3d206b20 792e6e20 466e694d 616d726f      k = n.yMinForma
   1ff6c:	72657474 69687428 61762e73 5265756c     tter(this.valueR
   1ff7c:	65676e61 6e696d2e 2e6e202c 6562616c     ange.min, n.labe
   1ff8c:	702e736c 69636572 6e6f6973 0a0d2c29     ls.precision),..
   1ff9c:	20202020 20202020 20202020 20202020                     
   1ffac:	20202020 20202020 203d2046 63732e6e             F = n.sc
   1ffbc:	6c6c6f72 6b636142 64726177 203f2073     rollBackwards ? 
   1ffcc:	203a2030 69772e72 20687464 2e73202d     0 : r.width - s.
   1ffdc:	7361656d 54657275 28747865 772e294d     measureText(M).w
   1ffec:	68746469 32202d20 200a0d2c 20202020     idth - 2,..     
   1fffc:	20202020 20202020 20202020 20202020                     
   2000c:	52202020 6e203d20 7263732e 426c6c6f        R = n.scrollB
   2001c:	776b6361 73647261 30203f20 72203a20     ackwards ? 0 : r
   2002c:	6469772e 2d206874 6d2e7320 75736165     .width - s.measu
   2003c:	65546572 6b287478 69772e29 20687464     reText(k).width 
   2004c:	3b32202d 20200a0d 20202020 20202020     - 2;..          
   2005c:	20202020 20202020 2e732020 6c6c6966               s.fill
   2006c:	6c797453 203d2065 616c2e6e 736c6562     Style = n.labels
   2007c:	6c69662e 7974536c 202c656c 69662e73     .fillStyle, s.fi
   2008c:	65546c6c 4d287478 2c46202c 6c2e6e20     llText(M, F, n.l
   2009c:	6c656261 6f662e73 6953746e 2c29657a     abels.fontSize),
   200ac:	662e7320 546c6c69 28747865 52202c6b      s.fillText(k, R
   200bc:	2e72202c 67696568 2d207468 0d293220     , r.height - 2).
   200cc:	2020200a 20202020 20202020 20202020     .               
   200dc:	0a0d7d20 20202020 20202020 20202020      }..            
   200ec:	20202020 28206669 69742e6e 7473656d         if (n.timest
   200fc:	46706d61 616d726f 72657474 20262620     ampFormatter && 
   2010c:	72672e6e 6d2e6469 696c6c69 72655073     n.grid.millisPer
   2011c:	656e694c 30203e20 0d7b2029 2020200a     Line > 0) {..   
   2012c:	20202020 20202020 20202020 20202020                     
   2013c:	72617620 3d204120 732e6e20 6c6f7263      var A = n.scrol
   2014c:	6361426c 7261776b 3f207364 6d2e7320     lBackwards ? s.m
   2015c:	75736165 65546572 6b287478 69772e29     easureText(k).wi
   2016c:	20687464 2e72203a 74646977 202d2068     dth : r.width - 
   2017c:	656d2e73 72757361 78655465 296b2874     s.measureText(k)
   2018c:	6469772e 2b206874 0d3b3420 2020200a     .width + 4;..   
   2019c:	20202020 20202020 20202020 20202020                     
   201ac:	726f6620 20642820 2074203d 2074202d      for (d = t - t 
   201bc:	2e6e2025 64697267 6c696d2e 5073696c     % n.grid.millisP
   201cc:	694c7265 203b656e 3d3e2064 203b6c20     erLine; d >= l; 
   201dc:	3d2d2064 672e6e20 2e646972 6c6c696d     d -= n.grid.mill
   201ec:	65507369 6e694c72 7b202965 20200a0d     isPerLine) {..  
   201fc:	20202020 20202020 20202020 20202020                     
   2020c:	20202020 20752020 2868203d 0d3b2964           u = h(d);.
   2021c:	2020200a 20202020 20202020 20202020     .               
   2022c:	20202020 20202020 20666920 2e6e2128              if (!n.
   2023c:	6f726373 61426c6c 61776b63 20736472     scrollBackwards 
   2024c:	75202626 41203c20 207c7c20 63732e6e     && u < A || n.sc
   2025c:	6c6c6f72 6b636142 64726177 26262073     rollBackwards &&
   2026c:	3e207520 20294120 200a0d7b 20202020      u > A) {..     
   2027c:	20202020 20202020 20202020 20202020                     
   2028c:	20202020 76202020 42207261 6e203d20            var B = n
   2029c:	44207765 28657461 0d2c2964 2020200a     ew Date(d),..   
   202ac:	20202020 20202020 20202020 20202020                     
   202bc:	20202020 20202020 20202020 3d204c20                  L =
   202cc:	742e6e20 73656d69 706d6174 6d726f46      n.timestampForm
   202dc:	65747461 29422872 200a0d2c 20202020     atter(B),..     
   202ec:	20202020 20202020 20202020 20202020                     
   202fc:	20202020 20202020 57202020 73203d20                W = s
   2030c:	61656d2e 65727573 74786554 2e294c28     .measureText(L).
   2031c:	74646977 0a0d3b68 20202020 20202020     width;..        
   2032c:	20202020 20202020 20202020 20202020                     
   2033c:	20202020 203d2041 63732e6e 6c6c6f72         A = n.scroll
   2034c:	6b636142 64726177 203f2073 202b2075     Backwards ? u + 
   2035c:	202b2057 203a2032 202d2075 202d2057     W + 2 : u - W - 
   2036c:	73202c32 6c69662e 7974536c 3d20656c     2, s.fillStyle =
   2037c:	6c2e6e20 6c656261 69662e73 74536c6c      n.labels.fillSt
   2038c:	2c656c79 732e6e20 6c6f7263 6361426c     yle, n.scrollBac
   2039c:	7261776b 3f207364 662e7320 546c6c69     kwards ? s.fillT
   203ac:	28747865 75202c4c 2e72202c 67696568     ext(L, u, r.heig
   203bc:	2d207468 20293220 2e73203a 6c6c6966     ht - 2) : s.fill
   203cc:	74786554 202c4c28 202d2075 72202c57     Text(L, u - W, r
   203dc:	6965682e 20746867 2932202d 20200a0d     .height - 2)..  
   203ec:	20202020 20202020 20202020 20202020                     
   203fc:	20202020 0d7d2020 2020200a 20202020           }..       
   2040c:	20202020 20202020 20202020 0a0d7d20                  }..
   2041c:	20202020 20202020 20202020 20202020                     
   2042c:	200a0d7d 20202020 20202020 20202020     }..             
   2043c:	73202020 7365722e 65726f74 0a0d2928        s.restore()..
   2044c:	20202020 20202020 20202020 61202c7d                 }, a
   2045c:	6d69742e 726f4665 7474616d 3d207265     .timeFormatter =
   2046c:	6e756620 6f697463 2965286e 0a0d7b20      function(e) {..
   2047c:	20202020 20202020 20202020 20202020                     
   2048c:	636e7566 6e6f6974 65287420 0d7b2029     function t(e) {.
   2049c:	2020200a 20202020 20202020 20202020     .               
   204ac:	20202020 74657220 206e7275 3c206528          return (e <
   204bc:	20303120 3022203f 203a2022 20292222      10 ? "0" : "") 
   204cc:	0d65202b 2020200a 20202020 20202020     + e..           
   204dc:	20202020 0a0d7d20 20202020 20202020          }..        
   204ec:	20202020 20202020 75746572 74206e72             return t
   204fc:	672e6528 6f487465 28737275 2b202929     (e.getHours()) +
   2050c:	223a2220 74202b20 672e6528 694d7465      ":" + t(e.getMi
   2051c:	6574756e 29292873 22202b20 2b20223a     nutes()) + ":" +
   2052c:	65287420 7465672e 6f636553 2873646e      t(e.getSeconds(
   2053c:	0a0d2929 20202020 20202020 20202020     ))..            
   2054c:	65202c7d 6d69542e 72655365 20736569     }, e.TimeSeries 
   2055c:	2c69203d 532e6520 746f6f6d 43656968     = i, e.SmoothieC
   2056c:	74726168 61203d20 20200a0d 20202020     hart = a..      
   2057c:	287d2020 646e7522 6e696665 20226465       }("undefined" 
   2058c:	74203d3d 6f657079 78652066 74726f70     == typeof export
   2059c:	203f2073 73696874 65203a20 726f7078     s ? this : expor
   205ac:	3b297374 0a0d0a0d 20202020 20202020     ts);....        
   205bc:	636e7566 6e6f6974 616f6c20 74614464     function loadDat
   205cc:	20292861 200a0d7b 20202020 20202020     a() {..         
   205dc:	76202020 72207261 200a0d3b 20202020        var r;..     
   205ec:	20202020 74202020 7b207972 20200a0d            try {..  
   205fc:	20202020 20202020 20202020 20722020                   r 
   2060c:	656e203d 4d582077 7474484c 71655270     = new XMLHttpReq
   2061c:	74736575 0a0d2928 20202020 20202020     uest()..        
   2062c:	20202020 6163207d 20686374 20296528         } catch (e) 
   2063c:	200a0d7b 20202020 20202020 20202020     {..             
   2064c:	74202020 7b207972 20200a0d 20202020        try {..      
   2065c:	20202020 20202020 20202020 20722020                   r 
   2066c:	656e203d 63412077 65766974 6a624f58     = new ActiveXObj
   2067c:	28746365 78734d22 2e326c6d 484c4d58     ect("Msxml2.XMLH
   2068c:	22505454 200a0d29 20202020 20202020     TTP")..         
   2069c:	20202020 7d202020 74616320 28206863            } catch (
   206ac:	7b202965 20200a0d 20202020 20202020     e) {..          
   206bc:	20202020 20202020 72742020 0d7b2079               try {.
   206cc:	2020200a 20202020 20202020 20202020     .               
   206dc:	20202020 20202020 3d207220 77656e20              r = new
   206ec:	74634120 58657669 656a624f 22287463      ActiveXObject("
   206fc:	7263694d 666f736f 4d582e74 5454484c     Microsoft.XMLHTT
   2070c:	0d292250 2020200a 20202020 20202020     P")..           
   2071c:	20202020 20202020 63207d20 68637461              } catch
   2072c:	29652820 0a0d7b20 20202020 20202020      (e) {..        
   2073c:	20202020 20202020 20202020 20202020                     
   2074c:	72656c61 59222874 2072756f 776f7262     alert("Your brow
   2075c:	20726573 73656f64 746f6e20 70757320     ser does not sup
   2076c:	74726f70 414a4120 29222158 200a0d3b     port AJAX!");.. 
   2077c:	20202020 20202020 20202020 20202020                     
   2078c:	20202020 72202020 72757465 6166206e            return fa
   2079c:	0d65736c 2020200a 20202020 20202020     lse..           
   207ac:	20202020 20202020 0a0d7d20 20202020              }..    
   207bc:	20202020 20202020 20202020 200a0d7d                 }.. 
   207cc:	20202020 20202020 7d202020 20200a0d                }..  
   207dc:	20202020 20202020 2e722020 65726e6f               r.onre
   207ec:	73796461 65746174 6e616863 3d206567     adystatechange =
   207fc:	6e756620 6f697463 2029286e 200a0d7b      function() {.. 
   2080c:	20202020 20202020 20202020 69202020                    i
   2081c:	72282066 6165722e 74537964 20657461     f (r.readyState 
   2082c:	34203d3d 0d7b2029 2020200a 20202020     == 4) {..       
   2083c:	20202020 20202020 20202020 202f2f20                  // 
   2084c:	20736572 7427203d 206b6f6f 202b2027     res = 'took ' + 
   2085c:	656e2828 61442077 29286574 65672e29     ((new Date()).ge
   2086c:	6d695474 20292865 7473202d 2e747261     tTime() - start.
   2087c:	54746567 28656d69 2f202929 30303120     getTime()) / 100
   2088c:	202b2030 65732027 646e6f63 0d3b2773     0 + ' seconds';.
   2089c:	2020200a 20202020 20202020 20202020     .               
   208ac:	20202020 73657220 72203d20 7365722e          res = r.res
   208bc:	736e6f70 78655465 70732e74 2874696c     ponseText.split(
   208cc:	29222c22 200a0d3b 20202020 20202020     ",");..         
   208dc:	20202020 20202020 64202020 6d75636f                docum
   208ec:	2e746e65 45746567 656d656c 7942746e     ent.getElementBy
   208fc:	22286449 6f6d6564 692e2922 72656e6e     Id("demo").inner
   2090c:	4c4d5448 72203d20 0d3b7365 2020200a     HTML = res;..   
   2091c:	20202020 20202020 20202020 20202020                     
   2092c:	746e6920 616e7265 65745f6c 6c5f706d      internal_temp_l
   2093c:	2e656e69 65707061 6e28646e 44207765     ine.append(new D
   2094c:	28657461 65672e29 6d695474 2c292865     ate().getTime(),
   2095c:	73657220 295d305b 200a0d3b 20202020      res[0]);..     
   2096c:	20202020 20202020 20202020 70202020                    p
   2097c:	765f746f 61746c6f 6c5f6567 2e656e69     ot_voltage_line.
   2098c:	65707061 6e28646e 44207765 28657461     append(new Date(
   2099c:	65672e29 6d695474 2c292865 73657220     ).getTime(), res
   209ac:	295d315b 200a0d3b 20202020 20202020     [1]);..         
   209bc:	20202020 7d202020 20200a0d 20202020            }..      
   209cc:	20202020 3b7d2020 20200a0d 20202020           };..      
   209dc:	20202020 74732020 20747261 656e203d           start = ne
   209ec:	61442077 29286574 200a0d3b 20202020     w Date();..     
   209fc:	20202020 72202020 65706f2e 4722286e            r.open("G
   20a0c:	2c225445 732f2220 6f736e65 74616472     ET", "/sensordat
   20a1c:	68732e61 226c6d74 7274202c 3b296575     a.shtml", true);
   20a2c:	20200a0d 20202020 20202020 2e722020     ..            r.
   20a3c:	646e6573 6c756e28 0a0d296c 20202020     send(null)..    
   20a4c:	20202020 0d0a0d7d 200a0d0a 20202020         }......     
   20a5c:	76202020 69207261 7265746e 5f6c616e        var internal_
   20a6c:	706d6574 6168635f 3d207472 77656e20     temp_chart = new
   20a7c:	6f6d5320 6968746f 61684365 7b287472      SmoothieChart({
   20a8c:	20200a0d 20202020 20202020 696d2020     ..            mi
   20a9c:	73696c6c 50726550 6c657869 3034203a     llisPerPixel: 40
   20aac:	200a0d2c 20202020 20202020 6d202020     ,..            m
   20abc:	61567861 5365756c 656c6163 2e31203a     axValueScale: 1.
   20acc:	0d2c3032 2020200a 20202020 20202020     20,..           
   20adc:	6e696d20 756c6156 61635365 203a656c      minValueScale: 
   20aec:	30322e31 20200a0d 20202020 297d2020     1.20..        })
   20afc:	200a0d3b 20202020 69202020 7265746e     ;..        inter
   20b0c:	5f6c616e 706d6574 6168635f 732e7472     nal_temp_chart.s
   20b1c:	61657274 286f546d 75636f64 746e656d     treamTo(document
   20b2c:	7465672e 6d656c45 42746e65 28644979     .getElementById(
   20b3c:	746e6922 616e7265 65745f6c 675f706d     "internal_temp_g
   20b4c:	68706172 3b292922 20200a0d 20202020     raph"));..      
   20b5c:	61762020 6e692072 6e726574 745f6c61       var internal_t
   20b6c:	5f706d65 656e696c 6e203d20 54207765     emp_line = new T
   20b7c:	53656d69 65697265 3b292873 0a0d0a0d     imeSeries();....
   20b8c:	20202020 20202020 20726176 5f746f70             var pot_
   20b9c:	746c6f76 5f656761 72616863 203d2074     voltage_chart = 
   20bac:	2077656e 6f6f6d53 65696874 72616843     new SmoothieChar
   20bbc:	0d7b2874 2020200a 20202020 20202020     t({..           
   20bcc:	6c696d20 5073696c 69507265 3a6c6578      millisPerPixel:
   20bdc:	2c303420 20200a0d 20202020 20202020      40,..          
   20bec:	616d2020 6c615678 63536575 3a656c61       maxValueScale:
   20bfc:	322e3120 0a0d2c30 20202020 20202020      1.20,..        
   20c0c:	20202020 566e696d 65756c61 6c616353         minValueScal
   20c1c:	31203a65 0d30322e 2020200a 20202020     e: 1.20..       
   20c2c:	3b297d20 20200a0d 20202020 6f702020      });..        po
   20c3c:	6f765f74 6761746c 68635f65 2e747261     t_voltage_chart.
   20c4c:	65727473 6f546d61 636f6428 6e656d75     streamTo(documen
   20c5c:	65672e74 656c4574 746e656d 64497942     t.getElementById
   20c6c:	6f702228 72675f74 22687061 0d3b2929     ("pot_graph"));.
   20c7c:	2020200a 20202020 72617620 746f7020     .        var pot
   20c8c:	6c6f765f 65676174 6e696c5f 203d2065     _voltage_line = 
   20c9c:	2077656e 656d6954 69726553 29287365     new TimeSeries()
   20cac:	0d0a0d3b 2020200a 20202020 74657320     ;....        set
   20cbc:	65746e49 6c617672 6e756628 6f697463     Interval(functio
   20ccc:	2029286e 200a0d7b 20202020 20202020     n() {..         
   20cdc:	6c202020 4464616f 28617461 0a0d3b29        loadData();..
   20cec:	20202020 20202020 35202c7d 0d3b2930             }, 50);.
   20cfc:	200a0d0a 20202020 69202020 7265746e     ...        inter
   20d0c:	5f6c616e 706d6574 6168635f 612e7472     nal_temp_chart.a
   20d1c:	69546464 6553656d 73656972 746e6928     ddTimeSeries(int
   20d2c:	616e7265 65745f6c 6c5f706d 2c656e69     ernal_temp_line,
   20d3c:	0a0d7b20 20202020 20202020 20202020      {..            
   20d4c:	6f727473 7453656b 3a656c79 67722720     strokeStyle: 'rg
   20d5c:	2c302862 35353220 2930202c 0a0d2c27     b(0, 255, 0)',..
   20d6c:	20202020 20202020 20202020 6c6c6966                 fill
   20d7c:	6c797453 27203a65 61626772 202c3028     Style: 'rgba(0, 
   20d8c:	2c353032 202c3020 29342e30 0a0d2c27     205, 0, 0.4)',..
   20d9c:	20202020 20202020 20202020 656e696c                 line
   20dac:	74646957 33203a68 20200a0d 20202020     Width: 3..      
   20dbc:	297d2020 200a0d3b 20202020 70202020       });..        p
   20dcc:	765f746f 61746c6f 635f6567 74726168     ot_voltage_chart
   20ddc:	6464612e 656d6954 69726553 70287365     .addTimeSeries(p
   20dec:	765f746f 61746c6f 6c5f6567 2c656e69     ot_voltage_line,
   20dfc:	0a0d7b20 20202020 20202020 20202020      {..            
   20e0c:	6f727473 7453656b 3a656c79 67722720     strokeStyle: 'rg
   20e1c:	2c302862 35353220 2930202c 0a0d2c27     b(0, 255, 0)',..
   20e2c:	20202020 20202020 20202020 6c6c6966                 fill
   20e3c:	6c797453 27203a65 61626772 202c3028     Style: 'rgba(0, 
   20e4c:	2c353032 202c3020 29342e30 0a0d2c27     205, 0, 0.4)',..
   20e5c:	20202020 20202020 20202020 656e696c                 line
   20e6c:	74646957 33203a68 20200a0d 20202020     Width: 3..      
   20e7c:	297d2020 200a0d3b 3c202020 7263732f       });..    </scr
   20e8c:	3e747069 0a0d0a0d 0a0d0a0d 6f622f3c     ipt>........</bo
   20e9c:	0d3e7964 3c0a0d0a 6d74682f 00003e6c     dy>....</html>..

00020eac <data_index_html>:
   20eac:	646e692f 682e7865 006c6d74 4f44213c     /index.html.<!DO
   20ebc:	50595443 74682045 0d3e6c6d 74683c0a     CTYPE html>..<ht
   20ecc:	0d3e6c6d 3c0a0d0a 64616568 200a0d3e     ml>....<head>.. 
   20edc:	3c202020 6c746974 614a3e65 7327656b        <title>Jake's
   20eec:	61657720 72656874 61747320 6e6f6974      weather station
   20efc:	69687420 3c79676e 7469742f 0d3e656c      thingy</title>.
   20f0c:	2020200a 656d3c20 68206174 2d707474     .    <meta http-
   20f1c:	69757165 63223d76 65746e6f 742d746e     equiv="content-t
   20f2c:	22657079 6e6f6320 746e6574 6574223d     ype" content="te
   20f3c:	682f7478 3b6c6d74 61686320 74657372     xt/html; charset
   20f4c:	6f73693d 3538382d 22312d39 0d3e2f20     =iso-8859-1" />.
   20f5c:	2020200a 74733c20 20656c79 6964656d     .    <style medi
   20f6c:	61223d61 20226c6c 65707974 6574223d     a="all" type="te
   20f7c:	632f7478 3e227373 20200a0d 20202020     xt/css">..      
   20f8c:	69402020 726f706d 63222074 732f7373       @import "css/s
   20f9c:	656c7974 73632e73 0d3b2273 2020200a     tyles.css";..   
   20fac:	732f3c20 656c7974 3c0a0d3e 6165682f      </style>..</hea
   20fbc:	0a0d3e64 623c0a0d 3e79646f 20200a0d     d>....<body>..  
   20fcc:	643c2020 69207669 6d223d64 226e6961       <div id="main"
   20fdc:	200a0d3e 20202020 3c202020 20766964     >..        <div 
   20fec:	223d6469 64616568 3e227265 20200a0d     id="header">..  
   20ffc:	20202020 20202020 613c2020 65726820               <a hre
   2100c:	69223d66 7865646e 6d74682e 6320226c     f="index.html" c
   2101c:	7373616c 6f6c223d 3e226f67 676d693c     lass="logo"><img
   2102c:	63727320 6d69223d 6c632f67 4c64756f      src="img/cloudL
   2103c:	2e6f676f 22676e70 64697720 223d6874     ogo.png" width="
   2104c:	22303031 69656820 3d746867 22303822     100" height="80"
   2105c:	746c6120 2022223d 2f3c3e2f 0a0d3e61      alt="" /></a>..
   2106c:	20200a0d 20202020 20202020 753c2020     ..            <u
   2107c:	6469206c 6f74223d 616e2d70 61676976     l id="top-naviga
   2108c:	6e6f6974 0a0d3e22 20202020 20202020     tion">..        
   2109c:	20202020 20202020 20696c3c 73616c63             <li clas
   210ac:	61223d73 76697463 3c3e2265 6e617073     s="active"><span
   210bc:	70733c3e 3c3e6e61 72682061 223d6665     ><span><a href="
   210cc:	65646e69 74682e78 3e226c6d 656d6f48     index.html">Home
   210dc:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   210ec:	0a0d3e6e 20202020 20202020 20202020     n>..            
   210fc:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   2110c:	20202020 20202020 3c202020 3c3e696c                <li><
   2111c:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   2112c:	223d6665 68736164 72616f62 68732e64     ef="dashboard.sh
   2113c:	226c6d74 7361443e 616f6268 2f3c6472     tml">Dashboard</
   2114c:	2f3c3e61 6e617073 732f3c3e 3e6e6170     a></span></span>
   2115c:	20200a0d 20202020 20202020 20202020     ..              
   2116c:	2f3c2020 0d3e696c 2020200a 20202020       </li>..       
   2117c:	20202020 20202020 696c3c20 70733c3e              <li><sp
   2118c:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   2119c:	6f63223d 6f72746e 68732e6c 226c6d74     ="control.shtml"
   211ac:	6e6f433e 6c6f7274 3e612f3c 70732f3c     >Control</a></sp
   211bc:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   211cc:	20202020 20202020 20202020 696c2f3c                 </li
   211dc:	200a0d3e 20202020 20202020 20202020     >..             
   211ec:	3c202020 3c3e696c 6e617073 70733c3e        <li><span><sp
   211fc:	3c3e6e61 72682061 223d6665 74617473     an><a href="stat
   2120c:	68732e73 226c6d74 5043543e 61745320     s.shtml">TCP Sta
   2121c:	2f3c7374 2f3c3e61 6e617073 732f3c3e     ts</a></span></s
   2122c:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   2123c:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   2124c:	20202020 20202020 20202020 696c3c20                  <li
   2125c:	70733c3e 3c3e6e61 6e617073 20613c3e     ><span><span><a 
   2126c:	66657268 6374223d 68732e70 226c6d74     href="tcp.shtml"
   2127c:	6e6f433e 7463656e 736e6f69 3e612f3c     >Connections</a>
   2128c:	70732f3c 3c3e6e61 6170732f 0a0d3e6e     </span></span>..
   2129c:	20202020 20202020 20202020 20202020                     
   212ac:	696c2f3c 200a0d3e 20202020 20202020     </li>..         
   212bc:	3c202020 3e6c752f 20200a0d 20202020        </ul>..      
   212cc:	2f3c2020 3e766964 0a0d0a0d 20202020       </div>....    
   212dc:	20202020 7669643c 3d646920 64696d22         <div id="mid
   212ec:	22656c64 200a0d3e 20202020 20202020     dle">..         
   212fc:	3c202020 573e3268 6f636c65 7420656d        <h2>Welcome t
   2130c:	6f79206f 70207275 6f737265 206c616e     o your personal 
   2131c:	6f6d6572 72206574 206c6165 656d6974     remote real time
   2132c:	61657720 72656874 61747320 6e6f6974      weather station
   2133c:	682f3c20 0a0d3e32 20202020 20202020      </h2>..        
   2134c:	69642f3c 0a0d3e76 0a0d0a0d 20202020     </div>......    
   2135c:	20202020 7669643c 3d646920 6f6f6622         <div id="foo
   2136c:	22726574 642f3c3e 0d3e7669 2020200a     ter"></div>..   
   2137c:	642f3c20 0d3e7669 3c0a0d0a 646f622f      </div>....</bod
   2138c:	0a0d3e79 2f3c0a0d 6c6d7468 0000003e     y>....</html>...

0002139c <data_sensordata_shtml>:
   2139c:	6e65732f 64726f73 2e617461 6d746873     /sensordata.shtm
   213ac:	2125006c 6e657320 2d726f73 64616572     l.%! sensor-read
   213bc:	73676e69 00000000                       ings....

000213c4 <data_smoothie_min_js>:
   213c4:	6f6d732f 6968746f 696d5f65 736a2e6e     /smoothie_min.js
   213d4:	66202100 74636e75 286e6f69 7b202965     .! function(e) {
   213e4:	72617620 3d207420 65207b20 6e657478      var t = { exten
   213f4:	66203a64 74636e75 286e6f69 207b2029     d: function() { 
   21404:	75677261 746e656d 5d305b73 61203d20     arguments[0] = a
   21414:	6d756772 73746e65 205d305b 7b207c7c     rguments[0] || {
   21424:	66203b7d 2820726f 20726176 203d2065     }; for (var e = 
   21434:	65203b31 61203c20 6d756772 73746e65     1; e < arguments
   21444:	6e656c2e 3b687467 2b206520 2931203d     .length; e += 1)
   21454:	20200a0d 20202020 20202020 20202020     ..              
   21464:	6f662020 76282072 69207261 206e6920       for (var i in 
   21474:	75677261 746e656d 5d655b73 72612029     arguments[e]) ar
   21484:	656d7567 5b73746e 682e5d65 774f7361     guments[e].hasOw
   21494:	6f72506e 74726570 29692879 20262620     nProperty(i) && 
   214a4:	626f2228 7463656a 3d3d2022 70797420     ("object" == typ
   214b4:	20666f65 75677261 746e656d 5d655b73     eof arguments[e]
   214c4:	205d695b 7261203f 656d7567 5b73746e     [i] ? arguments[
   214d4:	695b5d65 6e69205d 6e617473 666f6563     e][i] instanceof
   214e4:	72724120 3f207961 67726120 6e656d75      Array ? argumen
   214f4:	305b7374 5d695b5d 61203d20 6d756772     ts[0][i] = argum
   21504:	73746e65 5b5d655b 3a205d69 67726120     ents[e][i] : arg
   21514:	6e656d75 305b7374 5d695b5d 74203d20     uments[0][i] = t
   21524:	7478652e 28646e65 75677261 746e656d     .extend(argument
   21534:	5d305b73 2c5d695b 67726120 6e656d75     s[0][i], argumen
   21544:	655b7374 5d695b5d 203a2029 75677261     ts[e][i]) : argu
   21554:	746e656d 5d305b73 205d695b 7261203d     ments[0][i] = ar
   21564:	656d7567 5b73746e 695b5d65 203b295d     guments[e][i]); 
   21574:	75746572 61206e72 6d756772 73746e65     return arguments
   21584:	205d305b 3b7d207d 0a0d0a0d 20202020     [0] } };....    
   21594:	636e7566 6e6f6974 65286920 207b2029     function i(e) { 
   215a4:	73696874 74706f2e 736e6f69 74203d20     this.options = t
   215b4:	7478652e 28646e65 202c7d7b 65642e69     .extend({}, i.de
   215c4:	6c756166 74704f74 736e6f69 2965202c     faultOptions, e)
   215d4:	6874202c 632e7369 7261656c 7d202928     , this.clear() }
   215e4:	0a0d0a0d 20202020 636e7566 6e6f6974     ....    function
   215f4:	65286120 207b2029 73696874 74706f2e      a(e) { this.opt
   21604:	736e6f69 74203d20 7478652e 28646e65     ions = t.extend(
   21614:	202c7d7b 65642e61 6c756166 61684374     {}, a.defaultCha
   21624:	704f7472 6e6f6974 65202c73 74202c29     rtOptions, e), t
   21634:	2e736968 69726573 65537365 203d2074     his.seriesSet = 
   21644:	202c5d5b 73696874 7275632e 746e6572     [], this.current
   21654:	756c6156 6e615265 3d206567 202c3120     ValueRange = 1, 
   21664:	73696874 7275632e 746e6572 4d736956     this.currentVisM
   21674:	61566e69 2065756c 2c30203d 69687420     inValue = 0, thi
   21684:	616c2e73 65527473 7265646e 656d6954     s.lastRenderTime
   21694:	6c6c694d 3d207369 7d203020 20200a0d     Millis = 0 }..  
   216a4:	2e692020 61666564 4f746c75 6f697470       i.defaultOptio
   216b4:	3d20736e 72207b20 74657365 6e756f42     ns = { resetBoun
   216c4:	6e497364 76726574 203a6c61 2c336533     dsInterval: 3e3,
   216d4:	73657220 6f427465 73646e75 3021203a      resetBounds: !0
   216e4:	202c7d20 72702e69 746f746f 2e657079      }, i.prototype.
   216f4:	61656c63 203d2072 636e7566 6e6f6974     clear = function
   21704:	7b202928 69687420 61642e73 3d206174     () { this.data =
   21714:	2c5d5b20 69687420 616d2e73 6c615678      [], this.maxVal
   21724:	3d206575 6d754e20 2e726562 2c4e614e     ue = Number.NaN,
   21734:	69687420 696d2e73 6c61566e 3d206575      this.minValue =
   21744:	6d754e20 2e726562 204e614e 69202c7d      Number.NaN }, i
   21754:	6f72702e 79746f74 722e6570 74657365     .prototype.reset
   21764:	6e756f42 3d207364 6e756620 6f697463     Bounds = functio
   21774:	2029286e 6669207b 68742820 642e7369     n() { if (this.d
   21784:	2e617461 676e656c 20296874 6874207b     ata.length) { th
   21794:	6d2e7369 61567861 2065756c 6874203d     is.maxValue = th
   217a4:	642e7369 5b617461 315b5d30 74202c5d     is.data[0][1], t
   217b4:	2e736968 566e696d 65756c61 74203d20     his.minValue = t
   217c4:	2e736968 61746164 5b5d305b 203b5d31     his.data[0][1]; 
   217d4:	20726f66 72617628 3d206520 203b3120     for (var e = 1; 
   217e4:	203c2065 73696874 7461642e 656c2e61     e < this.data.le
   217f4:	6874676e 2065203b 31203d2b 207b2029     ngth; e += 1) { 
   21804:	20726176 203d2074 73696874 7461642e     var t = this.dat
   21814:	5d655b61 3b5d315b 20200a0d 20202020     a[e][1];..      
   21824:	20202020 20202020 20742020 6874203e               t > th
   21834:	6d2e7369 61567861 2065756c 28202626     is.maxValue && (
   21844:	73696874 78616d2e 756c6156 203d2065     this.maxValue = 
   21854:	202c2974 203c2074 73696874 6e696d2e     t), t < this.min
   21864:	756c6156 26262065 68742820 6d2e7369     Value && (this.m
   21874:	61566e69 2065756c 2974203d 7d207d20     inValue = t) } }
   21884:	736c6520 68742065 6d2e7369 61567861      else this.maxVa
   21894:	2065756c 754e203d 7265626d 4e614e2e     lue = Number.NaN
   218a4:	6874202c 6d2e7369 61566e69 2065756c     , this.minValue 
   218b4:	754e203d 7265626d 4e614e2e 202c7d20     = Number.NaN }, 
   218c4:	72702e69 746f746f 2e657079 65707061     i.prototype.appe
   218d4:	3d20646e 6e756620 6f697463 2c65286e     nd = function(e,
   218e4:	202c7420 7b202969 726f6620 61762820      t, i) { for (va
   218f4:	20612072 6874203d 642e7369 2e617461     r a = this.data.
   21904:	676e656c 2d206874 203b3120 3d3e2061     length - 1; a >=
   21914:	26203020 68742026 642e7369 5b617461      0 && this.data[
   21924:	305b5d61 203e205d 20293b65 3d2d2061     a][0] > e;) a -=
   21934:	203b3120 2031202d 203d3d3d 203f2061      1; - 1 === a ? 
   21944:	73696874 7461642e 70732e61 6563696c     this.data.splice
   21954:	202c3028 5b202c30 74202c65 3a20295d     (0, 0, [e, t]) :
   21964:	69687420 61642e73 6c2e6174 74676e65      this.data.lengt
   21974:	203e2068 26262030 69687420 61642e73     h > 0 && this.da
   21984:	615b6174 5d305b5d 3d3d3d20 3f206520     ta[a][0] === e ?
   21994:	3f206920 68742820 642e7369 5b617461      i ? (this.data[
   219a4:	315b5d61 3d2b205d 202c7420 203d2074     a][1] += t, t = 
   219b4:	73696874 7461642e 5d615b61 295d315b     this.data[a][1])
   219c4:	74203a20 2e736968 61746164 5b5d615b      : this.data[a][
   219d4:	3d205d31 3a207420 3c206120 69687420     1] = t : a < thi
   219e4:	61642e73 6c2e6174 74676e65 202d2068     s.data.length - 
   219f4:	203f2031 73696874 7461642e 70732e61     1 ? this.data.sp
   21a04:	6563696c 2b206128 202c3120 5b202c30     lice(a + 1, 0, [
   21a14:	74202c65 3a20295d 69687420 61642e73     e, t]) : this.da
   21a24:	702e6174 28687375 202c655b 2c295d74     ta.push([e, t]),
   21a34:	69687420 616d2e73 6c615678 3d206575      this.maxValue =
   21a44:	4e736920 74284e61 2e736968 5678616d      isNaN(this.maxV
   21a54:	65756c61 203f2029 203a2074 6874614d     alue) ? t : Math
   21a64:	78616d2e 69687428 616d2e73 6c615678     .max(this.maxVal
   21a74:	202c6575 202c2974 73696874 6e696d2e     ue, t), this.min
   21a84:	756c6156 203d2065 614e7369 6874284e     Value = isNaN(th
   21a94:	6d2e7369 61566e69 2965756c 74203f20     is.minValue) ? t
   21aa4:	4d203a20 2e687461 286e696d 73696874      : Math.min(this
   21ab4:	6e696d2e 756c6156 74202c65 2c7d2029     .minValue, t) },
   21ac4:	702e6920 6f746f72 65707974 6f72642e      i.prototype.dro
   21ad4:	646c4f70 61746144 66203d20 74636e75     pOldData = funct
   21ae4:	286e6f69 74202c65 207b2029 20726f66     ion(e, t) { for 
   21af4:	72617628 3d206920 203b3020 73696874     (var i = 0; this
   21b04:	7461642e 656c2e61 6874676e 69202d20     .data.length - i
   21b14:	203d3e20 26262074 69687420 61642e73      >= t && this.da
   21b24:	695b6174 31202b20 5d305b5d 65203c20     ta[i + 1][0] < e
   21b34:	6920293b 203d2b20 0a0d3b31 20202020     ;) i += 1;..    
   21b44:	20202020 3d212030 2069203d 74202626         0 !== i && t
   21b54:	2e736968 61746164 6c70732e 28656369     his.data.splice(
   21b64:	69202c30 2c7d2029 642e6120 75616665     0, i) }, a.defau
   21b74:	6843746c 4f747261 6f697470 3d20736e     ltChartOptions =
   21b84:	6d207b20 696c6c69 72655073 65786950      { millisPerPixe
   21b94:	32203a6c 65202c30 6c62616e 69704465     l: 20, enableDpi
   21ba4:	6c616353 3a676e69 2c302120 694d7920     Scaling: !0, yMi
   21bb4:	726f466e 7474616d 203a7265 636e7566     nFormatter: func
   21bc4:	6e6f6974 202c6528 7b202974 74657220     tion(e, t) { ret
   21bd4:	206e7275 73726170 6f6c4665 65287461     urn parseFloat(e
   21be4:	6f742e29 65786946 29742864 202c7d20     ).toFixed(t) }, 
   21bf4:	78614d79 6d726f46 65747461 66203a72     yMaxFormatter: f
   21c04:	74636e75 286e6f69 74202c65 207b2029     unction(e, t) { 
   21c14:	75746572 70206e72 65737261 616f6c46     return parseFloa
   21c24:	29652874 466f742e 64657869 20297428     t(e).toFixed(t) 
   21c34:	6d202c7d 61567861 5365756c 656c6163     }, maxValueScale
   21c44:	2c31203a 6e696d20 756c6156 61635365     : 1, minValueSca
   21c54:	203a656c 69202c31 7265746e 616c6f70     le: 1, interpola
   21c64:	6e6f6974 6222203a 65697a65 202c2272     tion: "bezier", 
   21c74:	6c616373 6f6d5365 6968746f 203a676e     scaleSmoothing: 
   21c84:	3532312e 616d202c 74614478 74655361     .125, maxDataSet
   21c94:	676e654c 203a6874 73202c32 6c6f7263     Length: 2, scrol
   21ca4:	6361426c 7261776b 203a7364 202c3121     lBackwards: !1, 
   21cb4:	64697267 207b203a 6c6c6966 6c797453     grid: { fillStyl
   21cc4:	22203a65 30303023 22303030 7473202c     e: "#000000", st
   21cd4:	656b6f72 6c797453 22203a65 37373723     rokeStyle: "#777
   21ce4:	22373737 696c202c 6957656e 3a687464     777", lineWidth:
   21cf4:	202c3120 72616873 6e694c70 203a7365      1, sharpLines: 
   21d04:	202c3121 6c6c696d 65507369 6e694c72     !1, millisPerLin
   21d14:	31203a65 202c3365 74726576 6c616369     e: 1e3, vertical
   21d24:	74636553 736e6f69 2c32203a 726f6220     Sections: 2, bor
   21d34:	56726564 62697369 203a656c 7d203021     derVisible: !0 }
   21d44:	616c202c 736c6562 207b203a 6c6c6966     , labels: { fill
   21d54:	6c797453 22203a65 66666623 22666666     Style: "#ffffff"
   21d64:	6964202c 6c626173 203a6465 202c3121     , disabled: !1, 
   21d74:	746e6f66 657a6953 3031203a 6f66202c     fontSize: 10, fo
   21d84:	6146746e 796c696d 6d22203a 736f6e6f     ntFamily: "monos
   21d94:	65636170 70202c22 69636572 6e6f6973     pace", precision
   21da4:	2032203a 68202c7d 7a69726f 61746e6f     : 2 }, horizonta
   21db4:	6e694c6c 203a7365 7d205d5b 2e61202c     lLines: [] }, a.
   21dc4:	6d696e41 43657461 61706d6f 69626974     AnimateCompatibi
   21dd4:	7974696c 7b203d20 71657220 74736575     lity = { request
   21de4:	6d696e41 6f697461 6172466e 203a656d     AnimationFrame: 
   21df4:	636e7566 6e6f6974 202c6528 7b202974     function(e, t) {
   21e04:	74657220 206e7275 6e697728 2e776f64      return (window.
   21e14:	75716572 41747365 616d696e 6e6f6974     requestAnimation
   21e24:	6d617246 7c7c2065 6e697720 2e776f64     Frame || window.
   21e34:	6b626577 65527469 73657571 696e4174     webkitRequestAni
   21e44:	6974616d 72466e6f 20656d61 77207c7c     mationFrame || w
   21e54:	6f646e69 6f6d2e77 7165527a 74736575     indow.mozRequest
   21e64:	6d696e41 6f697461 6172466e 7c20656d     AnimationFrame |
   21e74:	6977207c 776f646e 65526f2e 73657571     | window.oReques
   21e84:	696e4174 6974616d 72466e6f 20656d61     tAnimationFrame 
   21e94:	77207c7c 6f646e69 736d2e77 75716552     || window.msRequ
   21ea4:	41747365 616d696e 6e6f6974 6d617246     estAnimationFram
   21eb4:	7c7c2065 6e756620 6f697463 2965286e     e || function(e)
   21ec4:	72207b20 72757465 6977206e 776f646e      { return window
   21ed4:	7465732e 656d6954 2874756f 636e7566     .setTimeout(func
   21ee4:	6e6f6974 7b202928 28286520 2077656e     tion() { e((new 
   21ef4:	65746144 65672e29 6d695474 29292865     Date).getTime())
   21f04:	202c7d20 20293631 632e297d 286c6c61      }, 16) }).call(
   21f14:	646e6977 202c776f 74202c65 2c7d2029     window, e, t) },
   21f24:	6e616320 416c6563 616d696e 6e6f6974      cancelAnimation
   21f34:	6d617246 66203a65 74636e75 286e6f69     Frame: function(
   21f44:	7b202965 74657220 206e7275 6e697728     e) { return (win
   21f54:	2e776f64 636e6163 6e416c65 74616d69     dow.cancelAnimat
   21f64:	466e6f69 656d6172 207c7c20 636e7566     ionFrame || func
   21f74:	6e6f6974 20296528 6c63207b 54726165     tion(e) { clearT
   21f84:	6f656d69 65287475 297d2029 6c61632e     imeout(e) }).cal
   21f94:	6977286c 776f646e 2965202c 7d207d20     l(window, e) } }
   21fa4:	2e61202c 61666564 53746c75 65697265     , a.defaultSerie
   21fb4:	65725073 746e6573 6f697461 74704f6e     sPresentationOpt
   21fc4:	736e6f69 7b203d20 6e696c20 64695765     ions = { lineWid
   21fd4:	203a6874 73202c31 6b6f7274 79745365     th: 1, strokeSty
   21fe4:	203a656c 66662322 66666666 2c7d2022     le: "#ffffff" },
   21ff4:	702e6120 6f746f72 65707974 6464612e      a.prototype.add
   22004:	656d6954 69726553 3d207365 6e756620     TimeSeries = fun
   22014:	6f697463 2c65286e 20296920 6874207b     ction(e, i) { th
   22024:	732e7369 65697265 74655373 7375702e     is.seriesSet.pus
   22034:	207b2868 656d6974 69726553 203a7365     h({ timeSeries: 
   22044:	6f202c65 6f697470 203a736e 78652e74     e, options: t.ex
   22054:	646e6574 2c7d7b28 642e6120 75616665     tend({}, a.defau
   22064:	6553746c 73656972 73657250 61746e65     ltSeriesPresenta
   22074:	6e6f6974 6974704f 2c736e6f 20296920     tionOptions, i) 
   22084:	202c297d 706f2e65 6e6f6974 65722e73     }), e.options.re
   22094:	42746573 646e756f 26262073 6f2e6520     setBounds && e.o
   220a4:	6f697470 722e736e 74657365 6e756f42     ptions.resetBoun
   220b4:	6e497364 76726574 3e206c61 26203020     dsInterval > 0 &
   220c4:	65282026 7365722e 6f427465 73646e75     & (e.resetBounds
   220d4:	656d6954 20644972 6573203d 746e4974     TimerId = setInt
   220e4:	61767265 7566286c 6974636e 29286e6f     erval(function()
   220f4:	65207b20 7365722e 6f427465 73646e75      { e.resetBounds
   22104:	7d202928 2e65202c 6974706f 2e736e6f     () }, e.options.
   22114:	65736572 756f4274 4973646e 7265746e     resetBoundsInter
   22124:	296c6176 2c7d2029 702e6120 6f746f72     val)) }, a.proto
   22134:	65707974 6d65722e 5465766f 53656d69     type.removeTimeS
   22144:	65697265 203d2073 636e7566 6e6f6974     eries = function
   22154:	20296528 6f66207b 76282072 74207261     (e) { for (var t
   22164:	74203d20 2e736968 69726573 65537365      = this.seriesSe
   22174:	656c2e74 6874676e 2069202c 3b30203d     t.length, i = 0;
   22184:	3c206920 203b7420 3d2b2069 0d293120      i < t; i += 1).
   22194:	2020200a 20202020 20202020 20666920     .            if 
   221a4:	69687428 65732e73 73656972 5b746553     (this.seriesSet[
   221b4:	742e5d69 53656d69 65697265 3d3d2073     i].timeSeries ==
   221c4:	2965203d 74207b20 2e736968 69726573     = e) { this.seri
   221d4:	65537365 70732e74 6563696c 202c6928     esSet.splice(i, 
   221e4:	203b2931 61657262 0d7d206b 2020200a     1); break }..   
   221f4:	20202020 722e6520 74657365 6e756f42          e.resetBoun
   22204:	69547364 4972656d 26262064 656c6320     dsTimerId && cle
   22214:	6e497261 76726574 65286c61 7365722e     arInterval(e.res
   22224:	6f427465 73646e75 656d6954 29644972     etBoundsTimerId)
   22234:	202c7d20 72702e61 746f746f 2e657079      }, a.prototype.
   22244:	54746567 53656d69 65697265 74704f73     getTimeSeriesOpt
   22254:	736e6f69 66203d20 74636e75 286e6f69     ions = function(
   22264:	7b202965 726f6620 61762820 20742072     e) { for (var t 
   22274:	6874203d 732e7369 65697265 74655373     = this.seriesSet
   22284:	6e656c2e 2c687467 3d206920 203b3020     .length, i = 0; 
   22294:	203c2069 69203b74 203d2b20 0a0d2931     i < t; i += 1)..
   222a4:	20202020 20202020 20202020 28206669                 if (
   222b4:	73696874 7265732e 53736569 695b7465     this.seriesSet[i
   222c4:	69742e5d 6553656d 73656972 3d3d3d20     ].timeSeries ===
   222d4:	20296520 75746572 74206e72 2e736968      e) return this.
   222e4:	69726573 65537365 5d695b74 74706f2e     seriesSet[i].opt
   222f4:	736e6f69 202c7d20 72702e61 746f746f     ions }, a.protot
   22304:	2e657079 6e697262 466f5467 746e6f72     ype.bringToFront
   22314:	66203d20 74636e75 286e6f69 7b202965      = function(e) {
   22324:	726f6620 61762820 20742072 6874203d      for (var t = th
   22334:	732e7369 65697265 74655373 6e656c2e     is.seriesSet.len
   22344:	2c687467 3d206920 203b3020 203c2069     gth, i = 0; i < 
   22354:	69203b74 203d2b20 0a0d2931 20202020     t; i += 1)..    
   22364:	20202020 20202020 28206669 73696874             if (this
   22374:	7265732e 53736569 695b7465 69742e5d     .seriesSet[i].ti
   22384:	6553656d 73656972 3d3d3d20 20296520     meSeries === e) 
   22394:	6176207b 20612072 6874203d 732e7369     { var a = this.s
   223a4:	65697265 74655373 6c70732e 28656369     eriesSet.splice(
   223b4:	31202c69 0a0d3b29 20202020 20202020     i, 1);..        
   223c4:	20202020 20202020 73696874 7265732e             this.ser
   223d4:	53736569 702e7465 28687375 5d305b61     iesSet.push(a[0]
   223e4:	62203b29 6b616572 7d207d20 2e61202c     ); break } }, a.
   223f4:	746f7270 7079746f 74732e65 6d616572     prototype.stream
   22404:	3d206f54 6e756620 6f697463 2c65286e     To = function(e,
   22414:	20297420 6874207b 632e7369 61766e61      t) { this.canva
   22424:	203d2073 74202c65 2e736968 616c6564     s = e, this.dela
   22434:	203d2079 74202c74 2e736968 72617473     y = t, this.star
   22444:	20292874 61202c7d 6f72702e 79746f74     t() }, a.prototy
   22454:	722e6570 7a697365 203d2065 636e7566     pe.resize = func
   22464:	6e6f6974 7b202928 20666920 69687428     tion() { if (thi
   22474:	706f2e73 6e6f6974 6e652e73 656c6261     s.options.enable
   22484:	53697044 696c6163 2620676e 69772026     DpiScaling && wi
   22494:	776f646e 20262620 3d212031 6977203d     ndow && 1 !== wi
   224a4:	776f646e 7665642e 50656369 6c657869     ndow.devicePixel
   224b4:	69746152 7b20296f 72617620 3d206520     Ratio) { var e =
   224c4:	6e697720 2e776f64 69766564 69506563      window.devicePi
   224d4:	526c6578 6f697461 200a0d2c 20202020     xelRatio,..     
   224e4:	20202020 20202020 74202020 70203d20                t = p
   224f4:	65737261 28746e49 73696874 6e61632e     arseInt(this.can
   22504:	2e736176 41746567 69727474 65747562     vas.getAttribute
   22514:	69772228 22687464 0d2c2929 2020200a     ("width")),..   
   22524:	20202020 20202020 20202020 3d206920                  i =
   22534:	72617020 6e496573 68742874 632e7369      parseInt(this.c
   22544:	61766e61 65672e73 74744174 75626972     anvas.getAttribu
   22554:	22286574 67696568 29227468 0a0d3b29     te("height"));..
   22564:	20202020 20202020 20202020 73696874                 this
   22574:	69726f2e 616e6967 6469576c 26206874     .originalWidth &
   22584:	614d2026 662e6874 726f6f6c 69687428     & Math.floor(thi
   22594:	726f2e73 6e696769 69576c61 20687464     s.originalWidth 
   225a4:	2965202a 3d3d3d20 7c207420 7428207c     * e) === t || (t
   225b4:	2e736968 6769726f 6c616e69 74646957     his.originalWidt
   225c4:	203d2068 74202c74 2e736968 766e6163     h = t, this.canv
   225d4:	732e7361 74417465 62697274 28657475     as.setAttribute(
   225e4:	64697722 2c226874 74614d20 6c662e68     "width", Math.fl
   225f4:	28726f6f 202a2074 742e2965 7274536f     oor(t * e).toStr
   22604:	28676e69 202c2929 73696874 6e61632e     ing()), this.can
   22614:	2e736176 6c797473 69772e65 20687464     vas.style.width 
   22624:	2074203d 7022202b 202c2278 73696874     = t + "px", this
   22634:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   22644:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   22654:	2965202c 74202c29 2e736968 6769726f     , e)), this.orig
   22664:	6c616e69 67696548 26207468 614d2026     inalHeight && Ma
   22674:	662e6874 726f6f6c 69687428 726f2e73     th.floor(this.or
   22684:	6e696769 65486c61 74686769 65202a20     iginalHeight * e
   22694:	3d3d2029 2069203d 28207c7c 73696874     ) === i || (this
   226a4:	69726f2e 616e6967 6965486c 20746867     .originalHeight 
   226b4:	2c69203d 69687420 61632e73 7361766e     = i, this.canvas
   226c4:	7465732e 72747441 74756269 68222865     .setAttribute("h
   226d4:	68676965 202c2274 6874614d 6f6c662e     eight", Math.flo
   226e4:	6928726f 65202a20 6f742e29 69727453     or(i * e).toStri
   226f4:	2928676e 74202c29 2e736968 766e6163     ng()), this.canv
   22704:	732e7361 656c7974 6965682e 20746867     as.style.height 
   22714:	2069203d 7022202b 202c2278 73696874     = i + "px", this
   22724:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   22734:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   22744:	2965202c 207d2029 61202c7d 6f72702e     , e)) } }, a.pro
   22754:	79746f74 732e6570 74726174 66203d20     totype.start = f
   22764:	74636e75 286e6f69 207b2029 28206669     unction() { if (
   22774:	69687421 72662e73 29656d61 76207b20     !this.frame) { v
   22784:	65207261 66203d20 74636e75 286e6f69     ar e = function(
   22794:	207b2029 73696874 6172662e 3d20656d     ) { this.frame =
   227a4:	412e6120 616d696e 6f436574 7461706d      a.AnimateCompat
   227b4:	6c696269 2e797469 75716572 41747365     ibility.requestA
   227c4:	616d696e 6e6f6974 6d617246 75662865     nimationFrame(fu
   227d4:	6974636e 29286e6f 74207b20 2e736968     nction() { this.
   227e4:	646e6572 29287265 2865202c 2e7d2029     render(), e() }.
   227f4:	646e6962 69687428 20292973 69622e7d     bind(this)) }.bi
   22804:	7428646e 29736968 200a0d3b 20202020     nd(this);..     
   22814:	20202020 65202020 7d202928 202c7d20            e() } }, 
   22824:	72702e61 746f746f 2e657079 706f7473     a.prototype.stop
   22834:	66203d20 74636e75 286e6f69 207b2029      = function() { 
   22844:	73696874 6172662e 2620656d 61282026     this.frame && (a
   22854:	696e412e 6574616d 706d6f43 62697461     .AnimateCompatib
   22864:	74696c69 61632e79 6c65636e 6d696e41     ility.cancelAnim
   22874:	6f697461 6172466e 7428656d 2e736968     ationFrame(this.
   22884:	6d617266 202c2965 656c6564 74206574     frame), delete t
   22894:	2e736968 6d617266 7d202965 2e61202c     his.frame) }, a.
   228a4:	746f7270 7079746f 70752e65 65746164     prototype.update
   228b4:	756c6156 6e615265 3d206567 6e756620     ValueRange = fun
   228c4:	6f697463 2029286e 6f66207b 76282072     ction() { for (v
   228d4:	65207261 74203d20 2e736968 6974706f     ar e = this.opti
   228e4:	2c736e6f 3d207420 6d754e20 2e726562     ons, t = Number.
   228f4:	2c4e614e 3d206920 6d754e20 2e726562     NaN, i = Number.
   22904:	2c4e614e 3d206120 203b3020 203c2061     NaN, a = 0; a < 
   22914:	73696874 7265732e 53736569 6c2e7465     this.seriesSet.l
   22924:	74676e65 61203b68 203d2b20 7b202931     ength; a += 1) {
   22934:	72617620 3d207320 69687420 65732e73      var s = this.se
   22944:	73656972 5b746553 742e5d61 53656d69     riesSet[a].timeS
   22954:	65697265 0a0d3b73 20202020 20202020     eries;..        
   22964:	20202020 614e7369 2e73284e 5678616d         isNaN(s.maxV
   22974:	65756c61 7c7c2029 20742820 7369203d     alue) || (t = is
   22984:	284e614e 3f202974 6d2e7320 61567861     NaN(t) ? s.maxVa
   22994:	2065756c 614d203a 6d2e6874 74287861     lue : Math.max(t
   229a4:	2e73202c 5678616d 65756c61 202c2929     , s.maxValue)), 
   229b4:	614e7369 2e73284e 566e696d 65756c61     isNaN(s.minValue
   229c4:	7c7c2029 20692820 7369203d 284e614e     ) || (i = isNaN(
   229d4:	3f202969 6d2e7320 61566e69 2065756c     i) ? s.minValue 
   229e4:	614d203a 6d2e6874 69286e69 2e73202c     : Math.min(i, s.
   229f4:	566e696d 65756c61 7d202929 20666920     minValue)) } if 
   22a04:	6c756e28 3d21206c 6d2e6520 61567861     (null != e.maxVa
   22a14:	2065756c 2074203f 2e65203d 5678616d     lue ? t = e.maxV
   22a24:	65756c61 74203a20 203d2a20 616d2e65     alue : t *= e.ma
   22a34:	6c615678 63536575 2c656c61 6c756e20     xValueScale, nul
   22a44:	3d21206c 6d2e6520 61566e69 2065756c     l != e.minValue 
   22a54:	2069203f 2e65203d 566e696d 65756c61     ? i = e.minValue
   22a64:	69203a20 203d2d20 6874614d 7362612e      : i -= Math.abs
   22a74:	2a206928 6d2e6520 61566e69 5365756c     (i * e.minValueS
   22a84:	656c6163 69202d20 74202c29 2e736968     cale - i), this.
   22a94:	6974706f 2e736e6f 6e615279 75466567     options.yRangeFu
   22aa4:	6974636e 20296e6f 6176207b 206e2072     nction) { var n 
   22ab4:	6874203d 6f2e7369 6f697470 792e736e     = this.options.y
   22ac4:	676e6152 6e754665 6f697463 207b286e     RangeFunction({ 
   22ad4:	3a6e696d 202c6920 3a78616d 7d207420     min: i, max: t }
   22ae4:	0a0d3b29 20202020 20202020 20202020     );..            
   22af4:	203d2069 696d2e6e 74202c6e 6e203d20     i = n.min, t = n
   22b04:	78616d2e 69207d20 21282066 614e7369     .max } if (!isNa
   22b14:	2974284e 20262620 4e736921 69284e61     N(t) && !isNaN(i
   22b24:	7b202929 72617620 3d207220 2d207420     )) { var r = t -
   22b34:	2d206920 69687420 75632e73 6e657272      i - this.curren
   22b44:	6c615674 61526575 2c65676e 20200a0d     tValueRange,..  
   22b54:	20202020 20202020 20202020 206c2020                   l 
   22b64:	2069203d 6874202d 632e7369 65727275     = i - this.curre
   22b74:	6956746e 6e694d73 756c6156 0a0d3b65     ntVisMinValue;..
   22b84:	20202020 20202020 20202020 73696874                 this
   22b94:	4173692e 616d696e 676e6974 6c616353     .isAnimatingScal
   22ba4:	203d2065 6874614d 7362612e 20297228     e = Math.abs(r) 
   22bb4:	312e203e 207c7c20 6874614d 7362612e     > .1 || Math.abs
   22bc4:	20296c28 312e203e 6874202c 632e7369     (l) > .1, this.c
   22bd4:	65727275 6156746e 5265756c 65676e61     urrentValueRange
   22be4:	203d2b20 63732e65 53656c61 746f6f6d      += e.scaleSmoot
   22bf4:	676e6968 72202a20 6874202c 632e7369     hing * r, this.c
   22c04:	65727275 6956746e 6e694d73 756c6156     urrentVisMinValu
   22c14:	3d2b2065 732e6520 656c6163 6f6f6d53     e += e.scaleSmoo
   22c24:	6e696874 202a2067 0d7d206c 2020200a     thing * l }..   
   22c34:	20202020 69687420 61762e73 5265756c          this.valueR
   22c44:	65676e61 7b203d20 6e696d20 2c69203a     ange = { min: i,
   22c54:	78616d20 2074203a 2c7d207d 702e6120      max: t } }, a.p
   22c64:	6f746f72 65707974 6e65722e 20726564     rototype.render 
   22c74:	7566203d 6974636e 65286e6f 2974202c     = function(e, t)
   22c84:	76207b20 69207261 28203d20 2077656e      { var i = (new 
   22c94:	65746144 65672e29 6d695474 3b292865     Date).getTime();
   22ca4:	20666920 68742128 692e7369 696e4173      if (!this.isAni
   22cb4:	6974616d 6353676e 29656c61 76207b20     matingScale) { v
   22cc4:	61207261 4d203d20 2e687461 286e696d     ar a = Math.min(
   22cd4:	20336531 2c36202f 69687420 706f2e73     1e3 / 6, this.op
   22ce4:	6e6f6974 696d2e73 73696c6c 50726550     tions.millisPerP
   22cf4:	6c657869 69203b29 69282066 74202d20     ixel); if (i - t
   22d04:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   22d14:	694d656d 73696c6c 61203c20 65722029     meMillis < a) re
   22d24:	6e727574 0a0d7d20 20202020 20202020     turn }..        
   22d34:	73696874 7365722e 28657a69 74202c29     this.resize(), t
   22d44:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   22d54:	694d656d 73696c6c 69203d20 2065202c     meMillis = i, e 
   22d64:	2065203d 74207c7c 2e736968 766e6163     = e || this.canv
   22d74:	202c7361 203d2074 7c7c2074 2d206920     as, t = t || i -
   22d84:	68742820 642e7369 79616c65 207c7c20      (this.delay || 
   22d94:	202c2930 3d2d2074 25207420 69687420     0), t -= t % thi
   22da4:	706f2e73 6e6f6974 696d2e73 73696c6c     s.options.millis
   22db4:	50726550 6c657869 6176203b 20732072     PerPixel; var s 
   22dc4:	2e65203d 43746567 65746e6f 22287478     = e.getContext("
   22dd4:	29226432 200a0d2c 20202020 20202020     2d"),..         
   22de4:	6e202020 74203d20 2e736968 6974706f        n = this.opti
   22df4:	2c736e6f 20200a0d 20202020 20202020     ons,..          
   22e04:	20722020 207b203d 3a706f74 202c3020       r = { top: 0, 
   22e14:	7466656c 2c30203a 64697720 203a6874     left: 0, width: 
   22e24:	6c632e65 746e6569 74646957 68202c68     e.clientWidth, h
   22e34:	68676965 65203a74 696c632e 48746e65     eight: e.clientH
   22e44:	68676965 2c7d2074 20200a0d 20202020     eight },..      
   22e54:	20202020 206c2020 2074203d 2e72202d           l = t - r.
   22e64:	74646977 202a2068 696d2e6e 73696c6c     width * n.millis
   22e74:	50726550 6c657869 200a0d2c 20202020     PerPixel,..     
   22e84:	20202020 6f202020 66203d20 74636e75            o = funct
   22e94:	286e6f69 7b202965 72617620 3d207420     ion(e) { var t =
   22ea4:	2d206520 69687420 75632e73 6e657272      e - this.curren
   22eb4:	73695674 566e694d 65756c61 6572203b     tVisMinValue; re
   22ec4:	6e727574 3d203020 74203d3d 2e736968     turn 0 === this.
   22ed4:	72727563 56746e65 65756c61 676e6152     currentValueRang
   22ee4:	203f2065 65682e72 74686769 72203a20     e ? r.height : r
   22ef4:	6965682e 20746867 614d202d 722e6874     .height - Math.r
   22f04:	646e756f 2f207428 69687420 75632e73     ound(t / this.cu
   22f14:	6e657272 6c615674 61526575 2065676e     rrentValueRange 
   22f24:	2e72202a 67696568 20297468 69622e7d     * r.height) }.bi
   22f34:	7428646e 29736968 200a0d2c 20202020     nd(this),..     
   22f44:	20202020 68202020 66203d20 74636e75            h = funct
   22f54:	286e6f69 7b202965 74657220 206e7275     ion(e) { return 
   22f64:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   22f74:	203f2073 6874614d 756f722e 2828646e     s ? Math.round((
   22f84:	202d2074 2f202965 6d2e6e20 696c6c69     t - e) / n.milli
   22f94:	72655073 65786950 3a20296c 74614d20     sPerPixel) : Mat
   22fa4:	6f722e68 28646e75 69772e72 20687464     h.round(r.width 
   22fb4:	7428202d 65202d20 202f2029 696d2e6e     - (t - e) / n.mi
   22fc4:	73696c6c 50726550 6c657869 3b7d2029     llisPerPixel) };
   22fd4:	20666920 69687428 70752e73 65746164      if (this.update
   22fe4:	756c6156 6e615265 29286567 2e73202c     ValueRange(), s.
   22ff4:	746e6f66 6e203d20 62616c2e 2e736c65     font = n.labels.
   23004:	746e6f66 657a6953 22202b20 22207870     fontSize + "px "
   23014:	6e202b20 62616c2e 2e736c65 746e6f66      + n.labels.font
   23024:	696d6146 202c796c 61732e73 29286576     Family, s.save()
   23034:	2e73202c 6e617274 74616c73 2e722865     , s.translate(r.
   23044:	7466656c 2e72202c 29706f74 2e73202c     left, r.top), s.
   23054:	69676562 7461506e 2c292868 722e7320     beginPath(), s.r
   23064:	28746365 30202c30 2e72202c 74646977     ect(0, 0, r.widt
   23074:	72202c68 6965682e 29746867 2e73202c     h, r.height), s.
   23084:	70696c63 202c2928 61732e73 29286576     clip(), s.save()
   23094:	2e73202c 6c6c6966 6c797453 203d2065     , s.fillStyle = 
   230a4:	72672e6e 662e6469 536c6c69 656c7974     n.grid.fillStyle
   230b4:	2e73202c 61656c63 63655272 2c302874     , s.clearRect(0,
   230c4:	202c3020 69772e72 2c687464 682e7220      0, r.width, r.h
   230d4:	68676965 202c2974 69662e73 65526c6c     eight), s.fillRe
   230e4:	30287463 2c30202c 772e7220 68746469     ct(0, 0, r.width
   230f4:	2e72202c 67696568 2c297468 722e7320     , r.height), s.r
   23104:	6f747365 29286572 2e73202c 65766173     estore(), s.save
   23114:	202c2928 696c2e73 6957656e 20687464     (), s.lineWidth 
   23124:	2e6e203d 64697267 6e696c2e 64695765     = n.grid.lineWid
   23134:	202c6874 74732e73 656b6f72 6c797453     th, s.strokeStyl
   23144:	203d2065 72672e6e 732e6469 6b6f7274     e = n.grid.strok
   23154:	79745365 202c656c 72672e6e 6d2e6469     eStyle, n.grid.m
   23164:	696c6c69 72655073 656e694c 30203e20     illisPerLine > 0
   23174:	207b2029 65622e73 506e6967 28687461     ) { s.beginPath(
   23184:	66203b29 2820726f 20726176 203d2064     ); for (var d = 
   23194:	202d2074 20252074 72672e6e 6d2e6469     t - t % n.grid.m
   231a4:	696c6c69 72655073 656e694c 2064203b     illisPerLine; d 
   231b4:	6c203d3e 2064203b 6e203d2d 6972672e     >= l; d -= n.gri
   231c4:	696d2e64 73696c6c 4c726550 29656e69     d.millisPerLine)
   231d4:	76207b20 75207261 68203d20 3b296428      { var u = h(d);
   231e4:	20200a0d 20202020 20202020 20202020     ..              
   231f4:	2e6e2020 64697267 6168732e 694c7072       n.grid.sharpLi
   23204:	2073656e 28202626 3d2d2075 29352e20     nes && (u -= .5)
   23214:	2e73202c 65766f6d 75286f54 2930202c     , s.moveTo(u, 0)
   23224:	2e73202c 656e696c 75286f54 2e72202c     , s.lineTo(u, r.
   23234:	67696568 20297468 200a0d7d 20202020     height) }..     
   23244:	20202020 73202020 7274732e 28656b6f            s.stroke(
   23254:	73202c29 6f6c632e 61506573 29286874     ), s.closePath()
   23264:	66207d20 2820726f 20726176 203d206d      } for (var m = 
   23274:	6d203b31 6e203c20 6972672e 65762e64     1; m < n.grid.ve
   23284:	63697472 65536c61 6f697463 203b736e     rticalSections; 
   23294:	3d2b206d 20293120 6176207b 20632072     m += 1) { var c 
   232a4:	614d203d 722e6874 646e756f 2a206d28     = Math.round(m *
   232b4:	682e7220 68676965 202f2074 72672e6e      r.height / n.gr
   232c4:	762e6469 69747265 536c6163 69746365     id.verticalSecti
   232d4:	29736e6f 200a0d3b 20202020 20202020     ons);..         
   232e4:	6e202020 6972672e 68732e64 4c707261        n.grid.sharpL
   232f4:	73656e69 20262620 2d206328 352e203d     ines && (c -= .5
   23304:	73202c29 6765622e 61506e69 29286874     ), s.beginPath()
   23314:	2e73202c 65766f6d 30286f54 2963202c     , s.moveTo(0, c)
   23324:	2e73202c 656e696c 72286f54 6469772e     , s.lineTo(r.wid
   23334:	202c6874 202c2963 74732e73 656b6f72     th, c), s.stroke
   23344:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   23354:	207d2029 28206669 72672e6e 622e6469     ) } if (n.grid.b
   23364:	6564726f 73695672 656c6269 20262620     orderVisible && 
   23374:	622e7328 6e696765 68746150 202c2928     (s.beginPath(), 
   23384:	74732e73 656b6f72 74636552 202c3028     s.strokeRect(0, 
   23394:	72202c30 6469772e 202c6874 65682e72     0, r.width, r.he
   233a4:	74686769 73202c29 6f6c632e 61506573     ight), s.closePa
   233b4:	29286874 73202c29 7365722e 65726f74     th()), s.restore
   233c4:	202c2928 6f682e6e 6f7a6972 6c61746e     (), n.horizontal
   233d4:	656e694c 26262073 682e6e20 7a69726f     Lines && n.horiz
   233e4:	61746e6f 6e694c6c 6c2e7365 74676e65     ontalLines.lengt
   233f4:	0a0d2968 20202020 20202020 20202020     h)..            
   23404:	20726f66 72617628 3d206620 203b3020     for (var f = 0; 
   23414:	203c2066 6f682e6e 6f7a6972 6c61746e     f < n.horizontal
   23424:	656e694c 656c2e73 6874676e 2066203b     Lines.length; f 
   23434:	31203d2b 207b2029 20726176 203d2067     += 1) { var g = 
   23444:	6f682e6e 6f7a6972 6c61746e 656e694c     n.horizontalLine
   23454:	5d665b73 200a0d2c 20202020 20202020     s[f],..         
   23464:	20202020 20202020 70202020 4d203d20                p = M
   23474:	2e687461 6e756f72 286f2864 61762e67     ath.round(o(g.va
   23484:	2965756c 202d2029 0d3b352e 2020200a     lue)) - .5;..   
   23494:	20202020 20202020 20202020 732e7320                  s.s
   234a4:	6b6f7274 79745365 3d20656c 632e6720     trokeStyle = g.c
   234b4:	726f6c6f 207c7c20 66662322 66666666     olor || "#ffffff
   234c4:	73202c22 6e696c2e 64695765 3d206874     ", s.lineWidth =
   234d4:	6c2e6720 57656e69 68746469 207c7c20      g.lineWidth || 
   234e4:	73202c31 6765622e 61506e69 29286874     1, s.beginPath()
   234f4:	2e73202c 65766f6d 30286f54 2970202c     , s.moveTo(0, p)
   23504:	2e73202c 656e696c 72286f54 6469772e     , s.lineTo(r.wid
   23514:	202c6874 202c2970 74732e73 656b6f72     th, p), s.stroke
   23524:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   23534:	0d7d2029 2020200a 20202020 726f6620     ) }..        for
   23544:	61762820 20532072 3b30203d 3c205320      (var S = 0; S <
   23554:	69687420 65732e73 73656972 2e746553      this.seriesSet.
   23564:	676e656c 203b6874 3d2b2053 20293120     length; S += 1) 
   23574:	2e73207b 65766173 203b2928 20726176     { s.save(); var 
   23584:	203d2076 73696874 7265732e 53736569     v = this.seriesS
   23594:	535b7465 69742e5d 6553656d 73656972     et[S].timeSeries
   235a4:	200a0d2c 20202020 20202020 20202020     ,..             
   235b4:	77202020 76203d20 7461642e 0a0d2c61        w = v.data,..
   235c4:	20202020 20202020 20202020 20202020                     
   235d4:	203d2078 73696874 7265732e 53736569     x = this.seriesS
   235e4:	535b7465 706f2e5d 6e6f6974 0a0d3b73     et[S].options;..
   235f4:	20202020 20202020 20202020 72642e76                 v.dr
   23604:	6c4f706f 74614464 2c6c2861 6d2e6e20     opOldData(l, n.m
   23614:	61447861 65536174 6e654c74 29687467     axDataSetLength)
   23624:	2e73202c 656e696c 74646957 203d2068     , s.lineWidth = 
   23634:	696c2e78 6957656e 2c687464 732e7320     x.lineWidth, s.s
   23644:	6b6f7274 79745365 3d20656c 732e7820     trokeStyle = x.s
   23654:	6b6f7274 79745365 202c656c 65622e73     trokeStyle, s.be
   23664:	506e6967 28687461 66203b29 2820726f     ginPath(); for (
   23674:	20726176 203d2079 62202c30 30203d20     var y = 0, b = 0
   23684:	2056202c 2c30203d 3d205420 203b3020     , V = 0, T = 0; 
   23694:	203c2054 656c2e77 6874676e 20262620     T < w.length && 
   236a4:	3d212031 2e77203d 676e656c 203b6874     1 !== w.length; 
   236b4:	3d2b2054 20293120 6176207b 204e2072     T += 1) { var N 
   236c4:	2868203d 5d545b77 295d305b 200a0d2c     = h(w[T][0]),.. 
   236d4:	20202020 20202020 20202020 20202020                     
   236e4:	50202020 6f203d20 545b7728 5d315b5d        P = o(w[T][1]
   236f4:	69203b29 30282066 3d3d3d20 20295420     ); if (0 === T) 
   23704:	203d2079 73202c4e 766f6d2e 286f5465     y = N, s.moveTo(
   23714:	50202c4e 0a0d3b29 20202020 20202020     N, P);..        
   23724:	20202020 20202020 65736c65 69777320             else swi
   23734:	20686374 692e6e28 7265746e 616c6f70     tch (n.interpola
   23744:	6e6f6974 0d7b2029 2020200a 20202020     tion) {..       
   23754:	20202020 20202020 20202020 73616320                  cas
   23764:	6c222065 61656e69 0d3a2272 2020200a     e "linear":..   
   23774:	20202020 20202020 20202020 20202020                     
   23784:	73616320 6c222065 22656e69 200a0d3a      case "line":.. 
   23794:	20202020 20202020 20202020 20202020                     
   237a4:	20202020 73202020 6e696c2e 286f5465            s.lineTo(
   237b4:	50202c4e 62203b29 6b616572 200a0d3b     N, P); break;.. 
   237c4:	20202020 20202020 20202020 20202020                     
   237d4:	63202020 20657361 7a656222 22726569        case "bezier"
   237e4:	200a0d3a 20202020 20202020 20202020     :..             
   237f4:	20202020 64202020 75616665 0d3a746c            default:.
   23804:	2020200a 20202020 20202020 20202020     .               
   23814:	20202020 20202020 622e7320 65697a65              s.bezie
   23824:	72754372 6f546576 74614d28 6f722e68     rCurveTo(Math.ro
   23834:	28646e75 2b206228 20294e20 2932202f     und((b + N) / 2)
   23844:	2c56202c 74614d20 6f722e68 28646e75     , V, Math.round(
   23854:	202b2062 2f20294e 202c3220 4e202c50     b + N) / 2, P, N
   23864:	2950202c 7262203b 3b6b6165 20200a0d     , P); break;..  
   23874:	20202020 20202020 20202020 20202020                     
   23884:	61632020 22206573 70657473 0a0d3a22       case "step":..
   23894:	20202020 20202020 20202020 20202020                     
   238a4:	20202020 20202020 696c2e73 6f54656e             s.lineTo
   238b4:	202c4e28 202c2956 696c2e73 6f54656e     (N, V), s.lineTo
   238c4:	202c4e28 7d202950 20200a0d 20202020     (N, P) }..      
   238d4:	20202020 20202020 20622020 2c4e203d               b = N,
   238e4:	3d205620 7d205020 20200a0d 20202020      V = P }..      
   238f4:	20202020 2e772020 676e656c 3e206874           w.length >
   23904:	26203120 78282026 6c69662e 7974536c      1 && (x.fillSty
   23914:	2620656c 73282026 6e696c2e 286f5465     le && (s.lineTo(
   23924:	69772e72 20687464 2e78202b 656e696c     r.width + x.line
   23934:	74646957 202b2068 56202c31 73202c29     Width + 1, V), s
   23944:	6e696c2e 286f5465 69772e72 20687464     .lineTo(r.width 
   23954:	2e78202b 656e696c 74646957 202b2068     + x.lineWidth + 
   23964:	72202c31 6965682e 20746867 2e78202b     1, r.height + x.
   23974:	656e696c 74646957 202b2068 202c2931     lineWidth + 1), 
   23984:	696c2e73 6f54656e 202c7928 65682e72     s.lineTo(y, r.he
   23994:	74686769 78202b20 6e696c2e 64695765     ight + x.lineWid
   239a4:	2c296874 662e7320 536c6c69 656c7974     th), s.fillStyle
   239b4:	78203d20 6c69662e 7974536c 202c656c      = x.fillStyle, 
   239c4:	69662e73 29286c6c 78202c29 7274732e     s.fill()), x.str
   239d4:	53656b6f 656c7974 20262620 6e6f6e22     okeStyle && "non
   239e4:	21202265 78203d3d 7274732e 53656b6f     e" !== x.strokeS
   239f4:	656c7974 20262620 74732e73 656b6f72     tyle && s.stroke
   23a04:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   23a14:	202c2929 65722e73 726f7473 20292865     )), s.restore() 
   23a24:	6669207d 6e212820 62616c2e 2e736c65     } if (!n.labels.
   23a34:	61736964 64656c62 20262620 4e736921     disabled && !isN
   23a44:	74284e61 2e736968 756c6176 6e615265     aN(this.valueRan
   23a54:	6d2e6567 20296e69 21202626 614e7369     ge.min) && !isNa
   23a64:	6874284e 762e7369 65756c61 676e6152     N(this.valueRang
   23a74:	616d2e65 20292978 6176207b 204d2072     e.max)) { var M 
   23a84:	2e6e203d 78614d79 6d726f46 65747461     = n.yMaxFormatte
   23a94:	68742872 762e7369 65756c61 676e6152     r(this.valueRang
   23aa4:	616d2e65 6e202c78 62616c2e 2e736c65     e.max, n.labels.
   23ab4:	63657270 6f697369 0d2c296e 2020200a     precision),..   
   23ac4:	20202020 20202020 20202020 3d206b20                  k =
   23ad4:	792e6e20 466e694d 616d726f 72657474      n.yMinFormatter
   23ae4:	69687428 61762e73 5265756c 65676e61     (this.valueRange
   23af4:	6e696d2e 2e6e202c 6562616c 702e736c     .min, n.labels.p
   23b04:	69636572 6e6f6973 0a0d2c29 20202020     recision),..    
   23b14:	20202020 20202020 20202020 203d2046                 F = 
   23b24:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   23b34:	203f2073 203a2030 69772e72 20687464     s ? 0 : r.width 
   23b44:	2e73202d 7361656d 54657275 28747865     - s.measureText(
   23b54:	772e294d 68746469 32202d20 200a0d2c     M).width - 2,.. 
   23b64:	20202020 20202020 20202020 52202020                    R
   23b74:	6e203d20 7263732e 426c6c6f 776b6361      = n.scrollBackw
   23b84:	73647261 30203f20 72203a20 6469772e     ards ? 0 : r.wid
   23b94:	2d206874 6d2e7320 75736165 65546572     th - s.measureTe
   23ba4:	6b287478 69772e29 20687464 3b32202d     xt(k).width - 2;
   23bb4:	20200a0d 20202020 20202020 2e732020     ..            s.
   23bc4:	6c6c6966 6c797453 203d2065 616c2e6e     fillStyle = n.la
   23bd4:	736c6562 6c69662e 7974536c 202c656c     bels.fillStyle, 
   23be4:	69662e73 65546c6c 4d287478 2c46202c     s.fillText(M, F,
   23bf4:	6c2e6e20 6c656261 6f662e73 6953746e      n.labels.fontSi
   23c04:	2c29657a 662e7320 546c6c69 28747865     ze), s.fillText(
   23c14:	52202c6b 2e72202c 67696568 2d207468     k, R, r.height -
   23c24:	20293220 6669207d 2e6e2820 656d6974      2) } if (n.time
   23c34:	6d617473 726f4670 7474616d 26207265     stampFormatter &
   23c44:	2e6e2026 64697267 6c696d2e 5073696c     & n.grid.millisP
   23c54:	694c7265 3e20656e 20293020 6176207b     erLine > 0) { va
   23c64:	20412072 2e6e203d 6f726373 61426c6c     r A = n.scrollBa
   23c74:	61776b63 20736472 2e73203f 7361656d     ckwards ? s.meas
   23c84:	54657275 28747865 772e296b 68746469     ureText(k).width
   23c94:	72203a20 6469772e 2d206874 6d2e7320      : r.width - s.m
   23ca4:	75736165 65546572 6b287478 69772e29     easureText(k).wi
   23cb4:	20687464 3b34202b 726f6620 20642820     dth + 4; for (d 
   23cc4:	2074203d 2074202d 2e6e2025 64697267     = t - t % n.grid
   23cd4:	6c696d2e 5073696c 694c7265 203b656e     .millisPerLine; 
   23ce4:	3d3e2064 203b6c20 3d2d2064 672e6e20     d >= l; d -= n.g
   23cf4:	2e646972 6c6c696d 65507369 6e694c72     rid.millisPerLin
   23d04:	7b202965 3d207520 64286820 69203b29     e) { u = h(d); i
   23d14:	21282066 63732e6e 6c6c6f72 6b636142     f (!n.scrollBack
   23d24:	64726177 26262073 3c207520 7c204120     wards && u < A |
   23d34:	2e6e207c 6f726373 61426c6c 61776b63     | n.scrollBackwa
   23d44:	20736472 75202626 41203e20 207b2029     rds && u > A) { 
   23d54:	20726176 203d2042 2077656e 65746144     var B = new Date
   23d64:	2c296428 20200a0d 20202020 20202020     (d),..          
   23d74:	20202020 20202020 20202020 204c2020                   L 
   23d84:	2e6e203d 656d6974 6d617473 726f4670     = n.timestampFor
   23d94:	7474616d 42287265 0a0d2c29 20202020     matter(B),..    
   23da4:	20202020 20202020 20202020 20202020                     
   23db4:	20202020 203d2057 656d2e73 72757361         W = s.measur
   23dc4:	78655465 294c2874 6469772e 0d3b6874     eText(L).width;.
   23dd4:	2020200a 20202020 20202020 20202020     .               
   23de4:	20202020 3d204120 732e6e20 6c6f7263          A = n.scrol
   23df4:	6361426c 7261776b 3f207364 2b207520     lBackwards ? u +
   23e04:	2b205720 3a203220 2d207520 2d205720      W + 2 : u - W -
   23e14:	202c3220 69662e73 74536c6c 20656c79      2, s.fillStyle 
   23e24:	2e6e203d 6562616c 662e736c 536c6c69     = n.labels.fillS
   23e34:	656c7974 2e6e202c 6f726373 61426c6c     tyle, n.scrollBa
   23e44:	61776b63 20736472 2e73203f 6c6c6966     ckwards ? s.fill
   23e54:	74786554 202c4c28 72202c75 6965682e     Text(L, u, r.hei
   23e64:	20746867 2932202d 73203a20 6c69662e     ght - 2) : s.fil
   23e74:	7865546c 2c4c2874 2d207520 202c5720     lText(L, u - W, 
   23e84:	65682e72 74686769 32202d20 207d2029     r.height - 2) } 
   23e94:	0d7d207d 2020200a 20202020 722e7320     } }..        s.r
   23ea4:	6f747365 29286572 202c7d20 69742e61     estore() }, a.ti
   23eb4:	6f46656d 74616d72 20726574 7566203d     meFormatter = fu
   23ec4:	6974636e 65286e6f 0d7b2029 2020200a     nction(e) {..   
   23ed4:	20202020 6e756620 6f697463 2874206e          function t(
   23ee4:	7b202965 74657220 206e7275 3c206528     e) { return (e <
   23ef4:	20303120 3022203f 203a2022 20292222      10 ? "0" : "") 
   23f04:	2065202b 6572207d 6e727574 65287420     + e } return t(e
   23f14:	7465672e 72756f48 29292873 22202b20     .getHours()) + "
   23f24:	2b20223a 65287420 7465672e 756e694d     :" + t(e.getMinu
   23f34:	28736574 2b202929 223a2220 74202b20     tes()) + ":" + t
   23f44:	672e6528 65537465 646e6f63 29292873     (e.getSeconds())
   23f54:	202c7d20 69542e65 6553656d 73656972      }, e.TimeSeries
   23f64:	69203d20 2e65202c 6f6f6d53 65696874      = i, e.Smoothie
   23f74:	72616843 203d2074 287d2061 646e7522     Chart = a }("und
   23f84:	6e696665 20226465 74203d3d 6f657079     efined" == typeo
   23f94:	78652066 74726f70 203f2073 73696874     f exports ? this
   23fa4:	65203a20 726f7078 3b297374 00000000      : exports);....

00023fb4 <data_stats_shtml>:
   23fb4:	6174732f 732e7374 6c6d7468 44213c00     /stats.shtml.<!D
   23fc4:	5954434f 48204550 3e4c4d54 683c0a0d     OCTYPE HTML>..<h
   23fd4:	3e6c6d74 0a0d0a0d 6165683c 0a0d3e64     tml>....<head>..
   23fe4:	20202020 7469743c 4a3e656c 27656b61         <title>Jake'
   23ff4:	65772073 65687461 74732072 6f697461     s weather statio
   24004:	6874206e 79676e69 69742f3c 3e656c74     n thingy</title>
   24014:	20200a0d 6d3c2020 20617465 70747468     ..    <meta http
   24024:	7571652d 223d7669 746e6f63 2d746e65     -equiv="content-
   24034:	65707974 6f632022 6e65746e 74223d74     type" content="t
   24044:	2f747865 6c6d7468 6863203b 65737261     ext/html; charse
   24054:	73693d74 38382d6f 312d3935 3e2f2022     t=iso-8859-1" />
   24064:	20200a0d 733c2020 656c7974 64656d20     ..    <style med
   24074:	223d6169 226c6c61 70797420 74223d65     ia="all" type="t
   24084:	2f747865 22737363 200a0d3e 20202020     ext/css">..     
   24094:	40202020 6f706d69 22207472 2f737363        @import "css/
   240a4:	6c797473 632e7365 3b227373 20200a0d     styles.css";..  
   240b4:	2f3c2020 6c797473 0a0d3e65 65682f3c       </style>..</he
   240c4:	0d3e6461 3c0a0d0a 79646f62 200a0d3e     ad>....<body>.. 
   240d4:	3c202020 20766964 223d6469 6e69616d        <div id="main
   240e4:	0a0d3e22 20202020 20202020 7669643c     ">..        <div
   240f4:	3d646920 61656822 22726564 200a0d3e      id="header">.. 
   24104:	20202020 20202020 3c202020 72682061                <a hr
   24114:	223d6665 65646e69 74682e78 20226c6d     ef="index.html" 
   24124:	73616c63 6c223d73 226f676f 6d693c3e     class="logo"><im
   24134:	72732067 69223d63 632f676d 64756f6c     g src="img/cloud
   24144:	6f676f4c 676e702e 69772022 3d687464     Logo.png" width=
   24154:	30303122 65682022 74686769 3038223d     "100" height="80
   24164:	6c612022 22223d74 3c3e2f20 0d3e612f     " alt="" /></a>.
   24174:	200a0d0a 20202020 20202020 3c202020     ...            <
   24184:	69206c75 74223d64 6e2d706f 67697661     ul id="top-navig
   24194:	6f697461 0d3e226e 2020200a 20202020     ation">..       
   241a4:	20202020 20202020 696c3c20 70733c3e              <li><sp
   241b4:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   241c4:	6e69223d 2e786564 6c6d7468 6f483e22     ="index.html">Ho
   241d4:	2f3c656d 2f3c3e61 6e617073 732f3c3e     me</a></span></s
   241e4:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   241f4:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   24204:	20202020 20202020 20202020 696c3c20                  <li
   24214:	70733c3e 3c3e6e61 6e617073 20613c3e     ><span><span><a 
   24224:	66657268 6164223d 6f626873 2e647261     href="dashboard.
   24234:	6d746873 443e226c 62687361 6472616f     shtml">Dashboard
   24244:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   24254:	0a0d3e6e 20202020 20202020 20202020     n>..            
   24264:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   24274:	20202020 20202020 3c202020 3c3e696c                <li><
   24284:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   24294:	223d6665 746e6f63 2e6c6f72 6d746873     ef="control.shtm
   242a4:	433e226c 72746e6f 2f3c6c6f 2f3c3e61     l">Control</a></
   242b4:	6e617073 732f3c3e 3e6e6170 20200a0d     span></span>..  
   242c4:	20202020 20202020 20202020 2f3c2020                   </
   242d4:	0d3e696c 2020200a 20202020 20202020     li>..           
   242e4:	20202020 696c3c20 616c6320 223d7373          <li class="
   242f4:	69746361 3e226576 6170733c 733c3e6e     active"><span><s
   24304:	3e6e6170 6820613c 3d666572 61747322     pan><a href="sta
   24314:	732e7374 6c6d7468 43543e22 74532050     ts.shtml">TCP St
   24324:	3c737461 3c3e612f 6170732f 2f3c3e6e     ats</a></span></
   24334:	6e617073 200a0d3e 20202020 20202020     span>..         
   24344:	20202020 3c202020 3e696c2f 20200a0d            </li>..  
   24354:	20202020 20202020 20202020 6c3c2020                   <l
   24364:	733c3e69 3e6e6170 6170733c 613c3e6e     i><span><span><a
   24374:	65726820 74223d66 732e7063 6c6d7468      href="tcp.shtml
   24384:	6f433e22 63656e6e 6e6f6974 612f3c73     ">Connections</a
   24394:	732f3c3e 3e6e6170 70732f3c 0d3e6e61     ></span></span>.
   243a4:	2020200a 20202020 20202020 20202020     .               
   243b4:	6c2f3c20 0a0d3e69 20202020 20202020      </li>..        
   243c4:	20202020 6c752f3c 200a0d3e 20202020         </ul>..     
   243d4:	3c202020 7669642f 0d0a0d3e 2020200a        </div>....   
   243e4:	20202020 69643c20 64692076 696d223d          <div id="mi
   243f4:	656c6464 0a0d3e22 20202020 20202020     ddle">..        
   24404:	20202020 3e32683c 7774654e 206b726f         <h2>Network 
   24414:	74617473 69747369 2f3c7363 0d3e3268     statistics</h2>.
   24424:	2020200a 20202020 20202020 61743c20     .            <ta
   24434:	20656c62 74646977 33223d68 20223030     ble width="300" 
   24444:	64726f62 223d7265 0d3e2230 2020200a     border="0">..   
   24454:	20202020 20202020 20202020 72743c20                  <tr
   24464:	200a0d3e 20202020 20202020 20202020     >..             
   24474:	20202020 3c202020 61206474 6e67696c            <td align
   24484:	656c223d 3e227466 20200a0d 20202020     ="left">..      
   24494:	20202020 20202020 20202020 20202020                     
   244a4:	663c2020 20746e6f 65636166 6f63223d       <font face="co
   244b4:	65697275 3c3e2272 3e657270 50490a0d     urier"><pre>..IP
   244c4:	20202020 20202020 50202020 656b6361                Packe
   244d4:	72207374 69656365 0d646576 2020200a     ts received..   
   244e4:	20202020 20202020 61502020 74656b63               Packet
   244f4:	65732073 0a0d746e 20202020 20202020     s sent..        
   24504:	20202020 726f4620 65646177 200a0d64          Forwaded.. 
   24514:	20202020 20202020 20202020 706f7244                 Drop
   24524:	0d646570 2050490a 6f727265 20207372     ped..IP errors  
   24534:	50492020 72657620 6e6f6973 6165682f       IP version/hea
   24544:	20726564 676e656c 0a0d6874 20202020     der length..    
   24554:	20202020 20202020 20504920 676e656c              IP leng
   24564:	202c6874 68676968 74796220 200a0d65     th, high byte.. 
   24574:	20202020 20202020 20202020 6c205049                 IP l
   24584:	74676e65 6c202c68 6220776f 0d657479     ength, low byte.
   24594:	2020200a 20202020 20202020 50492020     .             IP
   245a4:	61726620 6e656d67 0a0d7374 20202020      fragments..    
   245b4:	20202020 20202020 61654820 20726564              Header 
   245c4:	63656863 6d75736b 20200a0d 20202020     checksum..      
   245d4:	20202020 57202020 676e6f72 6f727020            Wrong pro
   245e4:	6f636f74 490a0d6c 09504d43 20202020     tocol..ICMP.    
   245f4:	63615020 7374656b 63657220 65766965      Packets receive
   24604:	200a0d64 20202020 20202020 20202020     d..             
   24614:	6b636150 20737465 746e6573 20200a0d     Packets sent..  
   24624:	20202020 20202020 50202020 656b6361                Packe
   24634:	64207374 70706f72 0a0d6465 20202020     ts dropped..    
   24644:	20202020 20202020 70795420 72652065              Type er
   24654:	73726f72 20200a0d 20202020 20202020     rors..          
   24664:	43202020 6b636568 206d7573 6f727265        Checksum erro
   24674:	0a0d7372 20504354 20202020 20202020     rs..TCP         
   24684:	63615020 7374656b 63657220 65766965      Packets receive
   24694:	200a0d64 20202020 20202020 20202020     d..             
   246a4:	6b636150 20737465 746e6573 20200a0d     Packets sent..  
   246b4:	20202020 20202020 50202020 656b6361                Packe
   246c4:	64207374 70706f72 0a0d6465 20202020     ts dropped..    
   246d4:	20202020 20202020 65684320 75736b63              Checksu
   246e4:	7265206d 73726f72 20200a0d 20202020     m errors..      
   246f4:	20202020 44202020 20617461 6b636170            Data pack
   24704:	20737465 68746977 2074756f 734b4341     ets without ACKs
   24714:	20200a0d 20202020 20202020 52202020     ..             R
   24724:	74657365 200a0d73 20202020 20202020     esets..         
   24734:	20202020 72746552 6d736e61 69737369         Retransmissi
   24744:	61736e6f 20200a0d 20202020 20202020     onsa..          
   24754:	53202020 74206e79 6c63206f 6465736f        Syn to closed
   24764:	726f7020 550a0d74 20205044 20202020      port..UDP      
   24774:	20202020 6b636150 20737465 706f7264         Packets drop
   24784:	0d646570 2020200a 20202020 20202020     ped..           
   24794:	61502020 74656b63 65722073 76696563       Packets receiv
   247a4:	0a0d6465 20202020 20202020 20202020     ed..            
   247b4:	63615020 7374656b 6e657320 200a0d74      Packets sent.. 
   247c4:	20202020 20202020 20202020 6b636150                 Pack
   247d4:	20737465 656b6863 0a0d7272 20202009     ets chkerr...   
   247e4:	6f4e2020 6e6f6320 7463656e 206e6f69       No connection 
   247f4:	6c617661 6c626169 3c0a0d65 6572702f     avaliable..</pre
   24804:	662f3c3e 3e746e6f 20200a0d 20202020     ></font>..      
   24814:	20202020 20202020 20202020 2f3c2020                   </
   24824:	0d3e6474 2020200a 20202020 20202020     td>..           
   24834:	20202020 20202020 64743c20 200a0d3e              <td>.. 
   24844:	20202020 20202020 20202020 20202020                     
   24854:	20202020 3c202020 746e6f66 63616620            <font fac
   24864:	63223d65 6972756f 3e227265 6572703c     e="courier"><pre
   24874:	2021253e 2d74656e 74617473 3c0a0d73     >%! net-stats..<
   24884:	6572702f 662f3c3e 3e746e6f 20200a0d     /pre></font>..  
   24894:	20202020 20202020 20202020 20202020                     
   248a4:	2f3c2020 0d3e6474 2020200a 20202020       </td>..       
   248b4:	20202020 742f3c20 656c6261 200a0d3e          </table>.. 
   248c4:	20202020 3c202020 7669642f 0d0a0d3e            </div>...
   248d4:	200a0d0a 20202020 3c202020 20766964     ...        <div 
   248e4:	223d6469 746f6f66 3e227265 69642f3c     id="footer"></di
   248f4:	0a0d3e76 20202020 69642f3c 0a0d3e76     v>..    </div>..
   24904:	2f3c0a0d 79646f62 0d0a0d3e 682f3c0a     ..</body>....</h
   24914:	3e6c6d74 00000000                       tml>....

0002491c <data_tcp_shtml>:
   2491c:	7063742f 7468732e 3c006c6d 434f4421     /tcp.shtml.<!DOC
   2492c:	45505954 4d544820 0a0d3e4c 6d74683c     TYPE HTML>..<htm
   2493c:	0a0d3e6c 683c0a0d 3e646165 20200a0d     l>....<head>..  
   2494c:	743c2020 656c7469 6b614a3e 20732765       <title>Jake's 
   2495c:	74616577 20726568 74617473 206e6f69     weather station 
   2496c:	6e696874 2f3c7967 6c746974 0a0d3e65     thingy</title>..
   2497c:	20202020 74656d3c 74682061 652d7074         <meta http-e
   2498c:	76697571 6f63223d 6e65746e 79742d74     quiv="content-ty
   2499c:	20226570 746e6f63 3d746e65 78657422     pe" content="tex
   249ac:	74682f74 203b6c6d 72616863 3d746573     t/html; charset=
   249bc:	2d6f7369 39353838 2022312d 0a0d3e2f     iso-8859-1" />..
   249cc:	20202020 7974733c 6d20656c 61696465         <style media
   249dc:	6c61223d 7420226c 3d657079 78657422     ="all" type="tex
   249ec:	73632f74 0d3e2273 2020200a 20202020     t/css">..       
   249fc:	6d694020 74726f70 73632220 74732f73      @import "css/st
   24a0c:	73656c79 7373632e 0a0d3b22 20202020     yles.css";..    
   24a1c:	74732f3c 3e656c79 2f3c0a0d 64616568     </style>..</head
   24a2c:	0d0a0d3e 6f623c0a 0d3e7964 2020200a     >....<body>..   
   24a3c:	69643c20 64692076 616d223d 3e226e69      <div id="main">
   24a4c:	20200a0d 20202020 643c2020 69207669     ..        <div i
   24a5c:	68223d64 65646165 0d3e2272 2020200a     d="header">..   
   24a6c:	20202020 20202020 20613c20 66657268              <a href
   24a7c:	6e69223d 2e786564 6c6d7468 6c632022     ="index.html" cl
   24a8c:	3d737361 676f6c22 3c3e226f 20676d69     ass="logo"><img 
   24a9c:	3d637273 676d6922 6f6c632f 6f4c6475     src="img/cloudLo
   24aac:	702e6f67 2022676e 74646977 31223d68     go.png" width="1
   24abc:	20223030 67696568 223d7468 20223038     00" height="80" 
   24acc:	3d746c61 2f202222 612f3c3e 0d0a0d3e     alt="" /></a>...
   24adc:	2020200a 20202020 20202020 6c753c20     .            <ul
   24aec:	3d646920 706f7422 76616e2d 74616769      id="top-navigat
   24afc:	226e6f69 200a0d3e 20202020 20202020     ion">..         
   24b0c:	20202020 3c202020 3c3e696c 6e617073            <li><span
   24b1c:	70733c3e 3c3e6e61 72682061 223d6665     ><span><a href="
   24b2c:	65646e69 74682e78 3e226c6d 656d6f48     index.html">Home
   24b3c:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   24b4c:	0a0d3e6e 20202020 20202020 20202020     n>..            
   24b5c:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   24b6c:	20202020 20202020 3c202020 3c3e696c                <li><
   24b7c:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   24b8c:	223d6665 68736164 72616f62 68732e64     ef="dashboard.sh
   24b9c:	226c6d74 7361443e 616f6268 2f3c6472     tml">Dashboard</
   24bac:	2f3c3e61 6e617073 732f3c3e 3e6e6170     a></span></span>
   24bbc:	20200a0d 20202020 20202020 20202020     ..              
   24bcc:	2f3c2020 0d3e696c 2020200a 20202020       </li>..       
   24bdc:	20202020 20202020 696c3c20 70733c3e              <li><sp
   24bec:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   24bfc:	6f63223d 6f72746e 68732e6c 226c6d74     ="control.shtml"
   24c0c:	6e6f433e 6c6f7274 3e612f3c 70732f3c     >Control</a></sp
   24c1c:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   24c2c:	20202020 20202020 20202020 696c2f3c                 </li
   24c3c:	200a0d3e 20202020 20202020 20202020     >..             
   24c4c:	3c202020 3c3e696c 6e617073 70733c3e        <li><span><sp
   24c5c:	3c3e6e61 72682061 223d6665 74617473     an><a href="stat
   24c6c:	68732e73 226c6d74 5043543e 61745320     s.shtml">TCP Sta
   24c7c:	2f3c7374 2f3c3e61 6e617073 732f3c3e     ts</a></span></s
   24c8c:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   24c9c:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   24cac:	20202020 20202020 20202020 696c3c20                  <li
   24cbc:	616c6320 223d7373 69746361 3e226576      class="active">
   24ccc:	6170733c 733c3e6e 3e6e6170 6820613c     <span><span><a h
   24cdc:	3d666572 70637422 7468732e 3e226c6d     ref="tcp.shtml">
   24cec:	6e6e6f43 69746365 3c736e6f 3c3e612f     Connections</a><
   24cfc:	6170732f 2f3c3e6e 6e617073 200a0d3e     /span></span>.. 
   24d0c:	20202020 20202020 20202020 3c202020                    <
   24d1c:	3e696c2f 20200a0d 20202020 20202020     /li>..          
   24d2c:	2f3c2020 0d3e6c75 2020200a 20202020       </ul>..       
   24d3c:	642f3c20 0d3e7669 200a0d0a 20202020      </div>....     
   24d4c:	3c202020 20766964 223d6469 6464696d        <div id="midd
   24d5c:	3e22656c 20200a0d 20202020 20202020     le">..          
   24d6c:	683c2020 654e3e32 726f7774 6f63206b       <h2>Network co
   24d7c:	63656e6e 6e6f6974 682f3c73 0a0d3e32     nnections</h2>..
   24d8c:	20202020 20202020 20202020 0d3e703c                 <p>.
   24d9c:	2020200a 20202020 20202020 20202020     .               
   24dac:	61743c20 3e656c62 20200a0d 20202020      <table>..      
   24dbc:	20202020 20202020 20202020 743c2020                   <t
   24dcc:	0a0d3e72 20202020 20202020 20202020     r>..            
   24ddc:	20202020 20202020 20202020 3e68743c                 <th>
   24dec:	61636f4c 742f3c6c 0a0d3e68 20202020     Local</th>..    
   24dfc:	20202020 20202020 20202020 20202020                     
   24e0c:	20202020 3e68743c 6f6d6552 2f3c6574         <th>Remote</
   24e1c:	0d3e6874 2020200a 20202020 20202020     th>..           
   24e2c:	20202020 20202020 20202020 68743c20                  <th
   24e3c:	6174533e 2f3c6574 0d3e6874 2020200a     >State</th>..   
   24e4c:	20202020 20202020 20202020 20202020                     
   24e5c:	20202020 68743c20 7465523e 736e6172          <th>Retrans
   24e6c:	7373696d 736e6f69 68742f3c 200a0d3e     missions</th>.. 
   24e7c:	20202020 20202020 20202020 20202020                     
   24e8c:	20202020 3c202020 543e6874 72656d69            <th>Timer
   24e9c:	68742f3c 200a0d3e 20202020 20202020     </th>..         
   24eac:	20202020 20202020 20202020 3c202020                    <
   24ebc:	463e6874 7367616c 68742f3c 200a0d3e     th>Flags</th>.. 
   24ecc:	20202020 20202020 20202020 20202020                     
   24edc:	3c202020 3e72742f 20200a0d 20202020        </tr>..      
   24eec:	20202020 20202020 20202020 21252020                   %!
   24efc:	70637420 6e6f632d 7463656e 736e6f69      tcp-connections
   24f0c:	20200a0d 20202020 20202020 20202020     ..              
   24f1c:	2f3c2020 6c626174 0a0d3e65 20202020       </table>..    
   24f2c:	20202020 69642f3c 0a0d3e76 0a0d0a0d         </div>......
   24f3c:	20202020 20202020 7669643c 3d646920             <div id=
   24f4c:	6f6f6622 22726574 642f3c3e 0d3e7669     "footer"></div>.
   24f5c:	2020200a 642f3c20 0d3e7669 3c0a0d0a     .    </div>....<
   24f6c:	646f622f 0a0d3e79 2f3c0a0d 6c6d7468     /body>....</html
   24f7c:	0000003e                                >...

00024f80 <data_css_styles_css>:
   24f80:	7373632f 7974732f 2e73656c 00737363     /css/styles.css.
   24f90:	6d202a2f 206e6961 6c797473 2a207365     /* main styles *
   24fa0:	0d0a0d2f 646f620a 0d7b2079 2020200a     /....body {..   
   24fb0:	72616d20 3a6e6967 0d3b3020 2020200a      margin: 0;..   
   24fc0:	64617020 676e6964 3b30203a 20200a0d      padding: 0;..  
   24fd0:	61622020 72676b63 646e756f 4223203a       background: #B
   24fe0:	45394442 0a0d3b45 20202020 6f6c6f63     BD9EE;..    colo
   24ff0:	23203a72 3b303030 20200a0d 6f662020     r: #000;..    fo
   25000:	662d746e 6c696d61 74203a79 6d6f6861     nt-family: tahom
   25010:	61202c61 6c616972 6173202c 732d736e     a, arial, sans-s
   25020:	66697265 200a0d3b 66202020 2d746e6f     erif;..    font-
   25030:	657a6973 3131203a 0d3b7870 0a0d7d0a     size: 11px;..}..
   25040:	6f660a0d 7b206d72 20200a0d 616d2020     ..form {..    ma
   25050:	6e696772 3b30203a 20200a0d 61702020     rgin: 0;..    pa
   25060:	6e696464 30203a67 0d7d0a0d 690a0d0a     dding: 0..}....i
   25070:	7b20676d 20200a0d 6f622020 72656472     mg {..    border
   25080:	6f6e203a 0d3b656e 0a0d7d0a 20610a0d     : none;..}....a 
   25090:	200a0d7b 63202020 726f6c6f 3023203a     {..    color: #0
   250a0:	30363036 0a0d3b36 20202020 74786574     60606;..    text
   250b0:	6365642d 7461726f 3a6e6f69 6e6f6e20     -decoration: non
   250c0:	7d0a0d65 0a0d0a0d 6f683a61 20726576     e..}....a:hover 
   250d0:	200a0d7b 74202020 2d747865 6f636564     {..    text-deco
   250e0:	69746172 203a6e6f 65646e75 6e696c72     ration: underlin
   250f0:	7d0a0d65 0a0d0a0d 75706e69 0d7b2074     e..}....input {.
   25100:	2020200a 72657620 61636974 6c612d6c     .    vertical-al
   25110:	3a6e6769 64696d20 0d656c64 0a0d7d0a     ign: middle..}..
   25120:	662e0a0d 74616f6c 7466656c 0a0d7b20     ...floatleft {..
   25130:	20202020 616f6c66 6c203a74 20746665         float: left 
   25140:	706d6921 6174726f 0a0d746e 0d0a0d7d     !important..}...
   25150:	6c662e0a 7274616f 74686769 0a0d7b20     ..floatright {..
   25160:	20202020 616f6c66 72203a74 74686769         float: right
   25170:	6d692120 74726f70 0d746e61 0a0d7d0a      !important..}..
   25180:	632e0a0d 7261656c 0a0d7b20 20202020     ...clear {..    
   25190:	61656c63 62203a72 2068746f 706d6921     clear: both !imp
   251a0:	6174726f 0a0d746e 0d0a0d7d 6f622e0a     ortant..}.....bo
   251b0:	7b20646c 20200a0d 6f662020 772d746e     ld {..    font-w
   251c0:	68676965 62203a74 20646c6f 706d6921     eight: bold !imp
   251d0:	6174726f 0a0d746e 0d0a0d7d 6f6e2e0a     ortant..}.....no
   251e0:	6c616d72 0a0d7b20 20202020 746e6f66     rmal {..    font
   251f0:	6965772d 3a746867 726f6e20 206c616d     -weight: normal 
   25200:	706d6921 6174726f 0a0d746e 0d0a0d7d     !important..}...
   25210:	6c622e0a 206b636f 200a0d7b 64202020     ..block {..    d
   25220:	6c707369 203a7961 636f6c62 6921206b     isplay: block !i
   25230:	726f706d 746e6174 0d7d0a0d 690a0d0a     mportant..}....i
   25240:	7475706e 7865742e 0a0d2c74 656c6573     nput.text,..sele
   25250:	0d2c7463 7865740a 65726174 0d7b2061     ct,..textarea {.
   25260:	2020200a 6e6f6620 61662d74 796c696d     .    font-family
   25270:	7261203a 2c6c6169 6e617320 65732d73     : arial, sans-se
   25280:	3b666972 20200a0d 6f632020 3a726f6c     rif;..    color:
   25290:	33332320 0a0d3b33 20202020 746e6f66      #333;..    font
   252a0:	7a69732d 31203a65 3b787032 20200a0d     -size: 12px;..  
   252b0:	65762020 63697472 612d6c61 6e67696c       vertical-align
   252c0:	696d203a 656c6464 7d0a0d3b 0a0d0a0d     : middle;..}....
   252d0:	75706e69 65742e74 7b207478 20200a0d     input.text {..  
   252e0:	61702020 6e696464 31203a67 30207870       padding: 1px 0
   252f0:	34203020 0d3b7870 2020200a 69656820      0 4px;..    hei
   25300:	3a746867 70343120 0a0d3b78 20202020     ght: 14px;..    
   25310:	746e6f66 6965772d 3a746867 726f6e20     font-weight: nor
   25320:	3b6c616d 0d7d0a0d 0d0a0d0a 202a2f0a     mal;..}....../* 
   25330:	6e69616d 6e6f6320 6e696174 2a207265     main container *
   25340:	0d0a0d2f 616d230a 7b206e69 20200a0d     /....#main {..  
   25350:	69772020 3a687464 32393920 0d3b7870       width: 992px;.
   25360:	2020200a 72616d20 3a6e6967 61203020     .    margin: 0 a
   25370:	3b6f7475 0d7d0a0d 0d0a0d0a 202a2f0a     uto;..}....../* 
   25380:	64616568 2a207265 0d0a0d2f 6568230a     header */....#he
   25390:	72656461 0a0d7b20 20202020 69736f70     ader {..    posi
   253a0:	6e6f6974 6572203a 6974616c 0d3b6576     tion: relative;.
   253b0:	2020200a 64697720 203a6874 70323939     .    width: 992p
   253c0:	0a0d3b78 20202020 67696568 203a7468     x;..    height: 
   253d0:	70363031 0a0d3b78 20202020 6b636162     106px;..    back
   253e0:	756f7267 203a646e 286c7275 692f2e2e     ground: url(../i
   253f0:	622f676d 61654867 2e726564 29666967     mg/bgHeader.gif)
   25400:	2d6f6e20 65706572 6c207461 20746665      no-repeat left 
   25410:	74746f62 0d3b6d6f 0a0d7d0a 0a0d0a0d     bottom;..}......
   25420:	73202a2f 20657469 6f676f6c 0d2f2a20     /* site logo */.
   25430:	610a0d0a 676f6c2e 0d7b206f 2020200a     ...a.logo {..   
   25440:	736f7020 6f697469 61203a6e 6c6f7362      position: absol
   25450:	3b657475 20200a0d 6f742020 30203a70     ute;..    top: 0
   25460:	0d3b7870 2020200a 66656c20 30203a74     px;..    left: 0
   25470:	0d3b7870 0a0d7d0a 0a0d0a0d 68202a2f     px;..}....../* h
   25480:	65646165 61742072 2a207362 0d0a0d2f     eader tabs */...
   25490:	6f74230a 616e2d70 61676976 6e6f6974     .#top-navigation
   254a0:	0a0d7b20 20202020 69736f70 6e6f6974      {..    position
   254b0:	6261203a 756c6f73 0d3b6574 2020200a     : absolute;..   
   254c0:	706f7420 3036203a 0d3b7870 2020200a      top: 60px;..   
   254d0:	66656c20 32203a74 3b787030 20200a0d      left: 20px;..  
   254e0:	616d2020 6e696772 3b30203a 20200a0d       margin: 0;..  
   254f0:	61702020 6e696464 30203a67 200a0d3b       padding: 0;.. 
   25500:	6c202020 2d747369 6c797473 6e203a65        list-style: n
   25510:	3b656e6f 0d7d0a0d 230a0d0a 2d706f74     one;..}....#top-
   25520:	6976616e 69746167 6c206e6f 0d7b2069     navigation li {.
   25530:	2020200a 6f6c6620 203a7461 7466656c     .    float: left
   25540:	200a0d3b 6d202020 69677261 30203a6e     ;..    margin: 0
   25550:	78703320 30203020 200a0d3b 68202020      3px 0 0;..    h
   25560:	68676965 33203a74 3b787034 20200a0d     eight: 34px;..  
   25570:	61622020 72676b63 646e756f 7275203a       background: ur
   25580:	2e2e286c 676d692f 6261742f 6669672e     l(../img/tab.gif
   25590:	65722029 74616570 7420782d 0d3b706f     ) repeat-x top;.
   255a0:	0a0d7d0a 74230a0d 6e2d706f 67697661     .}....#top-navig
   255b0:	6f697461 696c206e 7b206120 20200a0d     ation li a {..  
   255c0:	6c662020 3a74616f 66656c20 0a0d3b74       float: left;..
   255d0:	20202020 70736964 3a79616c 6f6c6220         display: blo
   255e0:	0d3b6b63 2020200a 69656820 3a746867     ck;..    height:
   255f0:	70303220 0a0d3b78 20202020 656e696c      20px;..    line
   25600:	6965682d 3a746867 70393120 0a0d3b78     -height: 19px;..
   25610:	20202020 6f6c6f63 23203a72 30363036         color: #6060
   25620:	0d3b3036 2020200a 64617020 676e6964     60;..    padding
   25630:	7034203a 20302078 3b302030 0d7d0a0d     : 4px 0 0 0;..}.
   25640:	230a0d0a 2d706f74 6976616e 69746167     ...#top-navigati
   25650:	6c206e6f 70732069 7b206e61 20200a0d     on li span {..  
   25660:	6c662020 3a74616f 66656c20 0a0d3b74       float: left;..
   25670:	20202020 6b636162 756f7267 203a646e         background: 
   25680:	286c7275 692f2e2e 742f676d 654c6261     url(../img/tabLe
   25690:	672e7466 20296669 722d6f6e 61657065     ft.gif) no-repea
   256a0:	656c2074 74207466 0d3b706f 0a0d7d0a     t left top;..}..
   256b0:	74230a0d 6e2d706f 67697661 6f697461     ..#top-navigatio
   256c0:	696c206e 61707320 7073206e 7b206e61     n li span span {
   256d0:	20200a0d 61622020 72676b63 646e756f     ..    background
   256e0:	7275203a 2e2e286c 676d692f 6261742f     : url(../img/tab
   256f0:	68676952 69672e74 6e202966 65722d6f     Right.gif) no-re
   25700:	74616570 67697220 74207468 0d3b706f     peat right top;.
   25710:	2020200a 64617020 676e6964 7037203a     .    padding: 7p
   25720:	30312078 30207870 70303120 0a0d3b78     x 10px 0 10px;..
   25730:	0d0a0d7d 6f74230a 616e2d70 61676976     }....#top-naviga
   25740:	6e6f6974 2e696c20 69746361 7b206576     tion li.active {
   25750:	20200a0d 61702020 6e696464 30203a67     ..    padding: 0
   25760:	200a0d3b 68202020 68676965 33203a74     ;..    height: 3
   25770:	3b787034 20200a0d 61622020 72676b63     4px;..    backgr
   25780:	646e756f 7275203a 2e2e286c 676d692f     ound: url(../img
   25790:	6261742f 69746341 672e6576 20296669     /tabActive.gif) 
   257a0:	65706572 782d7461 706f7420 200a0d3b     repeat-x top;.. 
   257b0:	6d202020 69677261 69722d6e 3a746867        margin-right:
   257c0:	78703220 7d0a0d3b 0a0d0a0d 706f7423      2px;..}....#top
   257d0:	76616e2d 74616769 206e6f69 612e696c     -navigation li.a
   257e0:	76697463 70732065 7b206e61 20200a0d     ctive span {..  
   257f0:	61622020 72676b63 646e756f 7275203a       background: ur
   25800:	2e2e286c 676d692f 6261742f 4c746341     l(../img/tabActL
   25810:	2e746665 29666967 2d6f6e20 65706572     eft.gif) no-repe
   25820:	6c207461 20746665 3b706f74 20200a0d     at left top;..  
   25830:	65682020 74686769 3433203a 0d3b7870       height: 34px;.
   25840:	0a0d7d0a 74230a0d 6e2d706f 67697661     .}....#top-navig
   25850:	6f697461 696c206e 7463612e 20657669     ation li.active 
   25860:	6e617073 61707320 0d7b206e 2020200a     span span {..   
   25870:	63616220 6f72676b 3a646e75 6c727520      background: url
   25880:	2f2e2e28 2f676d69 41626174 69527463     (../img/tabActRi
   25890:	2e746867 29666967 2d6f6e20 65706572     ght.gif) no-repe
   258a0:	72207461 74686769 706f7420 200a0d3b     at right top;.. 
   258b0:	68202020 68676965 33203a74 3b787034        height: 34px;
   258c0:	20200a0d 61702020 6e696464 37203a67     ..    padding: 7
   258d0:	31207870 20787030 30312030 0d3b7870     px 10px 0 10px;.
   258e0:	2020200a 6e696c20 65682d65 74686769     .    line-height
   258f0:	3931203a 0d3b7870 2020200a 6c6f6320     : 19px;..    col
   25900:	203a726f 36303623 3b303630 0d7d0a0d     or: #606060;..}.
   25910:	0d0a0d0a 202a2f0a 6464696d 2a20656c     ...../* middle *
   25920:	0d0a0d2f 696d230a 656c6464 0a0d7b20     /....#middle {..
   25930:	20202020 616f6c66 6c203a74 3b746665         float: left;
   25940:	20200a0d 69772020 3a687464 37363920     ..    width: 967
   25950:	0d3b7870 2020200a 63616220 6f72676b     px;..    backgro
   25960:	3a646e75 6c727520 2f2e2e28 2f676d69     und: url(../img/
   25970:	694d6762 656c6464 6669672e 65722029     bgMiddle.gif) re
   25980:	74616570 6c20792d 3b746665 20200a0d     peat-y left;..  
   25990:	61702020 6e696464 30203a67 70333120       padding: 0 13p
   259a0:	20302078 78703532 7d0a0d3b 0a0d0a0d     x 0 25px;..}....
   259b0:	2a2f0a0d 6f6f6620 20726574 0a0d2f2a     ../* footer */..
   259c0:	66230a0d 65746f6f 0d7b2072 2020200a     ..#footer {..   
   259d0:	6f6c6620 203a7461 7466656c 200a0d3b      float: left;.. 
   259e0:	77202020 68746469 3031203a 0d3b2530        width: 100%;.
   259f0:	2020200a 63616220 6f72676b 3a646e75     .    background:
   25a00:	6c727520 2f2e2e28 2f676d69 6f466762      url(../img/bgFo
   25a10:	7265746f 6669672e 6f6e2029 7065722d     oter.gif) no-rep
   25a20:	3b746165 20200a0d 65682020 74686769     eat;..    height
   25a30:	3531203a 0d3b7870 0a0d7d0a 63230a0d     : 15px;..}....#c
   25a40:	74726168 0a0d7b20 20202020 74646977     hart {..    widt
   25a50:	36203a68 78703030 200a0d3b 68202020     h: 600px;..    h
   25a60:	68676965 31203a74 78703032 7d0a0d3b     eight: 120px;..}
   25a70:	00000000                                ....

00025a74 <data_img_bgFooter_gif>:
   25a74:	676d692f 4667622f 65746f6f 69672e72     /img/bgFooter.gi
   25a84:	49470066 61393846 000f03e0 ba0000c4     f.GIF89a........
   25a94:	d4b7ecd7 e6d1b4e8 a9e9d5b7 ccb0d8c5     ................
   25aa4:	d9c6abe0 aee5d0b4 d6b8ddca e1cdb1ea     ................
   25ab4:	af69aaff c3a8dfcb dbc8acd6 add9c5aa     ..i.............
   25ac4:	c1a6dcc9 e3cfb2d4 afd7c4a9 c2a7decb     ................
   25ad4:	dac7acd5 b3e7d3b6 6fffe4d0 ebd6b900     ...........o....
   25ae4:	ffedd8ba d9bbffff 000000ee 21000000     ...............!
   25af4:	000004f9 2c000000 00000000 000f03e0     .......,........
   25b04:	60ff0500 96e48e27 aeaa5c2d 70beeb6c     ...`'...-\..l..p
   25b14:	6d74cf2c efae78df c0ffef7c 2c4870a0     ,.tm.x..|....pH,
   25b24:	a4c88f1a 3a6cc972 54a8d09f 2c4cc8b7     ....r.l:...T..L,
   25b34:	b345cc14 1bbf7921 2e4a664d b4e8cf9b     ..E.!y..MfJ.....
   25b44:	bb6ecd7a 7cb8f0df 2a65df4e fb96ac04     z.n....|N.e*....
   25b54:	19c28bed 84837527 88878685 8c8b8a89     ....'u..........
   25b64:	298f8e8d 0c797755 7e7c0118 07011a60     ...)Uwy...|~`...
   25b74:	a09f9e81 a4a3a2a1 a8a7a6a5 acabaaa9     ................
   25b84:	b0afaead b4b3b2b1 b8b7b6b5 bcbbbab9     ................
   25b94:	c0bfbebd c4c3c2c1 11adc6c5 0e0f0d11     ................
   25ba4:	5d970705 001b5e99 080a0203 150d0406     ...].^..........
   25bb4:	e0dfdedd e4e3e2e1 e8e7e6e5 ecebeae9     ................
   25bc4:	f0efeeed f4f3f2f1 f8f7f6f5 fcfbfaf9     ................
   25bd4:	00fffefd 481c0a03 7441a0b0 4018080d     .......H..At...@
   25be4:	00c040a0 91a4d100 02e09000 0c100286     .@..............
   25bf4:	6040203c 208fc782 491c8a43 93c9a4b2     < @`... C..I....
   25c04:	aaff5328 a5b2c95c 633097cb b3499cca     (S..\.....0c..I.
   25c14:	389bcda6 c9dcea73 9fcfa7b3 1d0a8340     ...8s.......@...
   25c24:	d1a8b44a 3e3925a3 80a10030 24000496     J....%9>0......$
   25c34:	a126b26a 16070200 cadd6ab2 afd7abb5     j.&......j......
   25c44:	1d8ac360 d9acb64b aad368b3 adb6cb5d     `...K....h..]...
   25c54:	e370b7db b74b9dca 78bbddae cbddeaf3     ..p...K....x....
   25c64:	bfdfafb7 260b0380 014100eb 49310e09     .......&..A...1I
   25c74:	936d411d 0a0a0c00 b940a030 98cbe5b2     .Am.....0.@.....
   25c84:	ccde6b33 cfe7b3b9 1e8b43a0 e9b4ba4d     3k.......C..M...
   25c94:	ab53a8d3 b5bacd5e 63b0d7eb bb4d9ecb     ..S.^......c..M.
   25ca4:	b8dbedb6 cddeeb73 066777bb 10601405     ....s....wg...`.
   25cb4:	e2e20970 0c340069 00e020b8 a3d0e786     p...i.4.. ......
   25cc4:	bd4e9f4b d8ebf5ba cedf6bb3 eff7bbbd     K.N......k......
   25cd4:	1f8bc3e0 f9bcbe4f abd3e8f3 bdbecf5f     ....O......._...
   25ce4:	e3f0f7fb bf4f9fcb f8fbfdbe 70101fb5     ......O........p
   25cf4:	e3068061 41a721c7 10040302 260805c0     a....!.A.......&
   25d04:	82ffe0a8 e0e8360c 28461083 561484e1     .....6....F(...V
   25d14:	1885e168 86e1a866 e1e8761c 28862087     h...f....v... .(
   25d24:	962488e2 2889e268 8ae2a8a6 e2e8b62c     ..$.h..(....,...
   25d34:	18c6308b 240381a1 01445ff0 724d4096     .0.....$._D..@Mr
   25d44:	e3e8f41a 2906408f 164490e4 4891e469     .....@.)..D.i..H
   25d54:	92e4a926 e4e9364c 29465093 565494e5     &...L6...PF)..TV
   25d64:	5895e569 96e5a966 e5e9765c 29866097     i..Xf...\v...`.)
   25d74:	966498e6 00926669 8e638440 e6e06c60     ..d.if..@.c.`l..
   25d84:	29c6709b d6749ce7 789de769 9ee7a9e6     .p.)..t.i..x....
   25d94:	e7e9f67c 2a06809f 1684a0e8 88a1e86a     |......*....j...
   25da4:	a2e8aa26 e8ea368c 2a4690a3 5694a4e9     &....6....F*...V
   25db4:	7ca5e96a a6e9a9b2 e9ea769c 2a86a0a7     j..|.....v.....*
   25dc4:	96a4a8ea a8a9ea6a aaeaaaa6 eaeab6ac     ....j...........
   25dd4:	2ac6b0ab d6b4aceb b8adeb6a aeebaae6     ...*....j.......
   25de4:	ebeaf6bc 2b06c0af 16c4b0ec c8b1ec6b     .......+....k...
   25df4:	b2ecab26 eceb36cc 2b46d0b3 56d4b4ed     &....6....F+...V
   25e04:	ac03ed6b 3b000021 00000000              k...!..;....

00025e10 <data_img_bgHeader_gif>:
   25e10:	676d692f 4867622f 65646165 69672e72     /img/bgHeader.gi
   25e20:	49470066 61393846 006a03e0 ff0000c4     f.GIF89a..j.....
   25e30:	d8ba006f ebd6b9ed b3ecd7ba d3b6e4d0     o...............
   25e40:	e9d5b7e7 ffdac7ac d4b769aa e0ccb0e8     .........i......
   25e50:	b4decbaf d6b8e6d1 d8c5a9ea afd7c4a9     ................
   25e60:	cfb2dfcb e5d0b4e3 aee1cdb1 c6abddca     ................
   25e70:	d9c5aad9 addbc8ac ffffdcc9 eed9bbff     ................
	...
   25e8c:	21000000 000004f9 2c000000 00000000     ...!.......,....
   25e9c:	006a03e0 a0ff0500 69648e26 aeaa689e     ..j.....&.di.h..
   25eac:	70beeb6c 6d74cf2c efae78df c0ffef7c     l..p,.tm.x..|...
   25ebc:	2c4870a0 a4c88f1a 3a6cc972 74a8d09f     .pH,....r.l:...t
   25ecc:	af5aad4a cb76acd8 e0bf7aed 2e4c78b0     J.Z...v..z...xL.
   25edc:	b4e8cf9b bb6ecd7a 7cb8f0df efdbaf4e     ....z.n....|N...
   25eec:	cf7ebcf8 80fffbef 84838281 88878685     ..~.............
   25efc:	8c8b8a89 908f8e8d 94939291 98979695     ................
   25f0c:	9c9b9a99 a09f9e9d a4a3a2a1 a8a7a6a5     ................
   25f1c:	acabaaa9 b0afaead b4b3b2b1 b8b7b6b5     ................
   25f2c:	bcbbbab9 c0bfbebd c4c3c2c1 c8c7c6c5     ................
   25f3c:	cccbcac9 d0cfcecd d4d3d2d1 d8d7d6d5     ................
   25f4c:	dcdbdad9 e0dfdedd e4e3e2e1 e8e7e6e5     ................
   25f5c:	ecebeae9 f0efeeed f4f3f2f1 f8f7f6f5     ................
   25f6c:	fcfbfaf9 00fffefd 481c0a03 83c1a0b0     ...........H....
   25f7c:	5c2a1308 c3a1b0c8 4a231087 a2b1489c     ..*\......#J.H..
   25f8c:	33188bc5 b1c8dc6a 208fc7a3 491c8a43     ...3j...... C..I
   25f9c:	93c9a4b2 aaff5328 a5b2c95c 633097cb     ....(S..\.....0c
   25fac:	b3499cca 389bcda6 c9dcea73 9fcfa7b3     ..I....8s.......
   25fbc:	1d0a8340 d1a8b44a 2a9348a3 a9b4ca5d     @...J....H.*]...
   25fcc:	a350a7d3 b54a9d4a 58abd5aa cadd6ab3     ..P.J.J....X.j..
   25fdc:	afd7abb5 1d8ac360 d9acb64b aad368b3     ....`...K....h..
   25fec:	adb6cb5d e370b7db b74b9dca 78bbddae     ].....p...K....x
   25ffc:	cbddeaf3 bfdfafb7 1e0b0380 e1b0b84c     ............L...
   2600c:	2b1388c3 b1b8cc5e 2390c7e3 b94c9e4b     ...+^......#K.L.
   2601c:	98cbe5b2 ccde6b33 cfe7b3b9 1e8b43a0     ....3k.......C..
   2602c:	e9b4ba4d ab53a8d3 b5bacd5e 63b0d7eb     M.....S.^......c
   2603c:	bb4d9ecb b8dbedb6 cddeeb73 dfefb7bb     ..M.....s.......
   2604c:	1f0b83c0 f1b8bc4e 2b93c8e3 f9bcce5f     ....N......+_...
   2605c:	a3d00010 bd4e9f4b d8ebf5ba cedf6bb3     ....K.N......k..
   2606c:	eff7bbbd 1f8bc3e0 f9bcbe4f abd3e8f3     ........O.......
   2607c:	bdbecf5f e3f0f7fb bf4f9fcb f8fbfdbe     _.........O.....
   2608c:	c00f7ff3 0474071f e0280419 68160480     ......t...(....h
   2609c:	260881e0 82ffe0a8 e0e8360c 28461083     ...&.....6....F(
   260ac:	561484e1 1885e168 86e1a866 e1e8761c     ...Vh...f....v..
   260bc:	28862087 962488e2 2889e268 83a2a8a6     . .(..$.h..(....
   260cc:	c0374008 00d1fd00 d6348ac0 388de368     .@7.......4.h..8
   260dc:	8ee3a8e6 e3e8f63c 2906408f 4e4490e4     ....<....@.)..DN
   260ec:	0d018008 0ce30008 e4580000 29465093     ..........X..PF)
   260fc:	565494e5 5895e569 96e5a966 8058b604     ..TVi..Xf.....X.
   2610c:	20064a01 965c8cc3 6899e669 9ae6a9a6     .J. ..\.i..h....
   2611c:	e6e9b66c c0100096 c6610240 789be640     l.......@.a.@..x
   2612c:	9ee7a9e6 e7e9f67c 08e6809f 30110280     ....|..........0
   2613c:	3098a600 a2e819dc e8ea368c 2a4690a3     ...0.....6....F*
   2614c:	60008fa9 050100a0 0c003034 e93a2801     ...`....40...(:.
   2615c:	2a86a0a7 96a4a8ea 150026fa a1813050     ...*.....&..P0..
   2616c:	a9d0ba4b 2ac6b0a9 d6b4aceb 0086ab6a     K......*....j...
   2617c:	02817058 6889d012 2adeaf0b 16c4b0ec     Xp.....h...*....
   2618c:	7bb1ec6b 01c0e002 ebe01010 2b22c10b     k..{.........."+
   2619c:	56d4b4ed b52eed6b c07b2a28 f00a9802     ...Vk...(*{.....
   261ac:	62d10b2b e4b8ee2b b56e6b96 6db03c00     +..b+....kn..<.m
   261bc:	10aedfb7 c6f0b9ee f4bcef2b baee9a02     ........+.......
   261cc:	425b7805 003b0008                       .x[B..;.

000261d4 <data_img_bgMiddle_gif>:
   261d4:	676d692f 4d67622f 6c646469 69672e65     /img/bgMiddle.gi
   261e4:	49470066 61393846 000103e0 bb0000e6     f.GIF89a........
   261f4:	f9f9eed9 006ffff9 e5edd8ba c4a9e5e5     ......o.........
   26204:	dac7acd7 b6e4d0b3 d6b9e7d3 decbafeb     ................
   26214:	fbfafafa fcfcfbfb fdfdfdfc fffefefe     ................
   26224:	0000ffff 00000000 00000000 00000000     ................
	...
   26370:	21000000 000004f9 2c000000 00000000     ...!.......,....
   26380:	000103e0 803e0700 84838200 88100203     ......>.........
   26390:	8c8b8a89 908f8e8d 94939291 98979695     ................
   263a0:	9c9b9a99 a09f9e9d a4a3a2a1 a8a7a6a5     ................
   263b0:	acabaaa9 b0afaead 05029bb1 08070a06     ................
   263c0:	00840309 003b0081                       ......;.

000263c8 <data_img_cloudLogo_png>:
   263c8:	676d692f 6f6c632f 6f4c6475 702e6f67     /img/cloudLogo.p
   263d8:	8900676e 0d474e50 000a1a0a 490d0000     ng..PNG........I
   263e8:	00524448 00800000 08800000 00000006     HDR.............
   263f8:	cb613ec3 06000000 44474b62 ff00ff00     .>a.....bKGD....
   26408:	bda0ff00 000093a7 4449270b da785441     .........'IDATx.
   26418:	6c7f9ded c715575b 96b6576f 6c295d76     ...l[W..oW..v])l
   26428:	87ec06dd a31f8c06 31b07594 60306c7e     .........u.1~l0`
   26438:	b6843608 1543ad31 6a8240ea a0636d08     .6..1.C..@.j.mc.
   26448:	651b426d 6915b18c 61428bfd 26849b2b     mB.e...i..Ba+..&
   26458:	e38ad816 6aac2824 8cd35d60 7bf6c486     ....$(.j`].....{
   26468:	24e271cf 49c76276 ddb1389c cb8ff7e6     .q.$vb.I.8......
   26478:	ae024e39 73f3ef73 9efcf7ed 91d23e7d     9N..s..s....}>..
   26488:	cfcfc3fb eef3df7e bdce738f 2082318f     ....~....s...1. 
   26498:	08208208 82082082 20820820 08208208     .. .. .. .. .. .
   264a8:	82082082 20820820 b5e1cb08 89ac0b8c     . .. .. ........
   264b8:	00390cae 38400e41 db174847 39677604     ..9.A.@8GH...vg9
   264c8:	d9bb801c dbee7085 08728548 06dec4df     .....p..H.r.....
   264d8:	1001ff17 c8b6012d b06ec6ff d96a01dc     ....-.....n...j.
   264e8:	dce399f3 46ec05ac bbbac552 f0b836fe     .......FR....6..
   264f8:	4ef11c81 58d6ce70 f82000e5 85fef0f5     ...Np..X.. .....
   26508:	e11763ac 2ec06adf 14cc8527 005d81bf     .c...j..'.....].
   26518:	285c7b17 b4ed8ba0 d96a01cc f19f253f     .{\(......j.?%..
   26528:	fcc9523b 250fdc01 1d107f17 80076cc4     ;R.....%.....l..
   26538:	c25bfcbb c92cdde3 495b635f 7ffa2b21     ..[...,._c[I!+..
   26548:	4449f337 0e99a5fc f9d86bc0 e4a8bef0     7.ID.....k......
   26558:	3a931ff8 9b813956 c222517d 07dffc0c     ...:V9..}Q".....
   26568:	5a80734c d8e494f6 79c73800 5db58ca4     Ls.Z.....8.y...]
   26578:	8c448341 b63de73f ebc55d8e baf025d9     A.D.?.=..]...%..
   26588:	8b8dba05 a357cfe0 cbba71e5 2427b3e1     ......W..q....'$
   26598:	a41dffcd 700ed588 2e0fbd98 9044b4fe     .......p......D.
   265a8:	7d984d5b b87126bc 7ca35206 817ec0ad     [M.}.&q..R.|..~.
   265b8:	d620f520 0f3d25b5 a9c1314c 1d9f047e      . ..%=.L1..~...
   265c8:	1cd739cf 91b620c4 056be512 ca2591de     .9... ....k...%.
   265d8:	afd26809 387cf533 bdb17408 d2c6b199     .h..3.|8.t......
   265e8:	2a437f39 78407f94 41c08e1f 9d96b59c     9.C*..@x...A....
   265f8:	147d8eb3 d308d9ce 029177be 7763eba5     ..}......w....cw
   26608:	94fd45c2 3ac7d3a9 987039f6 7dae703d     .E.....:.9p.=p.}
   26618:	9943ae70 bd8b9de8 07f7fcb4 8de66ec1     p.C..........n..
   26628:	bf55a36c f3b4d359 ad769a3d 92ffe7cf     l.U.Y...=.v.....
   26638:	f1ee5147 a1efb4f9 ffd9fd2d f7cf9f35     GQ......-...5...
   26648:	b83060a1 bfc41aae 2a7e2e18 b1755213     .`0.......~*.Ru.
   26658:	fcc8c13f bd1325bd 338edd96 e7cfe583     ?....%.....3....
   26668:	ec1e6c06 df3e99df ca5ddec5 7af5e9df     .l....>...]....z
   26678:	f5557a37 1da2af5e 07aa28f0 8abde75e     7zU.^....(..^...
   26688:	22d8f3ca a7c7bb58 710e0b3e 9cfce733     ..."X...>..q3...
   26698:	fdcc1c4a 9c044721 22013d6e cfab386c     J...!G..n=."l8..
   266a8:	81cecbdb 058377e3 772e8a0d 7ac87406     .....w.....w.t.z
   266b8:	bf314576 9be6ee0f 043eaee0 080da642     vE1.......>.B...
   266c8:	753e6fae 7b7f6c00 9595c77b c8ef87d2     .o>u.l.{{.......
   266d8:	5b64ac49 05bdd83f 3e967a25 c29164ef     I.d[?...%z.>.d..
   266e8:	2674dae7 4a2d0408 5dadbf21 53ee3ed3     ..t&..-J!..].>.S
   266f8:	45a2a6d4 382cdb17 8f1e8bc2 15ce3de7     ...E..,8.....=..
   26708:	2e57a71f 015e46f6 bc38ecdc 67c0d27e     ..W..F^...8.~..g
   26718:	42359c3d 34dec337 df413dd2 e7104efe     =.5B7..4.=A..N..
   26728:	f89b06f7 2c1c0ca2 fdcadd05 71ac35d0     .......,.....5.q
   26738:	c8c0039e 261a233d c7348c52 3f1d6892     ....=#.&R.4..h.?
   26748:	0ccdcec8 3e13cce6 aec086db 6826fd91     .......>......&h
   26758:	61056fea 7e16cd86 602729b5 3395708c     .o.a...~.)'`.p.3
   26768:	c70c025b cb83b2d6 2b593003 d03a4070     [........0Y+p@:.
   26778:	cee94793 0a60a3b4 14582f58 08360e2c     .G....`.X/X.,.6.
   26788:	00160fd6 306b016b 387104e4 0d56c7e7     ....k.k0..q8..V.
   26798:	27e514f2 a19cc620 78d5573b 8f0f7757     ...' ...;W.xWw..
   267a8:	7c780744 278f8464 4c993c93 13475e65     D.x|d..'.<.Le^G.
   267b8:	34383e09 fbfafbc4 59d03fb9 71681380     .>84.....?.Y..hq
   267c8:	ed3e5145 76c0f1e4 2e08ca4c ea965478     EQ>....vL...xT..
   267d8:	73200c15 93f3871d 6960c360 eb049603     .. s....`.`i....
   267e8:	d7923b04 67b30609 7ff17009 eea4446d     .;.....g.p..mD..
   267f8:	3e3e5e9e 0b0be49e 3328dc0b 387c3333     .^>>......(333|8
   26808:	9d1de71e 611c465d 5f92a602 e0acfa75     ....]F.a..._u...
   26818:	2c9eb02e a648f711 4574bb8f f080563a     ...,..H...tE:V..
   26828:	530296b9 9d74eac1 80b319a0 f953fe20     ...S..t..... .S.
   26838:	8509e984 a7d3a9f8 2e2c3179 f1b1f22e     ........y1,.....
   26848:	308e2371 5bb4d5ed 4d04ed9c ff083d6c     q#.0...[...Ml=..
   26858:	45645c28 bbc56a94 d0ec774f ba622cb6     (\dE.j..Ow...,b.
   26868:	35818b48 d2209dca 3d11e4fc 077f3431     H..5.. ....=14..
   26878:	bc52a64f 6023a094 88dd808b 8310e0de     O.R...#`........
   26888:	269fce4c e0bc424a 8a917f00 f84094af     L..&JB........@.
   26898:	c2b1c36c e79f563f 7075e374 1152bda1     l...?V..t.up..R.
   268a8:	3e3ee142 cdc73737 12727262 319d035a     B.>>77..brr.Z..1
   268b8:	6086aa82 12a5b860 323bffe3 f8914351     ...``.....;2QC..
   268c8:	fc58956f b3381b15 dbab983b a39efdc2     o.X...8.;.......
   268d8:	1fdf8bd2 54ee6689 eb0741b3 bf4b760a     .....f.T.A...vK.
   268e8:	0e4acc07 f0e46257 aff8a115 d2e20f2f     ..J.Wb....../...
   268f8:	ffc75926 d96e15cf 1a3f172f 3f3256e5     &Y....n./.?..V2?
   26908:	bb3bcf3f 704e7a82 fddd2567 0acd8217     ?.;..zNpg%......
   26918:	44d7a01d 860657f1 689c9530 d8bd2edc     ...D.W..0..h....
   26928:	2f30e1bd b3b3b307 c808eb5c b9b857be     ..0/....\....W..
   26938:	95edf9b9 2d5dfe94 e2c9937e e30f58af     ......]-~....X..
   26948:	092faddd 041fb42f cfcfb330 4a7d3a47     .././...0...G:}J
   26958:	a9f4283e f34a550f 01d0b2ff 7b17a502     >(...UJ........{
   26968:	4f2b6c76 13c4df0f 78f26fb1 a87cbbe4     vl+O.....o.x..|.
   26978:	f48f0f7f 917a5cfe c53a9d4f 96060dcb     .....\z.O.:.....
   26988:	50a44964 12beb428 7424201c 88d29180     dI.P(.... $t....
   26998:	9db2313e e31f840f 058d1d1d c4716285     >1...........bq.
   269a8:	3c70076f 53d4c2a0 55d81632 22b1017e     o.p<...S2..U~.."
   269b8:	933d96b7 ebecdcd7 837fe682 b4787330     ..=.........0sx.
   269c8:	5317d138 e06278eb f9d9de6e e2c759ea     8..S.xb.n....Y..
   269d8:	b8a6a727 8118c05d c4785a64 e7f87d0e     '...]...dZx..}..
   269e8:	ddedc50d f38169ec def8587c f1dc45e3     .....i..|X...E..
   269f8:	2078dba3 112a2ee0 730a1bd3 80ad813b     ..x ..*....s;...
   26a08:	cda44838 5db5b5b7 a8070ce4 8e088f65     8H.....]....e...
   26a18:	def85ebd 5f85c2d6 91e7ad48 8b30cff0     .^....._H.....0.
   26a28:	0e267456 a376fb63 6b223faf c53a7605     Vt&.c.v..?"k.v:.
   26a38:	44141e01 7c233eff e2a17b6f c13de46f     ...D.>#|o{..o.=.
   26a48:	c54b2543 2fe47396 92529d03 33adfc31     C%K..s./..R.1..3
   26a58:	1ec5c01c d42c755f 7bdf0be0 f3f8b8d2     ...._u,....{....
   26a68:	d83ccdc9 6121b2f9 94b75a71 5ffd1dae     ..<...!aqZ....._
   26a78:	319316ba 81f7f023 42778c58 29082e04     ...1#...X.wB...)
   26a88:	71823b5d 34038901 f601c53b 32e01c09     ];.q...4;......2
   26a98:	34df7be1 e06fe77a cd7f9d5d d147a79b     .{.4z.o.].....G.
   26aa8:	6ece2027 57633134 84a18124 44c84bb3     ' .n41cW$....K.D
   26ab8:	c60dbdd5 67afa01c 0e60fe9f d35378a2     .......g..`..xS.
   26ac8:	e852bcd3 fe15edee f06096ce 013ae702     ..R.......`...:.
   26ad8:	6a22c96e e2fa6205 75bba3c7 6244faef     n."j.b.....u..Db
   26ae8:	b21a578c 0d542081 0764e65d 81d0b678     .W... T.].d.x...
   26af8:	25d8ece0 c47ff220 f3f34317 78220db4     ...% ....C...."x
   26b08:	db054656 4e23ed34 851b8076 c0dd800e     VF..4.#Nv.......
   26b18:	2201d898 9a8ebda1 4c0a95c2 82230b49     ...".......LI.#.
   26b28:	d6d1ed3e 9d73d6d6 8b4b00e9 4e857a3e     >.....s...K.>z.N
   26b38:	fe2d5be0 7015d8f4 368b8bf7 bc438362     .[-....p...6b.C.
   26b48:	f5f50992 ba798de9 05faaa3d 1e03e6a7     ......y.=.......
   26b58:	0e801692 d100e99c 0bc213f0 76757580     .............uuv
   26b68:	0297c11e 5be6a29c d553e676 b96e395f     .......[v.S._9n.
   26b78:	6d899419 5fd5ac16 4de6ac32 92fb4f2c     ...m..._2..M,O..
   26b88:	b5aab8eb bfd35d54 8c6f8e02 6ab03bc4     ....T]....o..;.j
   26b98:	425d96c8 6488e166 7d883fcd fffd6ebf     ..]Bf..d.?.}.n..
   26ba8:	f8e9e328 383f8567 9533d500 3003e60e     (...g.?8..3....0
   26bb8:	2453a943 ae221b92 904b55b1 62edaa59     C.S$.."..UK.Y..b
   26bc8:	c69af0ed 73a1202a 892d52e0 7d1d4c13     ....* .s.R-..L.}
   26bd8:	bc0eef3f 83b1fc28 9abcc343 e8d1e2c0     ?...(...C.......
   26be8:	8b6f2c40 cb902b80 7661fc2f f7e2a0a5     @,o..+../.av....
   26bf8:	737be919 ad9c8e36 f5ea18bf 0802839e     ..{s6...........
   26c08:	6b753c9f 6957ca30 66cccccc 637a9732     .<uk0.Wi...f2.zc
   26c18:	6e0ee802 b0f08f2f ff080331 4a71100b     ...n/...1.....qJ
   26c28:	c24f4770 d2507dff b2b2dc52 74d13420     pGO..}P.R... 4.t
   26c38:	6fbc5707 16397ae9 383b544b 4f59d1fb     .W.o.z9.KT;8..YO
   26c48:	c0f18310 5f84eb06 4bbbd55a ecc60367     ......._Z..Kg...
   26c58:	256b3855 867b81b1 c160fd8e d7675f48     U8k%..{...`.H_g.
   26c68:	60d58de4 d0b3a837 c46b01f4 f9d85a5f     ...`7.....k._Z..
   26c78:	9102c186 7655fce3 e073e8a9 70d4ff0b     ......Uv..s....p
   26c88:	4c3846f1 09c4afea 8138b2c2 6b6cb516     .F8L......8...lk
   26c98:	79fde59a 16ef84f4 00ad8795 01bf210b     ...y.........!..
   26ca8:	eef75a5f 5c799ac7 dca98b6d 6e951b29     _Z....y\m...)..n
   26cb8:	20a661d9 59841fab 72adb7c1 70204d80     .a. ...Y...r.M p
   26cc8:	2a7e204c 58004cf3 163b2ffb 7acdaafa     L ~*.L.X./;....z
   26cd8:	f851f16b 97f38d4a 5961a18a 5bd4a057     k.Q.J.....aYW..[
   26ce8:	9ddbe539 41d349b3 0d9f7359 d39e5b4c     9....I.AYs..L[..
   26cf8:	642dd2ab 32b57609 541fad27 0e0b2c27     ..-d.v.2'..T',..
   26d08:	4ff9e72d ba331d80 1b6663d9 949b4516     -..O..3..cf..E..
   26d18:	7a566915 ba8ad798 bfd7af01 0056bac3     .iVz..........V.
   26d28:	44866f37 7bf7d18f 5961ed14 6df61719     7o.D...{..aY...m
   26d38:	00ddf144 db6857ee 51f4007c e97d12ff     D....Wh.|..Q..}.
   26d48:	ec2c0ad1 d8c49b30 9396b398 9e7ff341     ..,.0.......A...
   26d58:	50c7f9a8 85fbf527 65a74a93 6dc7e1a1     ...P'....J.e...m
   26d68:	e9b000e9 2f3b36c1 581a72cf 01692cf1     .....6;/.r.X.,i.
   26d78:	f367b11e 54dffb0f 59878163 a4bbd960     ..g....Tc..Y`...
   26d88:	f6fbe872 bd550074 7185f44b 70a235bb     r...t.U.K..q.5.p
   26d98:	490b4370 6d97e8f1 b19800e9 e96f34a2     pC.I...m.....4o.
   26da8:	b40cd590 da97fdfa 41b80bb5 22fb85f4     ...........A..."
   26db8:	40b35211 493aeb70 db60203e 0872e029     .R.@p.:I> `.).r.
   26dc8:	96d57178 14c9e06c 10512a00 b4be3608     xq..l....*Q..6..
   26dd8:	7c205d75 8be89f41 308694e3 285fee06     u] |A......0.._(
   26de8:	b4d10c2d 00ee6c6b 04c2d3ca a4d82c10     -...kl.......,..
   26df8:	d33f2056 954e04b0 d4f98895 32bedbbf     V ?...N........2
   26e08:	b8e9e3d8 3b1db65a c1f5074d b67587bd     ....Z..;M.....u.
   26e18:	31c05d9b c3ca2396 82f68a7d 8f181b2c     .].1.#..}...,...
   26e28:	c45094d3 7e84c4c4 e73c30a5 03eb31c0     ..P....~.0<..1..
   26e38:	981969f0 98fd94b6 8eb76c30 d809e4eb     .i......0l......
   26e48:	b136002f 7a82b5c0 7c430bfb 081033a5     /.6....z..C|.3..
   26e58:	22d4726c 96ca7c11 e610355e 81d03007     lr.".|..^5...0..
   26e68:	dc762185 302cc3c9 dd4b8a23 430a0ab1     .!v...,0#.K....C
   26e78:	2fc2bae4 07ed98d9 82333a7e a13fd603     .../....~:3...?.
   26e88:	770c72a3 83f47716 c572b026 90af28a7     .r.w.w..&.r..(..
   26e98:	7e256798 04ffc40c ead03a73 8e8581ad     .g%~....s:......
   26ea8:	44028a4f 85ab5264 656e1967 792c0495     O..DdR..g.ne..,y
   26eb8:	08c40afe d7571214 74ec60ba 6a54ab37     ......W..`.t7.Tj
   26ec8:	42d66a6a f03be8c2 f9e3ce74 c8abc64a     jj.B..;.t...J...
   26ed8:	e78a6066 f1e3adc2 016ab0fa 6bc8389b     f`........j..8.k
   26ee8:	450387df a11aefe8 3abd7875 6b43754c     ...E....ux.:LuCk
   26ef8:	ddf847f8 8873e18f 8cb5b1f1 20820820     .G....s..... .. 
   26f08:	08208208 82082082 20820820 08208208     .. .. .. .. .. .
   26f18:	82082082 20820820 08208208 82082082     . .. .. .. .. ..
   26f28:	20820820 08208208 82082082 e62a8820      .. .. .. .. .*.
   26f38:	895abebf 41b31893 000000f5 4e454900     ..Z....A.....IEN
   26f48:	6042ae44 00000082                       D.B`....

00026f50 <data_img_tab_gif>:
   26f50:	676d692f 6261742f 6669672e 46494700     /img/tab.gif.GIF
   26f60:	01613938 91002200 6fff0000 eed9bb00     89a..".....o....
   26f70:	00f8f1e7 f9210000 00000004 002c0000     ......!.......,.
   26f80:	01000000 00002200 1f8c0802 6bedcba2     .....".........k
   26f90:	3b000140 00000000                       @..;....

00026f98 <data_img_tabActive_gif>:
   26f98:	676d692f 6261742f 69746341 672e6576     /img/tabActive.g
   26fa8:	47006669 39384649 22000161 00008000     if.GIF89a.."....
   26fb8:	ff006fff f921ffff 00000004 002c0000     .o....!.......,.
   26fc8:	01000000 00002200 8e440502 005acba9     ....."....D...Z.
   26fd8:	0000003b                                ;...

00026fdc <data_img_tabActLeft_gif>:
   26fdc:	676d692f 6261742f 4c746341 2e746665     /img/tabActLeft.
   26fec:	00666967 38464947 00046139 00910022     gif.GIF89a.."...
   26ffc:	629be300 ffeed9bb ffff006f 04f921ff     ...b....o....!..
   2700c:	00000000 00002c00 00040000 02000022     .....,......"...
   2701c:	20118c1a 9ea33212 5b4c6f93 7a9cceaf     ... .2...oL[...z
   2702c:	07616dfc 9e49a296 0000556a 0000003b     .ma...I.jU..;...

0002703c <data_img_tabActRight_gif>:
   2703c:	676d692f 6261742f 52746341 74686769     /img/tabActRight
   2704c:	6669672e 46494700 04613938 91002200     .gif.GIF89a.."..
   2705c:	9be30000 eed9bb62 ff006fff f921ffff     ....b....o....!.
   2706c:	00000004 002c0000 04000000 00002200     ......,......"..
   2707c:	2e441802 ac123362 5a829358 bade2778     ..D.b3..X..Zx'..
   2708c:	5979fe57 78268e48 3b00057a 00000000     W.yYH.&xz..;....

0002709c <data_img_tabLeft_gif>:
   2709c:	676d692f 6261742f 7466654c 6669672e     /img/tabLeft.gif
   270ac:	46494700 03613938 91002200 6fff0000     .GIF89a..".....o
   270bc:	eed9bb00 00f8f1e7 f9210000 00000004     ..........!.....
   270cc:	002c0000 03000000 00002200 8f8c0e02     ..,......"......
   270dc:	0d1228a9 dab49ca3 05d8158b 00003b00     .(...........;..

000270ec <data_img_tabRight_gif>:
   270ec:	676d692f 6261742f 68676952 69672e74     /img/tabRight.gi
   270fc:	49470066 61393846 00220003 ff000091     f.GIF89a..".....
   2710c:	d9bb006f f8f1e7ee 21000000 000004f9     o..........!....
   2711c:	2c000000 00000000 00220003 8c0f0200     ...,......".....
   2712c:	1227a98f b49c9afd 55f38bda 3b0017a0     ..'........U...;
   2713c:	00000000                                ....

00027140 <file_404_html>:
   27140:	00000000 0001bcac 0001bcb6 000000ac     ................
   27150:	00000000                                ....

00027154 <file_control_shtml>:
   27154:	00027140 0001bd64 0001bd73 00000679     @q..d...s...y...
   27164:	00000000                                ....

00027168 <file_dashboard_shtml>:
   27168:	00027154 0001c3ec 0001c3fd 00004aae     Tq...........J..
   27178:	00000000                                ....

0002717c <file_index_html>:
   2717c:	00027168 00020eac 00020eb8 000004e2     hq..............
   2718c:	00000000                                ....

00027190 <file_sensordata_shtml>:
   27190:	0002717c 0002139c 000213ae 00000013     |q..............
   271a0:	00000000                                ....

000271a4 <file_smoothie_min_js>:
   271a4:	00027190 000213c4 000213d5 00002bdc     .q...........+..
   271b4:	00000000                                ....

000271b8 <file_stats_shtml>:
   271b8:	000271a4 00023fb4 00023fc1 00000958     .q...?...?..X...
   271c8:	00000000                                ....

000271cc <file_tcp_shtml>:
   271cc:	000271b8 0002491c 00024927 00000657     .q...I..'I..W...
   271dc:	00000000                                ....

000271e0 <file_css_styles_css>:
   271e0:	000271cc 00024f80 00024f90 00000ae1     .q...O...O......
   271f0:	00000000                                ....

000271f4 <file_img_bgFooter_gif>:
   271f4:	000271e0 00025a74 00025a86 00000387     .q..tZ...Z......
   27204:	00000000                                ....

00027208 <file_img_bgHeader_gif>:
   27208:	000271f4 00025e10 00025e22 000003b2     .q...^.."^......
   27218:	00000000                                ....

0002721c <file_img_bgMiddle_gif>:
   2721c:	00027208 000261d4 000261e6 000001e2     .r...a...a......
   2722c:	00000000                                ....

00027230 <file_img_cloudLogo_png>:
   27230:	0002721c 000263c8 000263db 00000b73     .r...c...c..s...
   27240:	00000000                                ....

00027244 <file_img_tab_gif>:
   27244:	00027230 00026f50 00026f5d 00000038     0r..Po..]o..8...
   27254:	00000000                                ....

00027258 <file_img_tabActive_gif>:
   27258:	00027244 00026f98 00026fab 0000002f     Dr...o...o../...
   27268:	00000000                                ....

0002726c <file_img_tabActLeft_gif>:
   2726c:	00027258 00026fdc 00026ff0 0000004a     Xr...o...o..J...
   2727c:	00000000                                ....

00027280 <file_img_tabActRight_gif>:
   27280:	0002726c 0002703c 00027051 00000048     lr..<p..Qp..H...
   27290:	00000000                                ....

00027294 <file_img_tabLeft_gif>:
   27294:	00027280 0002709c 000270ad 0000003e     .r...p...p..>...
   272a4:	00000000                                ....

000272a8 <file_img_tabRight_gif>:
   272a8:	00027294 000270ec 000270fe 0000003f     .r...p...p..?...
   272b8:	00000000 454c4449 00000000 09632509     ....IDLE.....%c.
   272c8:	25097525 75250975 00000a0d 09752509     %u.%u.%u.....%u.
   272d8:	25752509 000a0d25 09752509 25313c09     .%u%%....%u..<1%
   272e8:	000a0d25 20726d54 00637653              %...Tmr Svc.

000272f4 <heapSTRUCT_SIZE>:
   272f4:	00000008                                ....

000272f8 <pcInterruptPriorityRegisters>:
   272f8:	e000e3f0                                ....

000272fc <_global_impure_ptr>:
   272fc:	200000e0 00000043                       ... C...

00027304 <blanks.3595>:
   27304:	20202020 20202020 20202020 20202020                     

00027314 <zeroes.3596>:
   27314:	30303030 30303030 30303030 30303030     0000000000000000
   27324:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   27334:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
   27344:	006e616e 33323130 37363534 62613938     nan.0123456789ab
   27354:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
   27364:	00000030 69666e49 7974696e 00000000     0...Infinity....
   27374:	004e614e                                NaN.

00027378 <charset>:
   27378:	000273b0                                .s..

0002737c <lconv>:
   2737c:	000273ac 00027334 00027334 00027334     .s..4s..4s..4s..
   2738c:	00027334 00027334 00027334 00027334     4s..4s..4s..4s..
   2739c:	00027334 00027334 ffffffff ffffffff     4s..4s..........
   273ac:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
   273bc:	00000000                                ....

000273c0 <__mprec_tens>:
   273c0:	00000000 3ff00000 00000000 40240000     .......?......$@
   273d0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   273e0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   273f0:	00000000 412e8480 00000000 416312d0     .......A......cA
   27400:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   27410:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   27420:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   27430:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   27440:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   27450:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   27460:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   27470:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   27480:	79d99db4 44ea7843                       ...yCx.D

00027488 <p05.2463>:
   27488:	00000005 00000019 0000007d 00000000     ........}.......

00027498 <__mprec_bigtens>:
   27498:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   274a8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   274b8:	7f73bf3c 75154fdd                       <.s..O.u

000274c0 <__mprec_tinytens>:
   274c0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   274d0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   274e0:	64ac6f43 0ac80628                       Co.d(...

000274e8 <_init>:
   274e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   274ea:	bf00      	nop
   274ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
   274ee:	bc08      	pop	{r3}
   274f0:	469e      	mov	lr, r3
   274f2:	4770      	bx	lr

000274f4 <_fini>:
   274f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   274f6:	bf00      	nop
   274f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   274fa:	bc08      	pop	{r3}
   274fc:	469e      	mov	lr, r3
   274fe:	4770      	bx	lr

00027500 <__frame_dummy_init_array_entry>:
   27500:	0485 0000                                   ....

00027504 <__do_global_dtors_aux_fini_array_entry>:
   27504:	0471 0000                                   q...
