<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/Surelog" target="_blank">Surelog</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>
time_elapsed: 1.780s
ram usage: 40900 KB
</pre>
<pre class="log">

surelog -nopython -nobuiltin -parse -noelab -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>
[INFO :CM0023] Creating log file ./slpp_all/surelog.log.

[WARNI:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:8</a>: No timescale set for &#34;ram_sp_sr_sw&#34;.

[INFO :CP0300] Compilation...

[INFO :CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:8</a>: Compile module &#34;work@ram_sp_sr_sw&#34;.

[NOTE :CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v:11</a>: Implicit port type (wire) for &#34;data&#34;.

Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 1

</pre>
</body>