$date
	Wed Oct 06 13:59:20 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exercicio0901 $end
$var wire 1 ! clk $end
$upscope $end
$scope module Exercicio0901 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#6
1!
#12
0!
1"
#18
1!
#24
0!
0"
#30
1!
#36
0!
1"
#42
1!
#48
0!
0"
#54
1!
#60
0!
1"
#66
1!
#72
0!
0"
#78
1!
#84
0!
1"
#90
1!
#96
0!
0"
#100
