// Seed: 2271605697
module module_0;
  wire id_1, id_2;
  logic [7:0] id_3;
  always begin : LABEL_0
    id_3[1&&-1&&1] <= -1;
  end
  parameter id_4 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd88,
    parameter id_12 = 32'd76,
    parameter id_16 = 32'd37,
    parameter id_9  = 32'd97
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    _id_11,
    _id_12,
    id_13
);
  input wire id_13;
  input wire _id_12;
  output wire _id_11;
  input wire id_10;
  inout wire _id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  module_0 modCall_1 ();
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_14;
  logic [id_12 : id_11  #  (  1  )] id_15;
  ;
  assign id_3 = id_2;
  localparam id_16 = 1;
  wire [id_9 : id_16] id_17;
  assign id_5 = id_12;
endmodule
