{"vcs1":{"timestamp_begin":1700246262.426353057, "rt":9.72, "ut":8.76, "st":0.52}}
{"vcselab":{"timestamp_begin":1700246272.225045952, "rt":1.12, "ut":0.35, "st":0.14}}
{"link":{"timestamp_begin":1700246273.415858176, "rt":0.38, "ut":0.11, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700246261.796977055}
{"VCS_COMP_START_TIME": 1700246261.796977055}
{"VCS_COMP_END_TIME": 1700246275.854510269}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370196}}
{"stitch_vcselab": {"peak_mem": 240020}}
