{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 19:17:39 2024 " "Info: Processing started: Tue Dec 03 19:17:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32ICPU -c RV32ICPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RV32ICPU -c RV32ICPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "branch Branch RV32ICPU.v(29) " "Info (10281): Verilog HDL Declaration information at RV32ICPU.v(29): object \"branch\" differs only in case from object \"Branch\" in the same scope" {  } { { "RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Memwrite MemWrite RV32ICPU.v(397) " "Info (10281): Verilog HDL Declaration information at RV32ICPU.v(397): object \"Memwrite\" differs only in case from object \"MemWrite\" in the same scope" {  } { { "RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 397 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32icpu.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file rv32icpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Info: Found entity 1: maindec" {  } { { "RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 aludec " "Info: Found entity 2: aludec" {  } { { "RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 162 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Info: Found entity 3: datapath" {  } { { "RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 227 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 RV32I " "Info: Found entity 4: RV32I" {  } { { "RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 392 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 controller " "Info: Found entity 5: controller" {  } { { "RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 481 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluout RV32ICPU.v(470) " "Warning (10236): Verilog HDL Implicit Net warning at RV32ICPU.v(470): created implicit net for \"aluout\"" {  } { { "RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 470 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOp RV32ICPU.v(509) " "Warning (10236): Verilog HDL Implicit Net warning at RV32ICPU.v(509): created implicit net for \"ALUOp\"" {  } { { "RV32ICPU.v" "" { Text "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 509 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "RV32ICPU " "Error: Top-level design entity \"RV32ICPU\" is undefined" {  } {  } 0 0 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.map.smsg " "Info: Generated suppressed messages file C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Error: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 03 19:17:39 2024 " "Error: Processing ended: Tue Dec 03 19:17:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
