INFO-FLOW: Workspace C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2 opened at Thu Dec 29 12:25:22 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.883 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.018 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.036 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.152 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./HLS_final_vitis/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS_final_vitis/solution2/directives.tcl
Execute     set_directive_top -name dpu_keygen dpu_keygen 
INFO: [HLS 200-1510] Running: set_directive_top -name dpu_keygen dpu_keygen 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/wrapper.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling HLS_Final_vitis_src/wrapper.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang HLS_Final_vitis_src/wrapper.cpp -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.cpp.clang.err.log 
Command       ap_eval done; 0.115 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dpu_keygen -name=dpu_keygen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/.systemc_flag -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/all.directive.json -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.bc -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.102 sec.
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/spu.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling HLS_Final_vitis_src/spu.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang HLS_Final_vitis_src/spu.cpp -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dpu_keygen -name=dpu_keygen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/.systemc_flag -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/all.directive.json -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.138 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.bc -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.103 sec.
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/dpu.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling HLS_Final_vitis_src/dpu.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang HLS_Final_vitis_src/dpu.cpp -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.cpp.clang.err.log 
WARNING: [HLS 207-997] '/*' within block comment (HLS_Final_vitis_src/dpu.cpp:429:5)
WARNING: [HLS 207-997] '/*' within block comment (HLS_Final_vitis_src/dpu.cpp:444:5)
WARNING: [HLS 207-997] '/*' within block comment (HLS_Final_vitis_src/dpu.cpp:490:5)
WARNING: [HLS 207-997] '/*' within block comment (HLS_Final_vitis_src/dpu.cpp:504:5)
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dpu_keygen -name=dpu_keygen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.121 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/.systemc_flag -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/all.directive.json -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.196 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.bc -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.106 sec.
WARNING: [HLS 207-5292] unused parameter 'arg' (HLS_Final_vitis_src/dpu.cpp:131:105)
WARNING: [HLS 207-5292] unused parameter 'rb' (HLS_Final_vitis_src/dpu.cpp:598:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.104 seconds; current allocated memory: 1.451 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.g.bc" "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.g.bc" "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.g.bc"  
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/wrapper.g.bc C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/spu.g.bc C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu.g.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.0.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.366 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.367 sec.
Execute       run_link_or_opt -opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dpu_keygen -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dpu_keygen -reflow-float-conversion -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.846 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.848 sec.
Execute       run_link_or_opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dpu_keygen 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dpu_keygen -mllvm -hls-db-dir -mllvm C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.lto.bc -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 73.657 sec.
INFO: [HLS 214-210] Disaggregating variable 'dpu' (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_1' (HLS_Final_vitis_src/dpu.cpp:117:20) in function 'DPU::read_intt' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_Final_vitis_src/dpu.cpp:102:20) in function 'DPU::read_ntt' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:101:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (HLS_Final_vitis_src/dpu.cpp:84:19) in function 'DPU::write_p4' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (HLS_Final_vitis_src/dpu.cpp:77:19) in function 'DPU::write_p3' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'DPU_UNIT_LOOP' (HLS_Final_vitis_src/dpu.cpp:532:15) in function 'DPU::dpu_unit' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:531:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_1' (HLS_Final_vitis_src/dpu.cpp:66:19) in function 'DPU::read_p2' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:65:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_1' (HLS_Final_vitis_src/dpu.cpp:59:19) in function 'DPU::read_p1' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'SPU::load64(unsigned char const*)' into 'SPU::shake_absorb(unsigned int, unsigned char const*, unsigned long) (.15)' (HLS_Final_vitis_src/spu.cpp:341:0)
INFO: [HLS 214-178] Inlining function 'SPU::store64(unsigned char*, unsigned long long)' into 'SPU::shake_squeeze(unsigned int, unsigned char*, unsigned long) (.6)' (HLS_Final_vitis_src/spu.cpp:426:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_init() (.18)' into 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' (HLS_Final_vitis_src/spu.cpp:483:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_finalize(unsigned int) (.12)' into 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' (HLS_Final_vitis_src/spu.cpp:483:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_init() (.18)' into 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' (HLS_Final_vitis_src/spu.cpp:326:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_finalize(unsigned int) (.12)' into 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' (HLS_Final_vitis_src/spu.cpp:326:0)
INFO: [HLS 214-178] Inlining function 'SPU::store64(unsigned char*, unsigned long long)' into 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' (HLS_Final_vitis_src/spu.cpp:409:0)
INFO: [HLS 214-178] Inlining function 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' into 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:491:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' into 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:491:0)
INFO: [HLS 214-178] Inlining function 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' into 'SPU::sample_eta(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' into 'SPU::sample_eta(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'DPU::read_p5(unsigned char) (.36)' into 'DPU::dpu_pack(unsigned char, unsigned char*, unsigned char*, int, unsigned char, int)' (HLS_Final_vitis_src/dpu.cpp:598:0)
INFO: [HLS 214-178] Inlining function 'DPU::write_p5(unsigned char) (.39)' into 'DPU::dpu_pack(unsigned char, unsigned char*, unsigned char*, int, unsigned char, int)' (HLS_Final_vitis_src/dpu.cpp:598:0)
INFO: [HLS 214-178] Inlining function 'DPU::DPU()' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'DPU::write_Mem(int*, unsigned char)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_Final_vitis_src/spu.cpp:13:20)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.pMem': Complete reshaping on dimension 2. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p1': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p2': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p3': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p4': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p5': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/spu.cpp:327:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/wrapper.cpp:14:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/wrapper.cpp:13:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 77.924 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.451 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dpu_keygen -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.0.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.405 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.411 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.1.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.63 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.2.prechk.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] HLS_Final_vitis_src/dpu.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.683 seconds; current allocated memory: 1.451 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.g.1.bc to C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.o.1.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_436_1' (HLS_Final_vitis_src/spu.cpp:437) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_6' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_436_1' (HLS_Final_vitis_src/spu.cpp:437) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_6' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'SPU::sample_eta' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_533_2' (HLS_Final_vitis_src/spu.cpp:523) in function 'SPU::sample_eta' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_605_2' (HLS_Final_vitis_src/dpu.cpp:605) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_1' (HLS_Final_vitis_src/dpu.cpp:91) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_617_4' (HLS_Final_vitis_src/dpu.cpp:617) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_630_6' (HLS_Final_vitis_src/dpu.cpp:630) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_1' (HLS_Final_vitis_src/dpu.cpp:91) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_666_8' (HLS_Final_vitis_src/dpu.cpp:666) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_693_10' (HLS_Final_vitis_src/dpu.cpp:693) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_709_12' (HLS_Final_vitis_src/dpu.cpp:709) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_1' (HLS_Final_vitis_src/dpu.cpp:91) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_723_14' (HLS_Final_vitis_src/dpu.cpp:723) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_734_16' (HLS_Final_vitis_src/dpu.cpp:734) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_1' (HLS_Final_vitis_src/dpu.cpp:91) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_748_18' (HLS_Final_vitis_src/dpu.cpp:748) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_773_20' (HLS_Final_vitis_src/dpu.cpp:773) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_785_21' (HLS_Final_vitis_src/dpu.cpp:785) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_788_23' (HLS_Final_vitis_src/dpu.cpp:788) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_798_25' (HLS_Final_vitis_src/dpu.cpp:798) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_803_26' (HLS_Final_vitis_src/dpu.cpp:804) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_1' (HLS_Final_vitis_src/dpu.cpp:91) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_815_27' (HLS_Final_vitis_src/dpu.cpp:815) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_828_29' (HLS_Final_vitis_src/dpu.cpp:828) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_605_2' (HLS_Final_vitis_src/dpu.cpp:605) in function 'DPU::dpu_pack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_ADD_LOOP1' (HLS_Final_vitis_src/dpu.cpp:139) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP1' (HLS_Final_vitis_src/dpu.cpp:160) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP2' (HLS_Final_vitis_src/dpu.cpp:169) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP3' (HLS_Final_vitis_src/dpu.cpp:177) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP1' (HLS_Final_vitis_src/dpu.cpp:188) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP2' (HLS_Final_vitis_src/dpu.cpp:199) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP3' (HLS_Final_vitis_src/dpu.cpp:208) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP4' (HLS_Final_vitis_src/dpu.cpp:216) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP1' (HLS_Final_vitis_src/dpu.cpp:228) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP2' (HLS_Final_vitis_src/dpu.cpp:239) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP3' (HLS_Final_vitis_src/dpu.cpp:248) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP4' (HLS_Final_vitis_src/dpu.cpp:256) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP5' (HLS_Final_vitis_src/dpu.cpp:265) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_CADDQ_LOOP1' (HLS_Final_vitis_src/dpu.cpp:277) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_POW2ROUND_LOOP1' (HLS_Final_vitis_src/dpu.cpp:286) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP1' (HLS_Final_vitis_src/dpu.cpp:298) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP2' (HLS_Final_vitis_src/dpu.cpp:308) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP3' (HLS_Final_vitis_src/dpu.cpp:317) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP4' (HLS_Final_vitis_src/dpu.cpp:325) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP5' (HLS_Final_vitis_src/dpu.cpp:334) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP1' (HLS_Final_vitis_src/dpu.cpp:346) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP2' (HLS_Final_vitis_src/dpu.cpp:354) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP3' (HLS_Final_vitis_src/dpu.cpp:364) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP4' (HLS_Final_vitis_src/dpu.cpp:373) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP5' (HLS_Final_vitis_src/dpu.cpp:381) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (HLS_Final_vitis_src/dpu.cpp:40) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (HLS_Final_vitis_src/dpu.cpp:41) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (HLS_Final_vitis_src/dpu.cpp:43) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_6' (HLS_Final_vitis_src/dpu.cpp:49) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_7' (HLS_Final_vitis_src/dpu.cpp:54) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_8' (HLS_Final_vitis_src/dpu.cpp:55) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_9' (HLS_Final_vitis_src/dpu.cpp:56) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_503_2' (HLS_Final_vitis_src/spu.cpp:506) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_5' (HLS_Final_vitis_src/wrapper.cpp:55) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_6' (HLS_Final_vitis_src/wrapper.cpp:60) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_7' (HLS_Final_vitis_src/wrapper.cpp:61) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_8' (HLS_Final_vitis_src/wrapper.cpp:62) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'dpu_keygen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'SPU::sample_eta' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'dpu_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::sample_eta' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (HLS_Final_vitis_src/spu.cpp:328) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (HLS_Final_vitis_src/spu.cpp:328) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 't' (HLS_Final_vitis_src/spu.cpp:328) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (HLS_Final_vitis_src/spu.cpp:328) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'VITIS_LOOP_376_5' in function 'SPU::shake_absorb.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'VITIS_LOOP_376_5' in function 'SPU::shake_absorb.3'.
Command         transform done; 7.211 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.o.1.tmp.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_ADD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_ADD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_CADDQ_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_CADDQ_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_POW2ROUND_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_POW2ROUND_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP5' in function 'DPU::dpu_func'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_Final_vitis_src/dpu.cpp:43:28) to (HLS_Final_vitis_src/dpu.cpp:43:20) in function 'dpu_keygen'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_Final_vitis_src/dpu.cpp:49:28) to (HLS_Final_vitis_src/dpu.cpp:49:20) in function 'dpu_keygen'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HLS_Final_vitis_src/dpu.cpp:596:1) in function 'DPU::dpu_unit'... converting 411 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SPU::KeccakF1600_StatePermute' (HLS_Final_vitis_src/spu.cpp:61:1)...70 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DPU::dpu_func' (HLS_Final_vitis_src/dpu.cpp:132:19)...3 expression(s) balanced.
Command         transform done; 2.584 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.798 seconds; current allocated memory: 1.451 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.o.2.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_3' (HLS_Final_vitis_src/dpu.cpp:42:27) in function 'dpu_keygen'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_5' (HLS_Final_vitis_src/dpu.cpp:48:27) in function 'dpu_keygen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_500_1' (HLS_Final_vitis_src/spu.cpp:0) in function 'dpu_keygen' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_32_2' (HLS_Final_vitis_src/wrapper.cpp:32:39) in function 'dpu_keygen' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (HLS_Final_vitis_src/wrapper.cpp:31:37) in function 'dpu_keygen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_3' (HLS_Final_vitis_src/wrapper.cpp:37:37) in function 'dpu_keygen' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_4' (HLS_Final_vitis_src/wrapper.cpp:42:37) in function 'dpu_keygen' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb.3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb.1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_1' (HLS_Final_vitis_src/spu.cpp:0) in function 'SPU::sample_eta' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_628_5' (HLS_Final_vitis_src/dpu.cpp:628:30) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_665_7' (HLS_Final_vitis_src/dpu.cpp:665:30) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_691_9' (HLS_Final_vitis_src/dpu.cpp:691:30) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_708_11' (HLS_Final_vitis_src/dpu.cpp:708:31) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_721_13' (HLS_Final_vitis_src/dpu.cpp:721:31) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_603_1' (HLS_Final_vitis_src/dpu.cpp:603:30) in function 'DPU::dpu_pack' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_MATMUL_LOOP0' (HLS_Final_vitis_src/dpu.cpp:227:27) in function 'DPU::dpu_func' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_NTT_LOOP0' (HLS_Final_vitis_src/dpu.cpp:296:24) in function 'DPU::dpu_func' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_INTT_LOOP0' (HLS_Final_vitis_src/dpu.cpp:344:25) in function 'DPU::dpu_func' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'this_pMem' (HLS_Final_vitis_src/dpu.cpp:86:16)
INFO: [HLS 200-472] Inferring partial write operation for 'this_pMem' (HLS_Final_vitis_src/dpu.cpp:79:16)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:384:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:386:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:387:14)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:352:14)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:356:18)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:361:18)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:384:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:386:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:387:14)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:321:44)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:402:8)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (HLS_Final_vitis_src/spu.cpp:537:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (HLS_Final_vitis_src/spu.cpp:538:40)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0' (HLS_Final_vitis_src/dpu.cpp:91:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:40:78)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:41:82)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:44:57)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:50:62)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:54:83)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:55:83)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:56:83)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:321:44)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:402:8)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (HLS_Final_vitis_src/spu.cpp:511:16)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:95:56)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:291:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:292:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:293:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:294:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:295:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:296:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:297:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:298:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:299:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:300:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:301:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:302:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:303:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:304:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:305:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:306:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:307:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:308:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:309:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:310:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:311:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:312:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:313:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:314:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:315:15)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
Command         transform done; 5.275 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.277 seconds; current allocated memory: 1.451 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 18.18 sec.
Command     elaborate done; 98.425 sec.
Execute     ap_eval exec zip -j C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dpu_keygen' ...
Execute       ap_set_top_model dpu_keygen 
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_369_4' to 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_376_5' to 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_383_6' to 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_385_7' to 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_12_1' to 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1' to 'shake_absorb_1'.
WARNING: [SYN 201-103] Legalizing function name 'shake_squeeze.2' to 'shake_squeeze_2'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3_Pipeline_VITIS_LOOP_369_4' to 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3_Pipeline_VITIS_LOOP_376_5' to 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3' to 'shake_absorb_3'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_666_8' to 'dpu_pack_4_Pipeline_VITIS_LOOP_666_8'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_91_1' to 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_73_13' to 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_693_10' to 'dpu_pack_4_Pipeline_VITIS_LOOP_693_10'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_73_15' to 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_723_14' to 'dpu_pack_4_Pipeline_VITIS_LOOP_723_14'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_709_12' to 'dpu_pack_4_Pipeline_VITIS_LOOP_709_12'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_91_14' to 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_73_1' to 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_630_6' to 'dpu_pack_4_Pipeline_VITIS_LOOP_630_6'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4' to 'dpu_pack_4'.
Command       ap_set_top_model done; 0.245 sec.
Execute       get_model_list dpu_keygen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dpu_keygen 
Execute       preproc_iomode -model dpu_pack.4 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_630_6 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_709_12 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_723_14 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_693_10 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_666_8 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       preproc_iomode -model shake_squeeze 
Execute       preproc_iomode -model shake_absorb.3 
Execute       preproc_iomode -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       preproc_iomode -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       preproc_iomode -model dpu_pack 
Execute       preproc_iomode -model dpu_pack_Pipeline_VITIS_LOOP_605_2 
Execute       preproc_iomode -model dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       preproc_iomode -model dpu_func 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       preproc_iomode -model read_ntt 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       preproc_iomode -model write_p4 
Execute       preproc_iomode -model read_p1 
Execute       preproc_iomode -model read_p2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       preproc_iomode -model write_p3 
Execute       preproc_iomode -model dpu_unit 
Execute       preproc_iomode -model read_intt 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       preproc_iomode -model sample_eta 
Execute       preproc_iomode -model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       preproc_iomode -model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       preproc_iomode -model shake_absorb 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       preproc_iomode -model shake_squeeze.2 
Execute       preproc_iomode -model shake_absorb.1 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       preproc_iomode -model KeccakF1600_StatePermute 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       get_model_list dpu_keygen -filter all-wo-channel 
INFO-FLOW: Model list for configure: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_95_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_95_17 dpu_keygen_Pipeline_VITIS_LOOP_95_18 dpu_keygen_Pipeline_VITIS_LOOP_95_19 read_intt dpu_unit write_p3 dpu_func_Pipeline_FUNC_INTT_LOOP1 read_p2 read_p1 write_p4 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 read_ntt dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_55_5 dpu_pack_Pipeline_VITIS_LOOP_73_1 dpu_pack_Pipeline_VITIS_LOOP_605_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_60_6 dpu_keygen_Pipeline_VITIS_LOOP_61_7 dpu_keygen_Pipeline_VITIS_LOOP_62_8 dpu_pack.4_Pipeline_VITIS_LOOP_666_8 dpu_pack.4_Pipeline_VITIS_LOOP_91_1 dpu_pack.4_Pipeline_VITIS_LOOP_73_13 dpu_pack.4_Pipeline_VITIS_LOOP_693_10 dpu_pack.4_Pipeline_VITIS_LOOP_73_15 dpu_pack.4_Pipeline_VITIS_LOOP_723_14 dpu_pack.4_Pipeline_VITIS_LOOP_709_12 dpu_pack.4_Pipeline_VITIS_LOOP_91_14 dpu_pack.4_Pipeline_VITIS_LOOP_73_1 dpu_pack.4_Pipeline_VITIS_LOOP_630_6 dpu_pack.4 dpu_keygen
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_41_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_54_7 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_55_8 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_56_9 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_321_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Configuring Module : KeccakF1600_StatePermute ...
Execute       set_default_model KeccakF1600_StatePermute 
Execute       apply_spec_resource_limit KeccakF1600_StatePermute 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_383_6 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_385_7 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Configuring Module : shake_absorb.1 ...
Execute       set_default_model shake_absorb.1 
Execute       apply_spec_resource_limit shake_absorb.1 
INFO-FLOW: Configuring Module : shake_squeeze.2 ...
Execute       set_default_model shake_squeeze.2 
Execute       apply_spec_resource_limit shake_squeeze.2 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_321_16 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_351_1 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_360_2 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_383_6 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_385_7 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_12_12 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO-FLOW: Configuring Module : shake_absorb ...
Execute       set_default_model shake_absorb 
Execute       apply_spec_resource_limit shake_absorb 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_417_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_503_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_95_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_95_1 
INFO-FLOW: Configuring Module : sample_eta_Pipeline_VITIS_LOOP_417_2 ...
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       apply_spec_resource_limit sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO-FLOW: Configuring Module : sample_eta_Pipeline_VITIS_LOOP_533_2 ...
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       apply_spec_resource_limit sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO-FLOW: Configuring Module : sample_eta ...
Execute       set_default_model sample_eta 
Execute       apply_spec_resource_limit sample_eta 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_95_17 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_95_17 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_95_18 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_95_18 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_95_19 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_95_19 
INFO-FLOW: Configuring Module : read_intt ...
Execute       set_default_model read_intt 
Execute       apply_spec_resource_limit read_intt 
INFO-FLOW: Configuring Module : dpu_unit ...
Execute       set_default_model dpu_unit 
Execute       apply_spec_resource_limit dpu_unit 
INFO-FLOW: Configuring Module : write_p3 ...
Execute       set_default_model write_p3 
Execute       apply_spec_resource_limit write_p3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO-FLOW: Configuring Module : read_p2 ...
Execute       set_default_model read_p2 
Execute       apply_spec_resource_limit read_p2 
INFO-FLOW: Configuring Module : read_p1 ...
Execute       set_default_model read_p1 
Execute       apply_spec_resource_limit read_p1 
INFO-FLOW: Configuring Module : write_p4 ...
Execute       set_default_model write_p4 
Execute       apply_spec_resource_limit write_p4 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO-FLOW: Configuring Module : read_ntt ...
Execute       set_default_model read_ntt 
Execute       apply_spec_resource_limit read_ntt 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_CADDQ_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_RD_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_RD_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_RD_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_ADD_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO-FLOW: Configuring Module : dpu_func ...
Execute       set_default_model dpu_func 
Execute       apply_spec_resource_limit dpu_func 
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'dpu_unit'.
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'read_p1'.
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'write_p3'.
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'write_p4'.
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_55_5 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_55_5 
INFO-FLOW: Configuring Module : dpu_pack_Pipeline_VITIS_LOOP_73_1 ...
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       apply_spec_resource_limit dpu_pack_Pipeline_VITIS_LOOP_73_1 
INFO-FLOW: Configuring Module : dpu_pack_Pipeline_VITIS_LOOP_605_2 ...
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_605_2 
Execute       apply_spec_resource_limit dpu_pack_Pipeline_VITIS_LOOP_605_2 
INFO-FLOW: Configuring Module : dpu_pack ...
Execute       set_default_model dpu_pack 
Execute       apply_spec_resource_limit dpu_pack 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_321_110 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO-FLOW: Configuring Module : shake_absorb.3_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       apply_spec_resource_limit shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Configuring Module : shake_absorb.3_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       apply_spec_resource_limit shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Configuring Module : shake_absorb.3 ...
Execute       set_default_model shake_absorb.3 
Execute       apply_spec_resource_limit shake_absorb.3 
INFO-FLOW: Configuring Module : shake_squeeze ...
Execute       set_default_model shake_squeeze 
Execute       apply_spec_resource_limit shake_squeeze 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_60_6 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_60_6 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_61_7 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_61_7 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_62_8 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_62_8 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_666_8 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_666_8 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_666_8 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_91_1 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_73_13 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_693_10 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_693_10 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_693_10 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_73_15 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_723_14 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_723_14 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_723_14 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_709_12 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_709_12 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_709_12 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_91_14 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_73_1 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_630_6 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_630_6 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_630_6 
INFO-FLOW: Configuring Module : dpu_pack.4 ...
Execute       set_default_model dpu_pack.4 
Execute       apply_spec_resource_limit dpu_pack.4 
INFO-FLOW: Configuring Module : dpu_keygen ...
Execute       set_default_model dpu_keygen 
Execute       apply_spec_resource_limit dpu_keygen 
INFO-FLOW: Model list for preprocess: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_95_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_95_17 dpu_keygen_Pipeline_VITIS_LOOP_95_18 dpu_keygen_Pipeline_VITIS_LOOP_95_19 read_intt dpu_unit write_p3 dpu_func_Pipeline_FUNC_INTT_LOOP1 read_p2 read_p1 write_p4 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 read_ntt dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_55_5 dpu_pack_Pipeline_VITIS_LOOP_73_1 dpu_pack_Pipeline_VITIS_LOOP_605_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_60_6 dpu_keygen_Pipeline_VITIS_LOOP_61_7 dpu_keygen_Pipeline_VITIS_LOOP_62_8 dpu_pack.4_Pipeline_VITIS_LOOP_666_8 dpu_pack.4_Pipeline_VITIS_LOOP_91_1 dpu_pack.4_Pipeline_VITIS_LOOP_73_13 dpu_pack.4_Pipeline_VITIS_LOOP_693_10 dpu_pack.4_Pipeline_VITIS_LOOP_73_15 dpu_pack.4_Pipeline_VITIS_LOOP_723_14 dpu_pack.4_Pipeline_VITIS_LOOP_709_12 dpu_pack.4_Pipeline_VITIS_LOOP_91_14 dpu_pack.4_Pipeline_VITIS_LOOP_73_1 dpu_pack.4_Pipeline_VITIS_LOOP_630_6 dpu_pack.4 dpu_keygen
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_41_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_54_7 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_55_8 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_56_9 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_321_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Preprocessing Module: KeccakF1600_StatePermute ...
Execute       set_default_model KeccakF1600_StatePermute 
Execute       cdfg_preprocess -model KeccakF1600_StatePermute 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_383_6 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_385_7 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Preprocessing Module: shake_absorb.1 ...
Execute       set_default_model shake_absorb.1 
Execute       cdfg_preprocess -model shake_absorb.1 
Execute       rtl_gen_preprocess shake_absorb.1 
INFO-FLOW: Preprocessing Module: shake_squeeze.2 ...
Execute       set_default_model shake_squeeze.2 
Execute       cdfg_preprocess -model shake_squeeze.2 
Execute       rtl_gen_preprocess shake_squeeze.2 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_321_16 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_351_1 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_360_2 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_383_6 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_385_7 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_12_12 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO-FLOW: Preprocessing Module: shake_absorb ...
Execute       set_default_model shake_absorb 
Execute       cdfg_preprocess -model shake_absorb 
Execute       rtl_gen_preprocess shake_absorb 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_417_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_503_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_95_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_1 
INFO-FLOW: Preprocessing Module: sample_eta_Pipeline_VITIS_LOOP_417_2 ...
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       cdfg_preprocess -model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       rtl_gen_preprocess sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO-FLOW: Preprocessing Module: sample_eta_Pipeline_VITIS_LOOP_533_2 ...
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       cdfg_preprocess -model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       rtl_gen_preprocess sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO-FLOW: Preprocessing Module: sample_eta ...
Execute       set_default_model sample_eta 
Execute       cdfg_preprocess -model sample_eta 
Execute       rtl_gen_preprocess sample_eta 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_95_17 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_17 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_95_18 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_18 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_95_19 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_19 
INFO-FLOW: Preprocessing Module: read_intt ...
Execute       set_default_model read_intt 
Execute       cdfg_preprocess -model read_intt 
Execute       rtl_gen_preprocess read_intt 
INFO-FLOW: Preprocessing Module: dpu_unit ...
Execute       set_default_model dpu_unit 
Execute       cdfg_preprocess -model dpu_unit 
Command       cdfg_preprocess done; 0.12 sec.
Execute       rtl_gen_preprocess dpu_unit 
INFO-FLOW: Preprocessing Module: write_p3 ...
Execute       set_default_model write_p3 
Execute       cdfg_preprocess -model write_p3 
Execute       rtl_gen_preprocess write_p3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO-FLOW: Preprocessing Module: read_p2 ...
Execute       set_default_model read_p2 
Execute       cdfg_preprocess -model read_p2 
Execute       rtl_gen_preprocess read_p2 
INFO-FLOW: Preprocessing Module: read_p1 ...
Execute       set_default_model read_p1 
Execute       cdfg_preprocess -model read_p1 
Execute       rtl_gen_preprocess read_p1 
INFO-FLOW: Preprocessing Module: write_p4 ...
Execute       set_default_model write_p4 
Execute       cdfg_preprocess -model write_p4 
Execute       rtl_gen_preprocess write_p4 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO-FLOW: Preprocessing Module: read_ntt ...
Execute       set_default_model read_ntt 
Execute       cdfg_preprocess -model read_ntt 
Execute       rtl_gen_preprocess read_ntt 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_RD_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_RD_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_RD_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_ADD_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func ...
Execute       set_default_model dpu_func 
Execute       cdfg_preprocess -model dpu_func 
Execute       rtl_gen_preprocess dpu_func 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_55_5 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_55_5 
INFO-FLOW: Preprocessing Module: dpu_pack_Pipeline_VITIS_LOOP_73_1 ...
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       cdfg_preprocess -model dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       rtl_gen_preprocess dpu_pack_Pipeline_VITIS_LOOP_73_1 
INFO-FLOW: Preprocessing Module: dpu_pack_Pipeline_VITIS_LOOP_605_2 ...
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_605_2 
Execute       cdfg_preprocess -model dpu_pack_Pipeline_VITIS_LOOP_605_2 
Execute       rtl_gen_preprocess dpu_pack_Pipeline_VITIS_LOOP_605_2 
INFO-FLOW: Preprocessing Module: dpu_pack ...
Execute       set_default_model dpu_pack 
Execute       cdfg_preprocess -model dpu_pack 
Execute       rtl_gen_preprocess dpu_pack 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_321_110 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO-FLOW: Preprocessing Module: shake_absorb.3_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       cdfg_preprocess -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Preprocessing Module: shake_absorb.3_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       cdfg_preprocess -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Preprocessing Module: shake_absorb.3 ...
Execute       set_default_model shake_absorb.3 
Execute       cdfg_preprocess -model shake_absorb.3 
Execute       rtl_gen_preprocess shake_absorb.3 
INFO-FLOW: Preprocessing Module: shake_squeeze ...
Execute       set_default_model shake_squeeze 
Execute       cdfg_preprocess -model shake_squeeze 
Execute       rtl_gen_preprocess shake_squeeze 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_60_6 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_60_6 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_61_7 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_61_7 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_62_8 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_62_8 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_666_8 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_666_8 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_666_8 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_666_8 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_91_1 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_73_13 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_693_10 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_693_10 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_693_10 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_693_10 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_73_15 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_723_14 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_723_14 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_723_14 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_723_14 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_709_12 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_709_12 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_709_12 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_709_12 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_91_14 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_73_1 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_630_6 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_630_6 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_630_6 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_630_6 
INFO-FLOW: Preprocessing Module: dpu_pack.4 ...
Execute       set_default_model dpu_pack.4 
Execute       cdfg_preprocess -model dpu_pack.4 
Execute       rtl_gen_preprocess dpu_pack.4 
INFO-FLOW: Preprocessing Module: dpu_keygen ...
Execute       set_default_model dpu_keygen 
Execute       cdfg_preprocess -model dpu_keygen 
Execute       rtl_gen_preprocess dpu_keygen 
INFO-FLOW: Model list for synthesis: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_95_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_95_17 dpu_keygen_Pipeline_VITIS_LOOP_95_18 dpu_keygen_Pipeline_VITIS_LOOP_95_19 read_intt dpu_unit write_p3 dpu_func_Pipeline_FUNC_INTT_LOOP1 read_p2 read_p1 write_p4 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 read_ntt dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_55_5 dpu_pack_Pipeline_VITIS_LOOP_73_1 dpu_pack_Pipeline_VITIS_LOOP_605_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_60_6 dpu_keygen_Pipeline_VITIS_LOOP_61_7 dpu_keygen_Pipeline_VITIS_LOOP_62_8 dpu_pack.4_Pipeline_VITIS_LOOP_666_8 dpu_pack.4_Pipeline_VITIS_LOOP_91_1 dpu_pack.4_Pipeline_VITIS_LOOP_73_13 dpu_pack.4_Pipeline_VITIS_LOOP_693_10 dpu_pack.4_Pipeline_VITIS_LOOP_73_15 dpu_pack.4_Pipeline_VITIS_LOOP_723_14 dpu_pack.4_Pipeline_VITIS_LOOP_709_12 dpu_pack.4_Pipeline_VITIS_LOOP_91_14 dpu_pack.4_Pipeline_VITIS_LOOP_73_1 dpu_pack.4_Pipeline_VITIS_LOOP_630_6 dpu_pack.4 dpu_keygen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_41_2.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_41_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3_VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_3_VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_5_VITIS_LOOP_49_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_54_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_54_7.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_54_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_55_8.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_55_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_56_9.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_56_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_321_1.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_321_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_8', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_10', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_12', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_369_4.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_369_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KeccakF1600_StatePermute 
Execute       schedule -model KeccakF1600_StatePermute 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'KeccakF1600_StatePermute': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.538 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/KeccakF1600_StatePermute.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.171 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/KeccakF1600_StatePermute.sched.adb -f 
INFO-FLOW: Finish scheduling KeccakF1600_StatePermute.
Execute       set_default_model KeccakF1600_StatePermute 
Execute       bind -model KeccakF1600_StatePermute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.296 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/KeccakF1600_StatePermute.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.552 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/KeccakF1600_StatePermute.bind.adb -f 
INFO-FLOW: Finish binding KeccakF1600_StatePermute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_376_5.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_376_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_383_6.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_383_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_385_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_385_7.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_385_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_12_1.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_12_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1 
Execute       schedule -model shake_absorb.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1.
Execute       set_default_model shake_absorb.1 
Execute       bind -model shake_absorb.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.229 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.538 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_squeeze_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_squeeze.2 
Execute       schedule -model shake_squeeze.2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_8', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_s', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_2', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_467_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.122 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze_2.sched.adb -f 
INFO-FLOW: Finish scheduling shake_squeeze.2.
Execute       set_default_model shake_squeeze.2 
Execute       bind -model shake_squeeze.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.205 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.449 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze_2.bind.adb -f 
INFO-FLOW: Finish binding shake_squeeze.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_321_16.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_321_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_351_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_351_1.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_351_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_12_1.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_12_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_360_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_360_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_360_2.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_360_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_369_4.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_369_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_376_5.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_376_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_383_6.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_383_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_385_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_385_7.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_385_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_12_12.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_12_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb 
Execute       schedule -model shake_absorb 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.
Execute       set_default_model shake_absorb 
Execute       bind -model shake_absorb 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.255 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.58 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_417_2'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_10_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_1', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_12_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_3', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_14_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_5', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_417_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.103 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_417_2.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_417_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_503_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln514', HLS_Final_vitis_src/spu.cpp:514)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' (loop 'VITIS_LOOP_503_2'): Unable to schedule 'load' operation ('buf_load_2', HLS_Final_vitis_src/spu.cpp:508) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' (loop 'VITIS_LOOP_503_2'): Unable to schedule 'load' operation ('buf_load_2', HLS_Final_vitis_src/spu.cpp:508) on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_503_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_503_2.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_503_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_95_1.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_95_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       schedule -model sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_417_2'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_1', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_3', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_5', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_417_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.sched.adb -f 
INFO-FLOW: Finish scheduling sample_eta_Pipeline_VITIS_LOOP_417_2.
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       bind -model sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.bind.adb -f 
INFO-FLOW: Finish binding sample_eta_Pipeline_VITIS_LOOP_417_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta_Pipeline_VITIS_LOOP_533_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       schedule -model sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_533_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln539', HLS_Final_vitis_src/spu.cpp:539)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_533_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.sched.adb -f 
INFO-FLOW: Finish scheduling sample_eta_Pipeline_VITIS_LOOP_533_2.
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       bind -model sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.bind.adb -f 
INFO-FLOW: Finish binding sample_eta_Pipeline_VITIS_LOOP_533_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sample_eta 
Execute       schedule -model sample_eta 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta.sched.adb -f 
INFO-FLOW: Finish scheduling sample_eta.
Execute       set_default_model sample_eta 
Execute       bind -model sample_eta 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.626 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.679 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.585 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta.bind.adb -f 
INFO-FLOW: Finish binding sample_eta.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_95_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.696 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_95_17.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_95_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_95_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_95_18.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_95_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_95_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_95_19.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_95_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_intt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_intt 
Execute       schedule -model read_intt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_intt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'read_intt'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.164 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_intt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_intt.sched.adb -f 
INFO-FLOW: Finish scheduling read_intt.
Execute       set_default_model read_intt 
Execute       bind -model read_intt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_intt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_intt.bind.adb -f 
INFO-FLOW: Finish binding read_intt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_unit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_unit 
Execute       schedule -model dpu_unit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dpu_unit'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, function 'dpu_unit'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.95 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.062 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_unit.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.306 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_unit.sched.adb -f 
Command       db_write done; 0.685 sec.
INFO-FLOW: Finish scheduling dpu_unit.
Execute       set_default_model dpu_unit 
Execute       bind -model dpu_unit 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.454 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.446 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_unit.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.569 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_unit.bind.adb -f 
Command       db_write done; 0.835 sec.
INFO-FLOW: Finish binding dpu_unit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_p3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_p3 
Execute       schedule -model write_p3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_p3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'write_p3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.479 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p3.sched.adb -f 
INFO-FLOW: Finish scheduling write_p3.
Execute       set_default_model write_p3 
Execute       bind -model write_p3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p3.bind.adb -f 
INFO-FLOW: Finish binding write_p3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln350', HLS_Final_vitis_src/dpu.cpp:350) to 'write_p3' and 'call' operation ('call_ret29', HLS_Final_vitis_src/dpu.cpp:348) to 'read_intt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln350', HLS_Final_vitis_src/dpu.cpp:350) to 'write_p3' and 'call' operation ('call_ret29', HLS_Final_vitis_src/dpu.cpp:348) to 'read_intt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln350', HLS_Final_vitis_src/dpu.cpp:350) to 'write_p3' and 'call' operation ('call_ret29', HLS_Final_vitis_src/dpu.cpp:348) to 'read_intt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln350', HLS_Final_vitis_src/dpu.cpp:350) to 'write_p3' and 'call' operation ('call_ret29', HLS_Final_vitis_src/dpu.cpp:348) to 'read_intt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln350', HLS_Final_vitis_src/dpu.cpp:350) to 'write_p3' and 'call' operation ('call_ret29', HLS_Final_vitis_src/dpu.cpp:348) to 'read_intt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln350', HLS_Final_vitis_src/dpu.cpp:350) to 'write_p3' and 'call' operation ('call_ret29', HLS_Final_vitis_src/dpu.cpp:348) to 'read_intt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('_ln350', HLS_Final_vitis_src/dpu.cpp:350) to 'write_p3' and 'call' operation ('call_ret29', HLS_Final_vitis_src/dpu.cpp:348) to 'read_intt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'call' operation ('_ln350', HLS_Final_vitis_src/dpu.cpp:350) to 'write_p3' and 'call' operation ('call_ret29', HLS_Final_vitis_src/dpu.cpp:348) to 'read_intt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 32, loop 'FUNC_INTT_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.274 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.57 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.646 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.331 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_p2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_p2 
Execute       schedule -model read_p2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_p2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'read_p2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.419 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p2.sched.adb -f 
INFO-FLOW: Finish scheduling read_p2.
Execute       set_default_model read_p2 
Execute       bind -model read_p2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p2.bind.adb -f 
INFO-FLOW: Finish binding read_p2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_p1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_p1 
Execute       schedule -model read_p1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'read_p1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p1.sched.adb -f 
INFO-FLOW: Finish scheduling read_p1.
Execute       set_default_model read_p1 
Execute       bind -model read_p1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p1.bind.adb -f 
INFO-FLOW: Finish binding read_p1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_p4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_p4 
Execute       schedule -model write_p4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_p4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'write_p4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p4.sched.adb -f 
INFO-FLOW: Finish scheduling write_p4.
Execute       set_default_model write_p4 
Execute       bind -model write_p4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p4.bind.adb -f 
INFO-FLOW: Finish binding write_p4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln358', HLS_Final_vitis_src/dpu.cpp:358) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:356) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln358', HLS_Final_vitis_src/dpu.cpp:358) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:356) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln358', HLS_Final_vitis_src/dpu.cpp:358) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:356) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln358', HLS_Final_vitis_src/dpu.cpp:358) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:356) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln358', HLS_Final_vitis_src/dpu.cpp:358) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:356) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln358', HLS_Final_vitis_src/dpu.cpp:358) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:356) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('_ln359', HLS_Final_vitis_src/dpu.cpp:359) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:356) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 33, loop 'FUNC_INTT_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.196 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.678 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.315 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln368', HLS_Final_vitis_src/dpu.cpp:368) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:366) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln368', HLS_Final_vitis_src/dpu.cpp:368) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:366) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln368', HLS_Final_vitis_src/dpu.cpp:368) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:366) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln368', HLS_Final_vitis_src/dpu.cpp:368) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:366) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln368', HLS_Final_vitis_src/dpu.cpp:368) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:366) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln368', HLS_Final_vitis_src/dpu.cpp:368) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:366) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('_ln368', HLS_Final_vitis_src/dpu.cpp:368) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:366) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'call' operation ('_ln368', HLS_Final_vitis_src/dpu.cpp:368) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:366) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 32, loop 'FUNC_INTT_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.208 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.567 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.527 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.612 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.3 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln377', HLS_Final_vitis_src/dpu.cpp:377) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:375) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln377', HLS_Final_vitis_src/dpu.cpp:377) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:375) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln377', HLS_Final_vitis_src/dpu.cpp:377) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:375) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln377', HLS_Final_vitis_src/dpu.cpp:377) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:375) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln377', HLS_Final_vitis_src/dpu.cpp:377) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:375) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln377', HLS_Final_vitis_src/dpu.cpp:377) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:375) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('_ln377', HLS_Final_vitis_src/dpu.cpp:377) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:375) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'call' operation ('_ln377', HLS_Final_vitis_src/dpu.cpp:377) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:375) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 32, loop 'FUNC_INTT_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.209 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.552 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP4.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.532 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.615 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.311 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:384) to 'read_p2' and 'call' operation ('call_ret24', HLS_Final_vitis_src/dpu.cpp:383) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:384) to 'read_p2' and 'call' operation ('call_ret24', HLS_Final_vitis_src/dpu.cpp:383) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:384) to 'read_p2' and 'call' operation ('call_ret24', HLS_Final_vitis_src/dpu.cpp:383) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln386', HLS_Final_vitis_src/dpu.cpp:386) to 'write_p3' and 'call' operation ('call_ret24', HLS_Final_vitis_src/dpu.cpp:383) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln386', HLS_Final_vitis_src/dpu.cpp:386) to 'write_p3' and 'call' operation ('call_ret24', HLS_Final_vitis_src/dpu.cpp:383) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln386', HLS_Final_vitis_src/dpu.cpp:386) to 'write_p3' and 'call' operation ('call_ret24', HLS_Final_vitis_src/dpu.cpp:383) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('_ln386', HLS_Final_vitis_src/dpu.cpp:386) to 'write_p3' and 'call' operation ('call_ret24', HLS_Final_vitis_src/dpu.cpp:383) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between 'call' operation ('_ln386', HLS_Final_vitis_src/dpu.cpp:386) to 'write_p3' and 'call' operation ('call_ret24', HLS_Final_vitis_src/dpu.cpp:383) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 34, loop 'FUNC_INTT_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.234 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.591 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP5.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.561 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.331 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln302', HLS_Final_vitis_src/dpu.cpp:302) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:300) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln302', HLS_Final_vitis_src/dpu.cpp:302) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:300) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln302', HLS_Final_vitis_src/dpu.cpp:302) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:300) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln302', HLS_Final_vitis_src/dpu.cpp:302) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:300) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln302', HLS_Final_vitis_src/dpu.cpp:302) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:300) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln302', HLS_Final_vitis_src/dpu.cpp:302) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:300) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('_ln303', HLS_Final_vitis_src/dpu.cpp:303) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:300) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 33, loop 'FUNC_NTT_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.211 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.591 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.595 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.683 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.31 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln312', HLS_Final_vitis_src/dpu.cpp:312) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:310) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln312', HLS_Final_vitis_src/dpu.cpp:312) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:310) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln312', HLS_Final_vitis_src/dpu.cpp:312) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:310) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln312', HLS_Final_vitis_src/dpu.cpp:312) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:310) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln312', HLS_Final_vitis_src/dpu.cpp:312) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:310) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln312', HLS_Final_vitis_src/dpu.cpp:312) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:310) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('_ln312', HLS_Final_vitis_src/dpu.cpp:312) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:310) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'call' operation ('_ln312', HLS_Final_vitis_src/dpu.cpp:312) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:310) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 32, loop 'FUNC_NTT_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.224 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.583 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.564 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.648 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.379 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln321', HLS_Final_vitis_src/dpu.cpp:321) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:319) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln321', HLS_Final_vitis_src/dpu.cpp:321) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:319) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln321', HLS_Final_vitis_src/dpu.cpp:321) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:319) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln321', HLS_Final_vitis_src/dpu.cpp:321) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:319) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln321', HLS_Final_vitis_src/dpu.cpp:321) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:319) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln321', HLS_Final_vitis_src/dpu.cpp:321) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:319) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('_ln321', HLS_Final_vitis_src/dpu.cpp:321) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:319) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'call' operation ('_ln321', HLS_Final_vitis_src/dpu.cpp:321) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:319) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 32, loop 'FUNC_NTT_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.243 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.68 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.55 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.628 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.383 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:328) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:327) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:328) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:327) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:328) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:327) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln330', HLS_Final_vitis_src/dpu.cpp:330) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:327) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln330', HLS_Final_vitis_src/dpu.cpp:330) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:327) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln330', HLS_Final_vitis_src/dpu.cpp:330) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:327) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('_ln330', HLS_Final_vitis_src/dpu.cpp:330) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:327) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between 'call' operation ('_ln330', HLS_Final_vitis_src/dpu.cpp:330) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:327) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 34, loop 'FUNC_NTT_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.257 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.691 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP4.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.609 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.392 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_ntt 
Execute       schedule -model read_ntt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_ntt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'read_ntt'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.182 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.63 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_ntt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_ntt.sched.adb -f 
INFO-FLOW: Finish scheduling read_ntt.
Execute       set_default_model read_ntt 
Execute       bind -model read_ntt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_ntt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_ntt.bind.adb -f 
INFO-FLOW: Finish binding read_ntt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln338', HLS_Final_vitis_src/dpu.cpp:338) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:336) to 'read_ntt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln338', HLS_Final_vitis_src/dpu.cpp:338) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:336) to 'read_ntt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln338', HLS_Final_vitis_src/dpu.cpp:338) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:336) to 'read_ntt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln338', HLS_Final_vitis_src/dpu.cpp:338) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:336) to 'read_ntt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln338', HLS_Final_vitis_src/dpu.cpp:338) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:336) to 'read_ntt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln338', HLS_Final_vitis_src/dpu.cpp:338) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:336) to 'read_ntt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('_ln338', HLS_Final_vitis_src/dpu.cpp:338) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:336) to 'read_ntt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'call' operation ('_ln338', HLS_Final_vitis_src/dpu.cpp:338) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:336) to 'read_ntt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 32, loop 'FUNC_NTT_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.227 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP5.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.622 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.327 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_POW2ROUND_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln290', HLS_Final_vitis_src/dpu.cpp:290) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:288) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln290', HLS_Final_vitis_src/dpu.cpp:290) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:288) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln290', HLS_Final_vitis_src/dpu.cpp:290) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:288) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln290', HLS_Final_vitis_src/dpu.cpp:290) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:288) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln290', HLS_Final_vitis_src/dpu.cpp:290) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:288) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln290', HLS_Final_vitis_src/dpu.cpp:290) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:288) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('_ln291', HLS_Final_vitis_src/dpu.cpp:291) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:288) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 33, loop 'FUNC_POW2ROUND_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.227 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.602 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.542 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.629 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.294 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_CADDQ_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln281', HLS_Final_vitis_src/dpu.cpp:281) to 'write_p3' and 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:279) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln281', HLS_Final_vitis_src/dpu.cpp:281) to 'write_p3' and 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:279) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln281', HLS_Final_vitis_src/dpu.cpp:281) to 'write_p3' and 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:279) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln281', HLS_Final_vitis_src/dpu.cpp:281) to 'write_p3' and 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:279) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln281', HLS_Final_vitis_src/dpu.cpp:281) to 'write_p3' and 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:279) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln281', HLS_Final_vitis_src/dpu.cpp:281) to 'write_p3' and 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:279) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('_ln281', HLS_Final_vitis_src/dpu.cpp:281) to 'write_p3' and 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:279) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'call' operation ('_ln281', HLS_Final_vitis_src/dpu.cpp:281) to 'write_p3' and 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:279) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 32, loop 'FUNC_CADDQ_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.259 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.604 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_CADDQ_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.675 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.319 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_CADDQ_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:231) to 'read_p2' and 'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:230) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:231) to 'read_p2' and 'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:230) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:231) to 'read_p2' and 'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:230) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln233', HLS_Final_vitis_src/dpu.cpp:233) to 'write_p3' and 'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:230) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln233', HLS_Final_vitis_src/dpu.cpp:233) to 'write_p3' and 'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:230) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln233', HLS_Final_vitis_src/dpu.cpp:233) to 'write_p3' and 'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:230) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('_ln233', HLS_Final_vitis_src/dpu.cpp:233) to 'write_p3' and 'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:230) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 1) between 'call' operation ('_ln234', HLS_Final_vitis_src/dpu.cpp:234) to 'write_p4' and 'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:230) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 35, loop 'FUNC_MATMUL_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.257 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.626 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.591 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.687 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.309 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln243', HLS_Final_vitis_src/dpu.cpp:243) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:241) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln243', HLS_Final_vitis_src/dpu.cpp:243) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:241) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln243', HLS_Final_vitis_src/dpu.cpp:243) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:241) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln243', HLS_Final_vitis_src/dpu.cpp:243) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:241) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln243', HLS_Final_vitis_src/dpu.cpp:243) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:241) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln243', HLS_Final_vitis_src/dpu.cpp:243) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:241) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('_ln243', HLS_Final_vitis_src/dpu.cpp:243) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:241) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'call' operation ('_ln243', HLS_Final_vitis_src/dpu.cpp:243) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:241) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 32, loop 'FUNC_MATMUL_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.602 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.594 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.679 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.358 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln252', HLS_Final_vitis_src/dpu.cpp:252) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:250) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln252', HLS_Final_vitis_src/dpu.cpp:252) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:250) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln252', HLS_Final_vitis_src/dpu.cpp:252) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:250) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln252', HLS_Final_vitis_src/dpu.cpp:252) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:250) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln252', HLS_Final_vitis_src/dpu.cpp:252) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:250) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln252', HLS_Final_vitis_src/dpu.cpp:252) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:250) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('_ln252', HLS_Final_vitis_src/dpu.cpp:252) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:250) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'call' operation ('_ln252', HLS_Final_vitis_src/dpu.cpp:252) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:250) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 32, loop 'FUNC_MATMUL_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.659 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.595 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.682 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.296 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:259) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:258) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:259) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:258) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:259) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:258) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln261', HLS_Final_vitis_src/dpu.cpp:261) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:258) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln261', HLS_Final_vitis_src/dpu.cpp:261) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:258) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln261', HLS_Final_vitis_src/dpu.cpp:261) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:258) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('_ln261', HLS_Final_vitis_src/dpu.cpp:261) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:258) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between 'call' operation ('_ln261', HLS_Final_vitis_src/dpu.cpp:261) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:258) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 34, loop 'FUNC_MATMUL_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.609 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP4.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.6 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.692 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.309 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret15', HLS_Final_vitis_src/dpu.cpp:268) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret15', HLS_Final_vitis_src/dpu.cpp:268) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret15', HLS_Final_vitis_src/dpu.cpp:268) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln271', HLS_Final_vitis_src/dpu.cpp:271) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln271', HLS_Final_vitis_src/dpu.cpp:271) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln271', HLS_Final_vitis_src/dpu.cpp:271) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('_ln271', HLS_Final_vitis_src/dpu.cpp:271) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 1) between 'call' operation ('_ln271', HLS_Final_vitis_src/dpu.cpp:271) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 35, loop 'FUNC_MATMUL_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.263 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.627 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP5.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.583 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.669 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.314 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret3', HLS_Final_vitis_src/dpu.cpp:191) to 'read_p2' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:190) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret3', HLS_Final_vitis_src/dpu.cpp:191) to 'read_p2' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:190) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret3', HLS_Final_vitis_src/dpu.cpp:191) to 'read_p2' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:190) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln193', HLS_Final_vitis_src/dpu.cpp:193) to 'write_p3' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:190) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln193', HLS_Final_vitis_src/dpu.cpp:193) to 'write_p3' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:190) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln193', HLS_Final_vitis_src/dpu.cpp:193) to 'write_p3' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:190) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('_ln193', HLS_Final_vitis_src/dpu.cpp:193) to 'write_p3' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:190) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 1) between 'call' operation ('_ln194', HLS_Final_vitis_src/dpu.cpp:194) to 'write_p4' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:190) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 34, Depth = 35, loop 'FUNC_MONTMUL_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.272 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.642 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.584 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.684 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.318 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln203', HLS_Final_vitis_src/dpu.cpp:203) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:201) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln203', HLS_Final_vitis_src/dpu.cpp:203) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:201) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln203', HLS_Final_vitis_src/dpu.cpp:203) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:201) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln203', HLS_Final_vitis_src/dpu.cpp:203) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:201) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln203', HLS_Final_vitis_src/dpu.cpp:203) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:201) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln203', HLS_Final_vitis_src/dpu.cpp:203) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:201) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('_ln203', HLS_Final_vitis_src/dpu.cpp:203) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:201) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'call' operation ('_ln203', HLS_Final_vitis_src/dpu.cpp:203) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:201) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 32, loop 'FUNC_MONTMUL_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.264 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.639 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.632 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.304 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln212', HLS_Final_vitis_src/dpu.cpp:212) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:210) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln212', HLS_Final_vitis_src/dpu.cpp:212) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:210) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln212', HLS_Final_vitis_src/dpu.cpp:212) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:210) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln212', HLS_Final_vitis_src/dpu.cpp:212) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:210) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln212', HLS_Final_vitis_src/dpu.cpp:212) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:210) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln212', HLS_Final_vitis_src/dpu.cpp:212) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:210) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('_ln212', HLS_Final_vitis_src/dpu.cpp:212) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:210) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'call' operation ('_ln212', HLS_Final_vitis_src/dpu.cpp:212) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:210) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 32, loop 'FUNC_MONTMUL_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.265 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.624 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.616 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.702 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.315 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       schedule -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:219) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:218) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:219) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:218) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:219) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:218) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln221', HLS_Final_vitis_src/dpu.cpp:221) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:218) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln221', HLS_Final_vitis_src/dpu.cpp:221) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:218) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln221', HLS_Final_vitis_src/dpu.cpp:221) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:218) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('_ln221', HLS_Final_vitis_src/dpu.cpp:221) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:218) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between 'call' operation ('_ln221', HLS_Final_vitis_src/dpu.cpp:221) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:218) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 34, loop 'FUNC_MONTMUL_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.279 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.653 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       bind -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.673 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.304 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln164', HLS_Final_vitis_src/dpu.cpp:164) to 'write_p3' and 'call' operation ('call_ret8', HLS_Final_vitis_src/dpu.cpp:162) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln164', HLS_Final_vitis_src/dpu.cpp:164) to 'write_p3' and 'call' operation ('call_ret8', HLS_Final_vitis_src/dpu.cpp:162) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln164', HLS_Final_vitis_src/dpu.cpp:164) to 'write_p3' and 'call' operation ('call_ret8', HLS_Final_vitis_src/dpu.cpp:162) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln164', HLS_Final_vitis_src/dpu.cpp:164) to 'write_p3' and 'call' operation ('call_ret8', HLS_Final_vitis_src/dpu.cpp:162) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln164', HLS_Final_vitis_src/dpu.cpp:164) to 'write_p3' and 'call' operation ('call_ret8', HLS_Final_vitis_src/dpu.cpp:162) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln164', HLS_Final_vitis_src/dpu.cpp:164) to 'write_p3' and 'call' operation ('call_ret8', HLS_Final_vitis_src/dpu.cpp:162) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('_ln164', HLS_Final_vitis_src/dpu.cpp:164) to 'write_p3' and 'call' operation ('call_ret8', HLS_Final_vitis_src/dpu.cpp:162) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'call' operation ('_ln164', HLS_Final_vitis_src/dpu.cpp:164) to 'write_p3' and 'call' operation ('call_ret8', HLS_Final_vitis_src/dpu.cpp:162) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 32, loop 'FUNC_RD_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.279 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.641 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_RD_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.611 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.312 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_RD_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln173', HLS_Final_vitis_src/dpu.cpp:173) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:171) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln173', HLS_Final_vitis_src/dpu.cpp:173) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:171) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln173', HLS_Final_vitis_src/dpu.cpp:173) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:171) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln173', HLS_Final_vitis_src/dpu.cpp:173) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:171) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln173', HLS_Final_vitis_src/dpu.cpp:173) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:171) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln173', HLS_Final_vitis_src/dpu.cpp:173) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:171) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'call' operation ('_ln173', HLS_Final_vitis_src/dpu.cpp:173) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:171) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between 'call' operation ('_ln173', HLS_Final_vitis_src/dpu.cpp:173) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:171) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 32, loop 'FUNC_RD_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.277 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.65 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_RD_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.61 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.687 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.305 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_RD_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret1', HLS_Final_vitis_src/dpu.cpp:180) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:179) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret1', HLS_Final_vitis_src/dpu.cpp:180) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:179) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret1', HLS_Final_vitis_src/dpu.cpp:180) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:179) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln182', HLS_Final_vitis_src/dpu.cpp:182) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:179) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln182', HLS_Final_vitis_src/dpu.cpp:182) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:179) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln182', HLS_Final_vitis_src/dpu.cpp:182) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:179) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('_ln182', HLS_Final_vitis_src/dpu.cpp:182) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:179) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between 'call' operation ('_ln182', HLS_Final_vitis_src/dpu.cpp:182) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:179) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 34, loop 'FUNC_RD_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.281 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.645 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_RD_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.673 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.304 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_RD_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_ADD_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:142) to 'read_p2' and 'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:142) to 'read_p2' and 'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:142) to 'read_p2' and 'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln144', HLS_Final_vitis_src/dpu.cpp:144) to 'write_p3' and 'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln144', HLS_Final_vitis_src/dpu.cpp:144) to 'write_p3' and 'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'call' operation ('_ln144', HLS_Final_vitis_src/dpu.cpp:144) to 'write_p3' and 'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'call' operation ('_ln144', HLS_Final_vitis_src/dpu.cpp:144) to 'write_p3' and 'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between 'call' operation ('_ln144', HLS_Final_vitis_src/dpu.cpp:144) to 'write_p3' and 'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 34, loop 'FUNC_ADD_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.294 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.659 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_ADD_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.617 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.316 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_ADD_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func 
Execute       schedule -model dpu_func 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.879 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.588 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func.
Execute       set_default_model dpu_func 
Execute       bind -model dpu_func 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 35.991 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 37 seconds. CPU system time: 0 seconds. Elapsed time: 36.617 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 107.152 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func.bind.adb -f 
INFO-FLOW: Finish binding dpu_func.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 107 seconds. CPU system time: 0 seconds. Elapsed time: 107.339 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_55_5.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_55_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       schedule -model dpu_pack_Pipeline_VITIS_LOOP_73_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack_Pipeline_VITIS_LOOP_73_1.
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       bind -model dpu_pack_Pipeline_VITIS_LOOP_73_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack_Pipeline_VITIS_LOOP_73_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_Pipeline_VITIS_LOOP_605_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_605_2 
Execute       schedule -model dpu_pack_Pipeline_VITIS_LOOP_605_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_605_2'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_Pipeline_VITIS_LOOP_605_2' (loop 'VITIS_LOOP_605_2'): Unable to schedule 'store' operation ('pk_addr_5_write_ln607', HLS_Final_vitis_src/dpu.cpp:607) of variable 'or_ln607_1', HLS_Final_vitis_src/dpu.cpp:607 on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_Pipeline_VITIS_LOOP_605_2' (loop 'VITIS_LOOP_605_2'): Unable to schedule 'store' operation ('pk_addr_7_write_ln609', HLS_Final_vitis_src/dpu.cpp:609) of variable 'or_ln609_1', HLS_Final_vitis_src/dpu.cpp:609 on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_605_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.162 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_605_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_605_2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack_Pipeline_VITIS_LOOP_605_2.
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_605_2 
Execute       bind -model dpu_pack_Pipeline_VITIS_LOOP_605_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_605_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_605_2.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack_Pipeline_VITIS_LOOP_605_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack 
Execute       schedule -model dpu_pack 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.
Execute       set_default_model dpu_pack 
Execute       bind -model dpu_pack 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_321_110.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_321_110.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       schedule -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.189 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.3_Pipeline_VITIS_LOOP_369_4.
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       bind -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.119 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.3_Pipeline_VITIS_LOOP_369_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       schedule -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.198 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.3_Pipeline_VITIS_LOOP_376_5.
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       bind -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.3_Pipeline_VITIS_LOOP_376_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.3 
Execute       schedule -model shake_absorb.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.3.
Execute       set_default_model shake_absorb.3 
Execute       bind -model shake_absorb.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.254 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.477 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_squeeze 
Execute       schedule -model shake_squeeze 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_s', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_r'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_6', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_r'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_8', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_467_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.242 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze.sched.adb -f 
INFO-FLOW: Finish scheduling shake_squeeze.
Execute       set_default_model shake_squeeze 
Execute       bind -model shake_squeeze 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.274 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.465 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze.bind.adb -f 
INFO-FLOW: Finish binding shake_squeeze.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_60_6.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_60_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_61_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_61_7.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_61_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_62_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_62_8.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_62_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_666_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_666_8 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_666_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_666_8'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_666_8' (loop 'VITIS_LOOP_666_8'): Unable to schedule 'load' operation ('sk_load_5', HLS_Final_vitis_src/dpu.cpp:668) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_666_8' (loop 'VITIS_LOOP_666_8'): Unable to schedule 'load' operation ('sk_load_7', HLS_Final_vitis_src/dpu.cpp:669) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_666_8' (loop 'VITIS_LOOP_666_8'): Unable to schedule 'load' operation ('sk_load_9', HLS_Final_vitis_src/dpu.cpp:671) on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_666_8' (loop 'VITIS_LOOP_666_8'): Unable to schedule 'load' operation ('sk_load_11', HLS_Final_vitis_src/dpu.cpp:672) on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_666_8' (loop 'VITIS_LOOP_666_8'): Unable to schedule 'load' operation ('sk_load_13', HLS_Final_vitis_src/dpu.cpp:673) on array 'sk' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_666_8' (loop 'VITIS_LOOP_666_8'): Unable to schedule 'load' operation ('sk_load_15', HLS_Final_vitis_src/dpu.cpp:674) on array 'sk' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'and' operation ('and_ln682') to 'or' operation ('or_ln682') (combination delay: 7.75721 ns) to honor II or Latency constraint in region 'VITIS_LOOP_666_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 8, loop 'VITIS_LOOP_666_8'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.445 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.452 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_666_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.105 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_666_8.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_666_8.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_666_8 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_666_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.163 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.452 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_666_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.245 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_666_8.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_666_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_91_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.452 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_91_1.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.104 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.452 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_91_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.453 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_73_13.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.453 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_73_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_693_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_693_10 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_693_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_693_10'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_693_10' (loop 'VITIS_LOOP_693_10'): Unable to schedule 'store' operation ('sk_addr_5_write_ln698', HLS_Final_vitis_src/dpu.cpp:698) of variable 'trunc_ln', HLS_Final_vitis_src/dpu.cpp:698 on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_693_10' (loop 'VITIS_LOOP_693_10'): Unable to schedule 'store' operation ('sk_addr_7_write_ln701', HLS_Final_vitis_src/dpu.cpp:701) of variable 'trunc_ln4', HLS_Final_vitis_src/dpu.cpp:701 on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_693_10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.166 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.453 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_693_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_693_10.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_693_10.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_693_10 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_693_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.453 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_693_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_693_10.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_693_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.453 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_73_15.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.453 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_73_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_723_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_723_14 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_723_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_723_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_723_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.454 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_723_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_723_14.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_723_14.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_723_14 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_723_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.454 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_723_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_723_14.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_723_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_709_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_709_12 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_709_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_709_12'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_709_12' (loop 'VITIS_LOOP_709_12'): Unable to schedule 'load' operation ('sk_load_1', HLS_Final_vitis_src/dpu.cpp:711) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_709_12' (loop 'VITIS_LOOP_709_12'): Unable to schedule 'load' operation ('sk_load_3', HLS_Final_vitis_src/dpu.cpp:712) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_709_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.184 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.454 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_709_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_709_12.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_709_12.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_709_12 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_709_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.129 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_709_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_709_12.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_709_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_91_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_91_14.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_91_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_73_1.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.119 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_73_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_630_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_630_6 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_630_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_630_6'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_630_6' (loop 'VITIS_LOOP_630_6'): Unable to schedule 'store' operation ('sk_addr_17_write_ln642', HLS_Final_vitis_src/dpu.cpp:642) of variable 'or_ln642', HLS_Final_vitis_src/dpu.cpp:642 on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_630_6' (loop 'VITIS_LOOP_630_6'): Unable to schedule 'store' operation ('sk_addr_19_write_ln645', HLS_Final_vitis_src/dpu.cpp:645) of variable 'or_ln645', HLS_Final_vitis_src/dpu.cpp:645 on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_630_6' (loop 'VITIS_LOOP_630_6'): Unable to schedule 'store' operation ('sk_addr_21_write_ln648', HLS_Final_vitis_src/dpu.cpp:648) of variable 'trunc_ln9', HLS_Final_vitis_src/dpu.cpp:648 on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_630_6' (loop 'VITIS_LOOP_630_6'): Unable to schedule 'store' operation ('sk_addr_23_write_ln651', HLS_Final_vitis_src/dpu.cpp:651) of variable 'trunc_ln11', HLS_Final_vitis_src/dpu.cpp:651 on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_630_6' (loop 'VITIS_LOOP_630_6'): Unable to schedule 'store' operation ('sk_addr_25_write_ln655', HLS_Final_vitis_src/dpu.cpp:655) of variable 'or_ln655', HLS_Final_vitis_src/dpu.cpp:655 on array 'sk' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_630_6' (loop 'VITIS_LOOP_630_6'): Unable to schedule 'store' operation ('sk_addr_27_write_ln658', HLS_Final_vitis_src/dpu.cpp:658) of variable 'or_ln658', HLS_Final_vitis_src/dpu.cpp:658 on array 'sk' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 7, loop 'VITIS_LOOP_630_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.513 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 1.456 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_630_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_630_6.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_630_6.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_630_6 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_630_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.147 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.456 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_630_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.128 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_630_6.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_630_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4 
Execute       schedule -model dpu_pack.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.126 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.456 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4.
Execute       set_default_model dpu_pack.4 
Execute       bind -model dpu_pack.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.278 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.457 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.455 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen 
Execute       schedule -model dpu_keygen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.233 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.458 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.171 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen.
Execute       set_default_model dpu_keygen 
Execute       bind -model dpu_keygen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'dpu_pMem' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 73.186 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 73 seconds. CPU system time: 0 seconds. Elapsed time: 73.391 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 112.112 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen.
Execute       get_model_list dpu_keygen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess shake_absorb.1 
Execute       rtl_gen_preprocess shake_squeeze.2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       rtl_gen_preprocess shake_absorb 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       rtl_gen_preprocess sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       rtl_gen_preprocess sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       rtl_gen_preprocess sample_eta 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       rtl_gen_preprocess read_intt 
Execute       rtl_gen_preprocess dpu_unit 
Execute       rtl_gen_preprocess write_p3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       rtl_gen_preprocess read_p2 
Execute       rtl_gen_preprocess read_p1 
Execute       rtl_gen_preprocess write_p4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       rtl_gen_preprocess read_ntt 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       rtl_gen_preprocess dpu_func 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       rtl_gen_preprocess dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       rtl_gen_preprocess dpu_pack_Pipeline_VITIS_LOOP_605_2 
Execute       rtl_gen_preprocess dpu_pack 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       rtl_gen_preprocess shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb.3 
Execute       rtl_gen_preprocess shake_squeeze 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_666_8 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_693_10 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_723_14 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_709_12 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_630_6 
Execute       rtl_gen_preprocess dpu_pack.4 
Execute       rtl_gen_preprocess dpu_keygen 
INFO-FLOW: Model list for RTL generation: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_95_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_95_17 dpu_keygen_Pipeline_VITIS_LOOP_95_18 dpu_keygen_Pipeline_VITIS_LOOP_95_19 read_intt dpu_unit write_p3 dpu_func_Pipeline_FUNC_INTT_LOOP1 read_p2 read_p1 write_p4 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 read_ntt dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_55_5 dpu_pack_Pipeline_VITIS_LOOP_73_1 dpu_pack_Pipeline_VITIS_LOOP_605_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_60_6 dpu_keygen_Pipeline_VITIS_LOOP_61_7 dpu_keygen_Pipeline_VITIS_LOOP_62_8 dpu_pack.4_Pipeline_VITIS_LOOP_666_8 dpu_pack.4_Pipeline_VITIS_LOOP_91_1 dpu_pack.4_Pipeline_VITIS_LOOP_73_13 dpu_pack.4_Pipeline_VITIS_LOOP_693_10 dpu_pack.4_Pipeline_VITIS_LOOP_73_15 dpu_pack.4_Pipeline_VITIS_LOOP_723_14 dpu_pack.4_Pipeline_VITIS_LOOP_709_12 dpu_pack.4_Pipeline_VITIS_LOOP_91_14 dpu_pack.4_Pipeline_VITIS_LOOP_73_1 dpu_pack.4_Pipeline_VITIS_LOOP_630_6 dpu_pack.4 dpu_keygen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' is 8194 from HDL expression: ((icmp_ln40_fu_61_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_40_1'.
Command       create_rtl_model done; 0.128 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 112 seconds. CPU system time: 0 seconds. Elapsed time: 112.442 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.895 sec.
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_40_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' is 8194 from HDL expression: ((icmp_ln41_fu_61_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_41_2'.
Command       create_rtl_model done; 0.128 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.164 seconds; current allocated memory: 1.462 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_41_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_41_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_41_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_41_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_41_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_42_3_VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' is 8200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4'.
Command       create_rtl_model done; 0.101 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.464 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline 'VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' is 8200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
Command       create_rtl_model done; 0.102 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.464 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' pipeline 'VITIS_LOOP_54_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln54_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_54_7'.
Command       create_rtl_model done; 0.155 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.466 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_54_7 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_54_7 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_54_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_54_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_54_7 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' pipeline 'VITIS_LOOP_55_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln55_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_55_8'.
Command       create_rtl_model done; 0.155 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.467 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_55_8 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_55_8 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_55_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_55_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_55_8 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' pipeline 'VITIS_LOOP_56_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' is 8201, found 3 HDL expressions with this fanout: ((icmp_ln56_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_56_9'.
Command       create_rtl_model done; 0.159 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.468 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_56_9 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_56_9 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_56_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_56_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_56_9 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.469 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_321_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.470 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_369_4 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_369_4 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_369_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_369_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KeccakF1600_StatePermute -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
Command       create_rtl_model done; 0.129 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.474 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl KeccakF1600_StatePermute -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_KeccakF1600_StatePermute 
Execute       gen_rtl KeccakF1600_StatePermute -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_KeccakF1600_StatePermute 
Execute       syn_report -csynth -model KeccakF1600_StatePermute -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/KeccakF1600_StatePermute_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.304 sec.
Execute       syn_report -rtlxml -model KeccakF1600_StatePermute -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/KeccakF1600_StatePermute_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.149 sec.
Execute       syn_report -verbosereport -model KeccakF1600_StatePermute -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/KeccakF1600_StatePermute.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.708 sec.
Execute       db_write -model KeccakF1600_StatePermute -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/KeccakF1600_StatePermute.adb 
Command       db_write done; 0.244 sec.
Execute       db_write -model KeccakF1600_StatePermute -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KeccakF1600_StatePermute -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/KeccakF1600_StatePermute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.089 seconds; current allocated memory: 1.484 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_376_5 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_376_5 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_376_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_376_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.485 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_383_6 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_383_6 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_383_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_383_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' pipeline 'VITIS_LOOP_385_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.485 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_385_7 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_385_7 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_385_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_385_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.487 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_12_1 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_12_1 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_12_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_12_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.488 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_1 
Execute       gen_rtl shake_absorb.1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_1 
Execute       syn_report -csynth -model shake_absorb.1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.559 sec.
Execute       db_write -model shake_absorb.1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1.adb 
Execute       db_write -model shake_absorb.1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_squeeze_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_squeeze.2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_squeeze_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 1.490 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_squeeze.2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_squeeze_2 
Execute       gen_rtl shake_squeeze.2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_squeeze_2 
Execute       syn_report -csynth -model shake_squeeze.2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_squeeze_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_squeeze.2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_squeeze_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_squeeze.2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.453 sec.
Execute       db_write -model shake_squeeze.2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze_2.adb 
Execute       db_write -model shake_squeeze.2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_squeeze.2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.491 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_16 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_16 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_321_16 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_351_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' pipeline 'VITIS_LOOP_351_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_351_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.492 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_351_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_351_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_351_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_351_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_351_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_12_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.493 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_12_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_12_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_12_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_360_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' pipeline 'VITIS_LOOP_360_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_360_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.494 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_360_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_360_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_360_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_360_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_360_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_369_4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.494 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_369_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_369_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_369_4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_376_5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.495 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_376_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_376_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_376_5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_383_6 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.497 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_383_6 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_383_6 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_383_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_383_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_383_6 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_385_7 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_385_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.498 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_385_7 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_385_7 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_385_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_385_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_385_7 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_12_12 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_12_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.498 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_12_12 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_12_12 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_12_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_Pipeline_VITIS_LOOP_12_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_12_12 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.500 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb 
Execute       gen_rtl shake_absorb -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb 
Execute       syn_report -csynth -model shake_absorb -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.616 sec.
Execute       db_write -model shake_absorb -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb.adb 
Execute       db_write -model shake_absorb -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' pipeline 'VITIS_LOOP_417_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_417_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.972 seconds; current allocated memory: 1.503 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_417_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_417_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_417_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_417_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_417_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_503_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.505 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_503_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_503_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_503_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_503_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_503_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_95_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_95_1' pipeline 'VITIS_LOOP_95_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_95_1' is 8201, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_95_1'.
Command       create_rtl_model done; 0.163 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.506 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_95_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sample_eta_Pipeline_VITIS_LOOP_417_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sample_eta_Pipeline_VITIS_LOOP_417_2' pipeline 'VITIS_LOOP_417_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta_Pipeline_VITIS_LOOP_417_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.507 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl sample_eta_Pipeline_VITIS_LOOP_417_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       gen_rtl sample_eta_Pipeline_VITIS_LOOP_417_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       syn_report -csynth -model sample_eta_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/sample_eta_Pipeline_VITIS_LOOP_417_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sample_eta_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/sample_eta_Pipeline_VITIS_LOOP_417_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sample_eta_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sample_eta_Pipeline_VITIS_LOOP_417_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.adb 
Execute       db_write -model sample_eta_Pipeline_VITIS_LOOP_417_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sample_eta_Pipeline_VITIS_LOOP_417_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta_Pipeline_VITIS_LOOP_533_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sample_eta_Pipeline_VITIS_LOOP_533_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta_Pipeline_VITIS_LOOP_533_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.508 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl sample_eta_Pipeline_VITIS_LOOP_533_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       gen_rtl sample_eta_Pipeline_VITIS_LOOP_533_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       syn_report -csynth -model sample_eta_Pipeline_VITIS_LOOP_533_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/sample_eta_Pipeline_VITIS_LOOP_533_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sample_eta_Pipeline_VITIS_LOOP_533_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/sample_eta_Pipeline_VITIS_LOOP_533_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sample_eta_Pipeline_VITIS_LOOP_533_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sample_eta_Pipeline_VITIS_LOOP_533_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.adb 
Execute       db_write -model sample_eta_Pipeline_VITIS_LOOP_533_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sample_eta_Pipeline_VITIS_LOOP_533_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sample_eta -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.510 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl sample_eta -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_sample_eta 
Execute       gen_rtl sample_eta -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_sample_eta 
Execute       syn_report -csynth -model sample_eta -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/sample_eta_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sample_eta -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/sample_eta_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sample_eta -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.586 sec.
Execute       db_write -model sample_eta -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta.adb 
Execute       db_write -model sample_eta -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sample_eta -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_95_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_95_17 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_95_17' pipeline 'VITIS_LOOP_95_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_95_17' is 8201, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_95_17'.
Command       create_rtl_model done; 0.168 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.926 seconds; current allocated memory: 1.512 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_17 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_17 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_95_17 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_95_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_95_18 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_95_18' pipeline 'VITIS_LOOP_95_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_95_18' is 8201, found 2 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_95_18'.
Command       create_rtl_model done; 0.165 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.513 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_18 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_18 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_95_18 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_95_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_95_19 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_95_19' pipeline 'VITIS_LOOP_95_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_95_19' is 8209 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_95_19'.
Command       create_rtl_model done; 0.163 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.514 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_19 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_19 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_19_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_95_19 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_intt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_intt -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_intt.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_intt' pipeline 'read_intt' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_intt' is 16384 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_intt'.
Command       create_rtl_model done; 0.93 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.145 seconds; current allocated memory: 1.522 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_intt -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_read_intt 
Execute       gen_rtl read_intt -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_read_intt 
Execute       syn_report -csynth -model read_intt -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/read_intt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_intt -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/read_intt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_intt -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_intt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_intt -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_intt.adb 
Execute       db_write -model read_intt -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_intt -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_intt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_unit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_unit -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_unit.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_unit' is 797332 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_0': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_unit'.
Command       create_rtl_model done; 6.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.656 seconds; current allocated memory: 1.607 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_unit -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_unit 
Command       gen_rtl done; 0.123 sec.
Execute       gen_rtl dpu_unit -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_unit 
Command       gen_rtl done; 0.129 sec.
Execute       syn_report -csynth -model dpu_unit -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_unit_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.152 sec.
Execute       syn_report -rtlxml -model dpu_unit -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_unit_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 2.043 sec.
Execute       syn_report -verbosereport -model dpu_unit -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_unit.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 7.719 sec.
Execute       db_write -model dpu_unit -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_unit.adb 
Command       db_write done; 2.983 sec.
Execute       db_write -model dpu_unit -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 1.226 sec.
Execute       gen_tb_info dpu_unit -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_unit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_p3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write_p3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_p3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20 seconds. CPU system time: 4 seconds. Elapsed time: 23.574 seconds; current allocated memory: 1.702 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_p3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_write_p3 
Execute       gen_rtl write_p3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_write_p3 
Execute       syn_report -csynth -model write_p3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/write_p3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model write_p3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/write_p3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model write_p3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model write_p3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p3.adb 
Execute       db_write -model write_p3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_p3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' pipeline 'FUNC_INTT_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP1' is 24576 from HDL expression: ((icmp_ln346_fu_184_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP1'.
Command       create_rtl_model done; 0.208 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.702 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.336 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_p2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_p2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_p2' pipeline 'read_p2' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_p2' is 8192 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_p2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.612 seconds; current allocated memory: 1.702 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_p2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_read_p2 
Execute       gen_rtl read_p2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_read_p2 
Execute       syn_report -csynth -model read_p2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/read_p2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_p2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/read_p2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_p2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_p2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p2.adb 
Execute       db_write -model read_p2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_p2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_p1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_p1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_p1' pipeline 'read_p1' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_p1' is 8192 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_p1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.702 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_p1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_read_p1 
Execute       gen_rtl read_p1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_read_p1 
Execute       syn_report -csynth -model read_p1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/read_p1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_p1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/read_p1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_p1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_p1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p1.adb 
Execute       db_write -model read_p1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_p1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_p4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write_p4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_p4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.702 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_p4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_write_p4 
Execute       gen_rtl write_p4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_write_p4 
Execute       syn_report -csynth -model write_p4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/write_p4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model write_p4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/write_p4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model write_p4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model write_p4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p4.adb 
Execute       db_write -model write_p4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_p4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' pipeline 'FUNC_INTT_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP2' is 24576 from HDL expression: ((icmp_ln354_fu_206_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP2'.
Command       create_rtl_model done; 0.204 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.702 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.332 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' pipeline 'FUNC_INTT_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP3' is 24576 from HDL expression: ((icmp_ln364_fu_184_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP3'.
Command       create_rtl_model done; 0.196 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.742 seconds; current allocated memory: 1.702 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.342 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' pipeline 'FUNC_INTT_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP4' is 24576 from HDL expression: ((icmp_ln373_fu_184_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP4'.
Command       create_rtl_model done; 0.196 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.737 seconds; current allocated memory: 1.703 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.332 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' pipeline 'FUNC_INTT_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP5' is 24579 from HDL expression: (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP5'.
Command       create_rtl_model done; 0.182 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.715 seconds; current allocated memory: 1.705 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.344 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' pipeline 'FUNC_NTT_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP1' is 24576 from HDL expression: ((icmp_ln298_fu_206_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP1'.
Command       create_rtl_model done; 0.205 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.761 seconds; current allocated memory: 1.707 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.364 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' pipeline 'FUNC_NTT_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP2' is 24576 from HDL expression: ((icmp_ln308_fu_184_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP2'.
Command       create_rtl_model done; 0.197 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.775 seconds; current allocated memory: 1.709 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.328 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' pipeline 'FUNC_NTT_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP3' is 24576 from HDL expression: ((icmp_ln317_fu_184_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP3'.
Command       create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.727 seconds; current allocated memory: 1.711 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.342 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' pipeline 'FUNC_NTT_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP4' is 32768 from HDL expression: ((icmp_ln325_fu_223_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP4'.
Command       create_rtl_model done; 0.213 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.756 seconds; current allocated memory: 1.713 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.359 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_ntt -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_ntt.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_ntt' pipeline 'read_ntt' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_ntt' is 16384 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_ntt'.
Command       create_rtl_model done; 0.925 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.501 seconds; current allocated memory: 1.715 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_ntt -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_read_ntt 
Execute       gen_rtl read_ntt -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_read_ntt 
Execute       syn_report -csynth -model read_ntt -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/read_ntt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_ntt -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/read_ntt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_ntt -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_ntt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_ntt -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_ntt.adb 
Execute       db_write -model read_ntt -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_ntt -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_ntt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' pipeline 'FUNC_NTT_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP5' is 16387, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP5'.
Command       create_rtl_model done; 0.195 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 1.719 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.326 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' pipeline 'FUNC_POW2ROUND_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' is 977660 from HDL expression: (((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp100) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp99) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp98) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp97) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp96) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp95) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp94) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp93) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp92) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp91) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp90) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp89) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp88) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp87) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp86) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp85) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp84) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp83) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp82) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp81) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp80) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp79) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp78) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp77) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp76) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp75) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp74) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp73) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp72) & (1'b1 == ap_CS_fsm_pp0_stage3)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1'.
Command       create_rtl_model done; 0.194 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.724 seconds; current allocated memory: 1.724 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.334 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' pipeline 'FUNC_CADDQ_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' is 24576 from HDL expression: ((icmp_ln277_fu_192_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1'.
Command       create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 4.752 seconds; current allocated memory: 1.726 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_CADDQ_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_CADDQ_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.326 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' pipeline 'FUNC_MATMUL_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' is 24576 from HDL expression: ((icmp_ln228_fu_235_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1'.
Command       create_rtl_model done; 0.208 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.737 seconds; current allocated memory: 1.728 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.343 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' pipeline 'FUNC_MATMUL_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' is 24576 from HDL expression: ((icmp_ln239_fu_184_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.773 seconds; current allocated memory: 1.730 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.336 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' pipeline 'FUNC_MATMUL_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' is 24576 from HDL expression: ((icmp_ln248_fu_184_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3'.
Command       create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.74 seconds; current allocated memory: 1.732 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.355 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' pipeline 'FUNC_MATMUL_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' is 32768 from HDL expression: ((icmp_ln256_fu_213_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4'.
Command       create_rtl_model done; 0.216 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.781 seconds; current allocated memory: 1.734 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.348 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' pipeline 'FUNC_MATMUL_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' is 24579 from HDL expression: ((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5'.
Command       create_rtl_model done; 0.204 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.767 seconds; current allocated memory: 1.736 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.403 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' pipeline 'FUNC_MONTMUL_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' is 24576 from HDL expression: ((icmp_ln188_fu_221_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1'.
Command       create_rtl_model done; 0.207 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.841 seconds; current allocated memory: 1.739 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.344 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' pipeline 'FUNC_MONTMUL_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' is 24576 from HDL expression: ((icmp_ln199_fu_184_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2'.
Command       create_rtl_model done; 0.202 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.767 seconds; current allocated memory: 1.740 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.353 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' pipeline 'FUNC_MONTMUL_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' is 24576 from HDL expression: ((icmp_ln208_fu_184_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3'.
Command       create_rtl_model done; 0.201 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.764 seconds; current allocated memory: 1.743 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.381 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' pipeline 'FUNC_MONTMUL_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' is 32768 from HDL expression: ((icmp_ln216_fu_227_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4'.
Command       create_rtl_model done; 0.224 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.822 seconds; current allocated memory: 1.745 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.372 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_RD_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP1' pipeline 'FUNC_RD_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP1' is 24576 from HDL expression: ((icmp_ln160_fu_194_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP1'.
Command       create_rtl_model done; 0.211 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.81 seconds; current allocated memory: 1.747 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_RD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_RD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_RD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.35 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_RD_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_RD_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP2' pipeline 'FUNC_RD_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP2' is 24576 from HDL expression: ((icmp_ln169_fu_184_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP2'.
Command       create_rtl_model done; 0.238 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.8 seconds; current allocated memory: 1.750 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_RD_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_RD_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_RD_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.331 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_RD_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_RD_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP3' pipeline 'FUNC_RD_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP3' is 32768 from HDL expression: ((icmp_ln177_fu_221_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP3'.
Command       create_rtl_model done; 0.225 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.769 seconds; current allocated memory: 1.751 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_RD_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_RD_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_RD_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.335 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_RD_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_ADD_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' pipeline 'FUNC_ADD_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_ADD_LOOP1' is 32768 from HDL expression: ((icmp_ln139_fu_245_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_ADD_LOOP1'.
Command       create_rtl_model done; 0.221 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.773 seconds; current allocated memory: 1.754 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_ADD_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_ADD_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_ADD_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_Pipeline_FUNC_ADD_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.352 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_ADD_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func' is 1011469, found 23 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state11), (1'b1 == ap_CS_fsm_state7), (1'b1 == ap_CS_fsm_state3), (1'b1 == ap_CS_fsm_state23), (1'b1 == ap_CS_fsm_state27), (1'b1 == ap_CS_fsm_state181), (1'b1 == ap_CS_fsm_state127), (1'b1 == ap_CS_fsm_state17), (1'b1 == ap_CS_fsm_state15), (1'b1 == ap_CS_fsm_state33), (1'b1 == ap_CS_fsm_state35), (1'b1 == ap_CS_fsm_state31), (1'b1 == ap_CS_fsm_state135), (1'b1 == ap_CS_fsm_state131), (1'b1 == ap_CS_fsm_state133), (1'b1 == ap_CS_fsm_state95), (1'b1 == ap_CS_fsm_state137), (1'b1 == ap_CS_fsm_state185), (1'b1 == ap_CS_fsm_state187), (1'b1 == ap_CS_fsm_state195), (1'b1 == ap_CS_fsm_state251), (1'b1 == ap_CS_fsm_state254), (1'b1 == ap_CS_fsm_state249)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func'.
Command       create_rtl_model done; 1.584 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.161 seconds; current allocated memory: 1.756 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_func 
Execute       gen_rtl dpu_func -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_func 
Execute       syn_report -csynth -model dpu_func -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_func_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 112.395 sec.
Execute       db_write -model dpu_func -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func.adb 
Execute       db_write -model dpu_func -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_55_5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' pipeline 'VITIS_LOOP_55_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_55_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 112 seconds. CPU system time: 0 seconds. Elapsed time: 112.874 seconds; current allocated memory: 1.768 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_55_5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_55_5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_55_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_55_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_55_5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack_Pipeline_VITIS_LOOP_73_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_Pipeline_VITIS_LOOP_73_1' pipeline 'VITIS_LOOP_73_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_Pipeline_VITIS_LOOP_73_1' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln73_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_Pipeline_VITIS_LOOP_73_1'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.773 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack_Pipeline_VITIS_LOOP_73_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       gen_rtl dpu_pack_Pipeline_VITIS_LOOP_73_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       syn_report -csynth -model dpu_pack_Pipeline_VITIS_LOOP_73_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_Pipeline_VITIS_LOOP_73_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack_Pipeline_VITIS_LOOP_73_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_Pipeline_VITIS_LOOP_73_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack_Pipeline_VITIS_LOOP_73_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack_Pipeline_VITIS_LOOP_73_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.adb 
Execute       db_write -model dpu_pack_Pipeline_VITIS_LOOP_73_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack_Pipeline_VITIS_LOOP_73_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_Pipeline_VITIS_LOOP_605_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack_Pipeline_VITIS_LOOP_605_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_605_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_Pipeline_VITIS_LOOP_605_2'.
Command       create_rtl_model done; 0.296 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.774 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack_Pipeline_VITIS_LOOP_605_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_605_2 
Execute       gen_rtl dpu_pack_Pipeline_VITIS_LOOP_605_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_605_2 
Execute       syn_report -csynth -model dpu_pack_Pipeline_VITIS_LOOP_605_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_Pipeline_VITIS_LOOP_605_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack_Pipeline_VITIS_LOOP_605_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_Pipeline_VITIS_LOOP_605_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack_Pipeline_VITIS_LOOP_605_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_605_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack_Pipeline_VITIS_LOOP_605_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_605_2.adb 
Execute       db_write -model dpu_pack_Pipeline_VITIS_LOOP_605_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack_Pipeline_VITIS_LOOP_605_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_605_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack' is 16385 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.775 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_pack 
Execute       gen_rtl dpu_pack -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_pack 
Execute       syn_report -csynth -model dpu_pack -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack.adb 
Execute       db_write -model dpu_pack -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.777 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_110 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_110 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_110_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_110_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_321_110 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.778 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_369_4 
Execute       gen_rtl shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_369_4 
Execute       syn_report -csynth -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_3_Pipeline_VITIS_LOOP_369_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_3_Pipeline_VITIS_LOOP_369_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.adb 
Execute       db_write -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.778 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_376_5 
Execute       gen_rtl shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_376_5 
Execute       syn_report -csynth -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_3_Pipeline_VITIS_LOOP_376_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_3_Pipeline_VITIS_LOOP_376_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.adb 
Execute       db_write -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.781 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_absorb_3 
Execute       gen_rtl shake_absorb.3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_absorb_3 
Execute       syn_report -csynth -model shake_absorb.3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_absorb_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.478 sec.
Execute       db_write -model shake_absorb.3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3.adb 
Execute       db_write -model shake_absorb.3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_squeeze -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_squeeze'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.733 seconds; current allocated memory: 1.782 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_squeeze -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_shake_squeeze 
Execute       gen_rtl shake_squeeze -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_shake_squeeze 
Execute       syn_report -csynth -model shake_squeeze -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_squeeze_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_squeeze -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/shake_squeeze_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_squeeze -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.465 sec.
Execute       db_write -model shake_squeeze -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze.adb 
Execute       db_write -model shake_squeeze -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_squeeze -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_60_6 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' pipeline 'VITIS_LOOP_60_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_60_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 1.783 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_60_6 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_60_6 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_60_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_60_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_60_6 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_61_7 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' pipeline 'VITIS_LOOP_61_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_61_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.785 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_61_7 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_61_7 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_61_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_61_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_61_7 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_62_8 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' pipeline 'VITIS_LOOP_62_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_62_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.786 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_62_8 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_62_8 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_62_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_62_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_62_8 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_666_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_666_8 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_666_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_666_8' pipeline 'VITIS_LOOP_666_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_666_8' is 16410 from HDL expression: ((icmp_ln666_reg_1210 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_666_8'.
Command       create_rtl_model done; 1.507 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.718 seconds; current allocated memory: 1.786 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_666_8 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_666_8 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_666_8 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_666_8 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_666_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_666_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.115 sec.
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_666_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_666_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_666_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_666_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.3 sec.
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_666_8 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_666_8.adb 
Command       db_write done; 0.125 sec.
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_666_8 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_666_8 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_666_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1' is 8200 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1'.
Command       create_rtl_model done; 0.138 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.132 seconds; current allocated memory: 1.788 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_91_1 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_91_1 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_91_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_91_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13' pipeline 'VITIS_LOOP_73_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13' is 8201, found 3 HDL expressions with this fanout: ((icmp_ln73_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.791 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_13 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_13 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_73_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_73_13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_693_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_693_10 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_693_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_693_10'.
Command       create_rtl_model done; 0.117 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.793 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_693_10 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_693_10 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_693_10 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_693_10 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_693_10 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_693_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_693_10 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_693_10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_693_10 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_693_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_693_10 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_693_10.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_693_10 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_693_10 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_693_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15' pipeline 'VITIS_LOOP_73_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln73_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15'.
Command       create_rtl_model done; 0.211 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.794 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_15 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_15 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_73_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_73_15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_723_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_723_14 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_723_14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_723_14'.
Command       create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.796 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_723_14 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_723_14 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_723_14 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_723_14 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_723_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_723_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_723_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_723_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_723_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_723_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_723_14 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_723_14.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_723_14 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_723_14 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_723_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_709_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_709_12 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_709_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_709_12' pipeline 'VITIS_LOOP_709_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_709_12' is 16384 from HDL expression: ((icmp_ln709_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_709_12'.
Command       create_rtl_model done; 0.422 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.796 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_709_12 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_709_12 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_709_12 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_709_12 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_709_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_709_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_709_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_709_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_709_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_709_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_709_12 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_709_12.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_709_12 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_709_12 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_709_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14' is 8200 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14'.
Command       create_rtl_model done; 0.119 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.797 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_91_14 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_91_14 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_91_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_91_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1' pipeline 'VITIS_LOOP_73_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln73_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1'.
Command       create_rtl_model done; 0.203 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.799 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_1 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_1 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_73_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_73_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_630_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_630_6 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_630_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_630_6'.
Command       create_rtl_model done; 0.423 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.800 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_630_6 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_630_6 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_630_6 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_630_6 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_630_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_630_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_630_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_630_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_630_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_630_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.159 sec.
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_630_6 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_630_6.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_630_6 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_630_6 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_630_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4' is 16385 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4'.
Command       create_rtl_model done; 0.244 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 1.803 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen_dpu_pack_4 
Execute       gen_rtl dpu_pack.4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen_dpu_pack_4 
Execute       syn_report -csynth -model dpu_pack.4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_pack_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.475 sec.
Execute       db_write -model dpu_pack.4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4.adb 
Execute       db_write -model dpu_pack.4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen -top_prefix  -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/seedbuf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dpu_keygen' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'ptr' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen' is 32884 from HDL expression: (1'b1 == ap_CS_fsm_state46)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen'.
Command       create_rtl_model done; 0.555 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.353 seconds; current allocated memory: 1.807 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen -istop -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/vhdl/dpu_keygen 
Execute       gen_rtl dpu_keygen -istop -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/verilog/dpu_keygen 
Execute       syn_report -csynth -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/dpu_keygen_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 117.882 sec.
Execute       db_write -model dpu_keygen -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.adb 
Execute       db_write -model dpu_keygen -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen 
Execute       export_constraint_db -f -tool general -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.constraint.tcl 
Execute       syn_report -designview -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.design.xml 
Command       syn_report done; 5.721 sec.
Execute       syn_report -csynthDesign -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks dpu_keygen 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain dpu_keygen 
INFO-FLOW: Model list for RTL component generation: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_95_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_95_17 dpu_keygen_Pipeline_VITIS_LOOP_95_18 dpu_keygen_Pipeline_VITIS_LOOP_95_19 read_intt dpu_unit write_p3 dpu_func_Pipeline_FUNC_INTT_LOOP1 read_p2 read_p1 write_p4 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 read_ntt dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_55_5 dpu_pack_Pipeline_VITIS_LOOP_73_1 dpu_pack_Pipeline_VITIS_LOOP_605_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_60_6 dpu_keygen_Pipeline_VITIS_LOOP_61_7 dpu_keygen_Pipeline_VITIS_LOOP_62_8 dpu_pack.4_Pipeline_VITIS_LOOP_666_8 dpu_pack.4_Pipeline_VITIS_LOOP_91_1 dpu_pack.4_Pipeline_VITIS_LOOP_73_13 dpu_pack.4_Pipeline_VITIS_LOOP_693_10 dpu_pack.4_Pipeline_VITIS_LOOP_73_15 dpu_pack.4_Pipeline_VITIS_LOOP_723_14 dpu_pack.4_Pipeline_VITIS_LOOP_709_12 dpu_pack.4_Pipeline_VITIS_LOOP_91_14 dpu_pack.4_Pipeline_VITIS_LOOP_73_1 dpu_pack.4_Pipeline_VITIS_LOOP_630_6 dpu_pack.4 dpu_keygen
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_41_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_54_7] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_55_8] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_56_9] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_321_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_369_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KeccakF1600_StatePermute] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.
INFO-FLOW: Append model dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_376_5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_383_6] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_385_7] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_12_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [shake_squeeze_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze_2.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_321_16] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_351_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_12_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_360_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_369_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_376_5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_383_6] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_385_7] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_12_12] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_417_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_503_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_95_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sample_eta_Pipeline_VITIS_LOOP_417_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sample_eta_Pipeline_VITIS_LOOP_533_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.compgen.tcl 
INFO-FLOW: Handling components in module [sample_eta] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_95_17] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_95_18] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_95_19] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_intt] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_intt.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_unit] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_unit.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_mul_32s_32s_64_1_0.
INFO-FLOW: Append model dpu_keygen_mul_32s_32s_64_1_0
INFO-FLOW: Handling components in module [write_p3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p3.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_p2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p2.compgen.tcl 
INFO-FLOW: Handling components in module [read_p1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p1.compgen.tcl 
INFO-FLOW: Handling components in module [write_p4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p4.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_ntt] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_ntt.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_CADDQ_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MONTMUL_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MONTMUL_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MONTMUL_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MONTMUL_LOOP4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_RD_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_RD_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_RD_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_ADD_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_55_5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_Pipeline_VITIS_LOOP_73_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_Pipeline_VITIS_LOOP_605_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_605_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_321_110] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_3_Pipeline_VITIS_LOOP_369_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_3_Pipeline_VITIS_LOOP_376_5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3.compgen.tcl 
INFO-FLOW: Handling components in module [shake_squeeze] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_60_6] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_61_7] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_62_8] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_666_8] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_666_8.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_91_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_73_13] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_693_10] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_693_10.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_73_15] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_723_14] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_723_14.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_709_12] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_709_12.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_91_14] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_73_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_630_6] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_630_6.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_zetas_ROM_AUTO_1R.
INFO-FLOW: Append model dpu_keygen_zetas_ROM_AUTO_1R
INFO-FLOW: Found component dpu_keygen_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component dpu_keygen_spu_s_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_spu_s_RAM_AUTO_1R1W
INFO-FLOW: Found component dpu_keygen_tmp1_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_tmp1_RAM_AUTO_1R1W
INFO-FLOW: Found component dpu_keygen_tmp2_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_tmp2_RAM_AUTO_1R1W
INFO-FLOW: Found component dpu_keygen_tr_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_tr_RAM_AUTO_1R1W
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_41_2
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_54_7
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_55_8
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_56_9
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_321_1
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: Append model KeccakF1600_StatePermute
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_383_6
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_385_7
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: Append model shake_absorb_1
INFO-FLOW: Append model shake_squeeze_2
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_321_16
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_351_1
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_360_2
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_383_6
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_385_7
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_12_12
INFO-FLOW: Append model shake_absorb
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_417_2
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_503_2
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_95_1
INFO-FLOW: Append model sample_eta_Pipeline_VITIS_LOOP_417_2
INFO-FLOW: Append model sample_eta_Pipeline_VITIS_LOOP_533_2
INFO-FLOW: Append model sample_eta
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_95_17
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_95_18
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_95_19
INFO-FLOW: Append model read_intt
INFO-FLOW: Append model dpu_unit
INFO-FLOW: Append model write_p3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP1
INFO-FLOW: Append model read_p2
INFO-FLOW: Append model read_p1
INFO-FLOW: Append model write_p4
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP4
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP5
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP4
INFO-FLOW: Append model read_ntt
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP5
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_CADDQ_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP4
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP5
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_RD_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_RD_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_RD_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_ADD_LOOP1
INFO-FLOW: Append model dpu_func
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_55_5
INFO-FLOW: Append model dpu_pack_Pipeline_VITIS_LOOP_73_1
INFO-FLOW: Append model dpu_pack_Pipeline_VITIS_LOOP_605_2
INFO-FLOW: Append model dpu_pack
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_321_110
INFO-FLOW: Append model shake_absorb_3_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: Append model shake_absorb_3_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: Append model shake_absorb_3
INFO-FLOW: Append model shake_squeeze
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_60_6
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_61_7
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_62_8
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_666_8
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_91_1
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_73_13
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_693_10
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_73_15
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_723_14
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_709_12
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_91_14
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_73_1
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_630_6
INFO-FLOW: Append model dpu_pack_4
INFO-FLOW: Append model dpu_keygen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_mul_32s_32s_64_1_0 dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_zetas_ROM_AUTO_1R dpu_keygen_buf_RAM_AUTO_1R1W dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W dpu_keygen_spu_s_RAM_AUTO_1R1W dpu_keygen_tmp1_RAM_AUTO_1R1W dpu_keygen_tmp2_RAM_AUTO_1R1W dpu_keygen_tr_RAM_AUTO_1R1W dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb_1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb_1_Pipeline_VITIS_LOOP_376_5 shake_absorb_1_Pipeline_VITIS_LOOP_383_6 shake_absorb_1_Pipeline_VITIS_LOOP_385_7 shake_absorb_1_Pipeline_VITIS_LOOP_12_1 shake_absorb_1 shake_squeeze_2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_95_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_95_17 dpu_keygen_Pipeline_VITIS_LOOP_95_18 dpu_keygen_Pipeline_VITIS_LOOP_95_19 read_intt dpu_unit write_p3 dpu_func_Pipeline_FUNC_INTT_LOOP1 read_p2 read_p1 write_p4 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 read_ntt dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_55_5 dpu_pack_Pipeline_VITIS_LOOP_73_1 dpu_pack_Pipeline_VITIS_LOOP_605_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb_3_Pipeline_VITIS_LOOP_369_4 shake_absorb_3_Pipeline_VITIS_LOOP_376_5 shake_absorb_3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_60_6 dpu_keygen_Pipeline_VITIS_LOOP_61_7 dpu_keygen_Pipeline_VITIS_LOOP_62_8 dpu_pack_4_Pipeline_VITIS_LOOP_666_8 dpu_pack_4_Pipeline_VITIS_LOOP_91_1 dpu_pack_4_Pipeline_VITIS_LOOP_73_13 dpu_pack_4_Pipeline_VITIS_LOOP_693_10 dpu_pack_4_Pipeline_VITIS_LOOP_73_15 dpu_pack_4_Pipeline_VITIS_LOOP_723_14 dpu_pack_4_Pipeline_VITIS_LOOP_709_12 dpu_pack_4_Pipeline_VITIS_LOOP_91_14 dpu_pack_4_Pipeline_VITIS_LOOP_73_1 dpu_pack_4_Pipeline_VITIS_LOOP_630_6 dpu_pack_4 dpu_keygen
INFO-FLOW: Generating C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_mul_32s_32s_64_1_0
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_zetas_ROM_AUTO_1R
INFO-FLOW: To file: write model dpu_keygen_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model dpu_keygen_spu_s_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_tmp1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_tmp2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_tr_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_41_2
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_54_7
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_55_8
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_56_9
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_321_1
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: To file: write model KeccakF1600_StatePermute
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_383_6
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_385_7
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: To file: write model shake_absorb_1
INFO-FLOW: To file: write model shake_squeeze_2
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_321_16
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_351_1
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_360_2
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_383_6
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_385_7
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_12_12
INFO-FLOW: To file: write model shake_absorb
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_417_2
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_503_2
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_95_1
INFO-FLOW: To file: write model sample_eta_Pipeline_VITIS_LOOP_417_2
INFO-FLOW: To file: write model sample_eta_Pipeline_VITIS_LOOP_533_2
INFO-FLOW: To file: write model sample_eta
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_95_17
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_95_18
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_95_19
INFO-FLOW: To file: write model read_intt
INFO-FLOW: To file: write model dpu_unit
INFO-FLOW: To file: write model write_p3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP1
INFO-FLOW: To file: write model read_p2
INFO-FLOW: To file: write model read_p1
INFO-FLOW: To file: write model write_p4
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP4
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP5
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP4
INFO-FLOW: To file: write model read_ntt
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP5
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_CADDQ_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP4
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP5
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_RD_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_RD_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_RD_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_ADD_LOOP1
INFO-FLOW: To file: write model dpu_func
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_55_5
INFO-FLOW: To file: write model dpu_pack_Pipeline_VITIS_LOOP_73_1
INFO-FLOW: To file: write model dpu_pack_Pipeline_VITIS_LOOP_605_2
INFO-FLOW: To file: write model dpu_pack
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_321_110
INFO-FLOW: To file: write model shake_absorb_3_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: To file: write model shake_absorb_3_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: To file: write model shake_absorb_3
INFO-FLOW: To file: write model shake_squeeze
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_60_6
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_61_7
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_62_8
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_666_8
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_91_1
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_73_13
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_693_10
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_73_15
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_723_14
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_709_12
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_91_14
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_73_1
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_630_6
INFO-FLOW: To file: write model dpu_pack_4
INFO-FLOW: To file: write model dpu_keygen
INFO-FLOW: Generating C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/global.setting.tcl
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/global.setting.tcl 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/vhdl' dstVlogDir='C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/vlog' tclDir='C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db' modelList='dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_mul_32s_32s_64_1_0
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_zetas_ROM_AUTO_1R
dpu_keygen_buf_RAM_AUTO_1R1W
dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W
dpu_keygen_spu_s_RAM_AUTO_1R1W
dpu_keygen_tmp1_RAM_AUTO_1R1W
dpu_keygen_tmp2_RAM_AUTO_1R1W
dpu_keygen_tr_RAM_AUTO_1R1W
dpu_keygen_Pipeline_VITIS_LOOP_40_1
dpu_keygen_Pipeline_VITIS_LOOP_41_2
dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4
dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6
dpu_keygen_Pipeline_VITIS_LOOP_54_7
dpu_keygen_Pipeline_VITIS_LOOP_55_8
dpu_keygen_Pipeline_VITIS_LOOP_56_9
dpu_keygen_Pipeline_VITIS_LOOP_321_1
shake_absorb_1_Pipeline_VITIS_LOOP_369_4
KeccakF1600_StatePermute
shake_absorb_1_Pipeline_VITIS_LOOP_376_5
shake_absorb_1_Pipeline_VITIS_LOOP_383_6
shake_absorb_1_Pipeline_VITIS_LOOP_385_7
shake_absorb_1_Pipeline_VITIS_LOOP_12_1
shake_absorb_1
shake_squeeze_2
dpu_keygen_Pipeline_VITIS_LOOP_321_16
shake_absorb_Pipeline_VITIS_LOOP_351_1
shake_absorb_Pipeline_VITIS_LOOP_12_1
shake_absorb_Pipeline_VITIS_LOOP_360_2
shake_absorb_Pipeline_VITIS_LOOP_369_4
shake_absorb_Pipeline_VITIS_LOOP_376_5
shake_absorb_Pipeline_VITIS_LOOP_383_6
shake_absorb_Pipeline_VITIS_LOOP_385_7
shake_absorb_Pipeline_VITIS_LOOP_12_12
shake_absorb
dpu_keygen_Pipeline_VITIS_LOOP_417_2
dpu_keygen_Pipeline_VITIS_LOOP_503_2
dpu_keygen_Pipeline_VITIS_LOOP_95_1
sample_eta_Pipeline_VITIS_LOOP_417_2
sample_eta_Pipeline_VITIS_LOOP_533_2
sample_eta
dpu_keygen_Pipeline_VITIS_LOOP_95_17
dpu_keygen_Pipeline_VITIS_LOOP_95_18
dpu_keygen_Pipeline_VITIS_LOOP_95_19
read_intt
dpu_unit
write_p3
dpu_func_Pipeline_FUNC_INTT_LOOP1
read_p2
read_p1
write_p4
dpu_func_Pipeline_FUNC_INTT_LOOP2
dpu_func_Pipeline_FUNC_INTT_LOOP3
dpu_func_Pipeline_FUNC_INTT_LOOP4
dpu_func_Pipeline_FUNC_INTT_LOOP5
dpu_func_Pipeline_FUNC_NTT_LOOP1
dpu_func_Pipeline_FUNC_NTT_LOOP2
dpu_func_Pipeline_FUNC_NTT_LOOP3
dpu_func_Pipeline_FUNC_NTT_LOOP4
read_ntt
dpu_func_Pipeline_FUNC_NTT_LOOP5
dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1
dpu_func_Pipeline_FUNC_CADDQ_LOOP1
dpu_func_Pipeline_FUNC_MATMUL_LOOP1
dpu_func_Pipeline_FUNC_MATMUL_LOOP2
dpu_func_Pipeline_FUNC_MATMUL_LOOP3
dpu_func_Pipeline_FUNC_MATMUL_LOOP4
dpu_func_Pipeline_FUNC_MATMUL_LOOP5
dpu_func_Pipeline_FUNC_MONTMUL_LOOP1
dpu_func_Pipeline_FUNC_MONTMUL_LOOP2
dpu_func_Pipeline_FUNC_MONTMUL_LOOP3
dpu_func_Pipeline_FUNC_MONTMUL_LOOP4
dpu_func_Pipeline_FUNC_RD_LOOP1
dpu_func_Pipeline_FUNC_RD_LOOP2
dpu_func_Pipeline_FUNC_RD_LOOP3
dpu_func_Pipeline_FUNC_ADD_LOOP1
dpu_func
dpu_keygen_Pipeline_VITIS_LOOP_55_5
dpu_pack_Pipeline_VITIS_LOOP_73_1
dpu_pack_Pipeline_VITIS_LOOP_605_2
dpu_pack
dpu_keygen_Pipeline_VITIS_LOOP_321_110
shake_absorb_3_Pipeline_VITIS_LOOP_369_4
shake_absorb_3_Pipeline_VITIS_LOOP_376_5
shake_absorb_3
shake_squeeze
dpu_keygen_Pipeline_VITIS_LOOP_60_6
dpu_keygen_Pipeline_VITIS_LOOP_61_7
dpu_keygen_Pipeline_VITIS_LOOP_62_8
dpu_pack_4_Pipeline_VITIS_LOOP_666_8
dpu_pack_4_Pipeline_VITIS_LOOP_91_1
dpu_pack_4_Pipeline_VITIS_LOOP_73_13
dpu_pack_4_Pipeline_VITIS_LOOP_693_10
dpu_pack_4_Pipeline_VITIS_LOOP_73_15
dpu_pack_4_Pipeline_VITIS_LOOP_723_14
dpu_pack_4_Pipeline_VITIS_LOOP_709_12
dpu_pack_4_Pipeline_VITIS_LOOP_91_14
dpu_pack_4_Pipeline_VITIS_LOOP_73_1
dpu_pack_4_Pipeline_VITIS_LOOP_630_6
dpu_pack_4
dpu_keygen
' expOnly='0'
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.175 sec.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_intt.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_unit.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_ntt.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_605_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_666_8.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_693_10.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_723_14.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_709_12.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_630_6.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dpu_keygen_zetas_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_spu_s_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tmp1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tmp2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tr_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.577 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 125 seconds. CPU system time: 1 seconds. Elapsed time: 126.573 seconds; current allocated memory: 1.813 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dpu_keygen_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name read_intt
INFO-FLOW: No bind nodes found for module_name write_p3
INFO-FLOW: No bind nodes found for module_name read_p2
INFO-FLOW: No bind nodes found for module_name read_p1
INFO-FLOW: No bind nodes found for module_name write_p4
INFO-FLOW: No bind nodes found for module_name read_ntt
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_mul_32s_32s_64_1_0
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_zetas_ROM_AUTO_1R
dpu_keygen_buf_RAM_AUTO_1R1W
dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W
dpu_keygen_spu_s_RAM_AUTO_1R1W
dpu_keygen_tmp1_RAM_AUTO_1R1W
dpu_keygen_tmp2_RAM_AUTO_1R1W
dpu_keygen_tr_RAM_AUTO_1R1W
dpu_keygen_Pipeline_VITIS_LOOP_40_1
dpu_keygen_Pipeline_VITIS_LOOP_41_2
dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4
dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6
dpu_keygen_Pipeline_VITIS_LOOP_54_7
dpu_keygen_Pipeline_VITIS_LOOP_55_8
dpu_keygen_Pipeline_VITIS_LOOP_56_9
dpu_keygen_Pipeline_VITIS_LOOP_321_1
shake_absorb_1_Pipeline_VITIS_LOOP_369_4
KeccakF1600_StatePermute
shake_absorb_1_Pipeline_VITIS_LOOP_376_5
shake_absorb_1_Pipeline_VITIS_LOOP_383_6
shake_absorb_1_Pipeline_VITIS_LOOP_385_7
shake_absorb_1_Pipeline_VITIS_LOOP_12_1
shake_absorb_1
shake_squeeze_2
dpu_keygen_Pipeline_VITIS_LOOP_321_16
shake_absorb_Pipeline_VITIS_LOOP_351_1
shake_absorb_Pipeline_VITIS_LOOP_12_1
shake_absorb_Pipeline_VITIS_LOOP_360_2
shake_absorb_Pipeline_VITIS_LOOP_369_4
shake_absorb_Pipeline_VITIS_LOOP_376_5
shake_absorb_Pipeline_VITIS_LOOP_383_6
shake_absorb_Pipeline_VITIS_LOOP_385_7
shake_absorb_Pipeline_VITIS_LOOP_12_12
shake_absorb
dpu_keygen_Pipeline_VITIS_LOOP_417_2
dpu_keygen_Pipeline_VITIS_LOOP_503_2
dpu_keygen_Pipeline_VITIS_LOOP_95_1
sample_eta_Pipeline_VITIS_LOOP_417_2
sample_eta_Pipeline_VITIS_LOOP_533_2
sample_eta
dpu_keygen_Pipeline_VITIS_LOOP_95_17
dpu_keygen_Pipeline_VITIS_LOOP_95_18
dpu_keygen_Pipeline_VITIS_LOOP_95_19
read_intt
dpu_unit
write_p3
dpu_func_Pipeline_FUNC_INTT_LOOP1
read_p2
read_p1
write_p4
dpu_func_Pipeline_FUNC_INTT_LOOP2
dpu_func_Pipeline_FUNC_INTT_LOOP3
dpu_func_Pipeline_FUNC_INTT_LOOP4
dpu_func_Pipeline_FUNC_INTT_LOOP5
dpu_func_Pipeline_FUNC_NTT_LOOP1
dpu_func_Pipeline_FUNC_NTT_LOOP2
dpu_func_Pipeline_FUNC_NTT_LOOP3
dpu_func_Pipeline_FUNC_NTT_LOOP4
read_ntt
dpu_func_Pipeline_FUNC_NTT_LOOP5
dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1
dpu_func_Pipeline_FUNC_CADDQ_LOOP1
dpu_func_Pipeline_FUNC_MATMUL_LOOP1
dpu_func_Pipeline_FUNC_MATMUL_LOOP2
dpu_func_Pipeline_FUNC_MATMUL_LOOP3
dpu_func_Pipeline_FUNC_MATMUL_LOOP4
dpu_func_Pipeline_FUNC_MATMUL_LOOP5
dpu_func_Pipeline_FUNC_MONTMUL_LOOP1
dpu_func_Pipeline_FUNC_MONTMUL_LOOP2
dpu_func_Pipeline_FUNC_MONTMUL_LOOP3
dpu_func_Pipeline_FUNC_MONTMUL_LOOP4
dpu_func_Pipeline_FUNC_RD_LOOP1
dpu_func_Pipeline_FUNC_RD_LOOP2
dpu_func_Pipeline_FUNC_RD_LOOP3
dpu_func_Pipeline_FUNC_ADD_LOOP1
dpu_func
dpu_keygen_Pipeline_VITIS_LOOP_55_5
dpu_pack_Pipeline_VITIS_LOOP_73_1
dpu_pack_Pipeline_VITIS_LOOP_605_2
dpu_pack
dpu_keygen_Pipeline_VITIS_LOOP_321_110
shake_absorb_3_Pipeline_VITIS_LOOP_369_4
shake_absorb_3_Pipeline_VITIS_LOOP_376_5
shake_absorb_3
shake_squeeze
dpu_keygen_Pipeline_VITIS_LOOP_60_6
dpu_keygen_Pipeline_VITIS_LOOP_61_7
dpu_keygen_Pipeline_VITIS_LOOP_62_8
dpu_pack_4_Pipeline_VITIS_LOOP_666_8
dpu_pack_4_Pipeline_VITIS_LOOP_91_1
dpu_pack_4_Pipeline_VITIS_LOOP_73_13
dpu_pack_4_Pipeline_VITIS_LOOP_693_10
dpu_pack_4_Pipeline_VITIS_LOOP_73_15
dpu_pack_4_Pipeline_VITIS_LOOP_723_14
dpu_pack_4_Pipeline_VITIS_LOOP_709_12
dpu_pack_4_Pipeline_VITIS_LOOP_91_14
dpu_pack_4_Pipeline_VITIS_LOOP_73_1
dpu_pack_4_Pipeline_VITIS_LOOP_630_6
dpu_pack_4
dpu_keygen
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/KeccakF1600_StatePermute.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/sample_eta.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_intt.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_unit.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_p1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/write_p4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/read_ntt.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_func.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_605_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_absorb_3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/shake_squeeze.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_666_8.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_693_10.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_723_14.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_709_12.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_630_6.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_pack_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/dpu_keygen.constraint.tcl 
Execute       sc_get_clocks dpu_keygen 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST dpu_keygen MODULE2INSTS {dpu_keygen dpu_keygen dpu_keygen_Pipeline_VITIS_LOOP_40_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_562 dpu_keygen_Pipeline_VITIS_LOOP_41_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_567 dpu_keygen_Pipeline_VITIS_LOOP_321_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_572 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_578 shake_absorb_1 {grp_shake_absorb_1_fu_585 grp_shake_absorb_1_fu_139} shake_absorb_1_Pipeline_VITIS_LOOP_369_4 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143} shake_absorb_1_Pipeline_VITIS_LOOP_376_5 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154} KeccakF1600_StatePermute {grp_KeccakF1600_StatePermute_fu_164 grp_KeccakF1600_StatePermute_fu_178 grp_KeccakF1600_StatePermute_fu_265 grp_KeccakF1600_StatePermute_fu_650 grp_KeccakF1600_StatePermute_fu_164 grp_KeccakF1600_StatePermute_fu_265 grp_KeccakF1600_StatePermute_fu_165 grp_KeccakF1600_StatePermute_fu_67 grp_KeccakF1600_StatePermute_fu_170} shake_absorb_1_Pipeline_VITIS_LOOP_383_6 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172} shake_absorb_1_Pipeline_VITIS_LOOP_385_7 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177} shake_absorb_1_Pipeline_VITIS_LOOP_12_1 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187 grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187} dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_599 dpu_keygen_Pipeline_VITIS_LOOP_54_7 grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_606 dpu_keygen_Pipeline_VITIS_LOOP_55_8 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_612 dpu_keygen_Pipeline_VITIS_LOOP_56_9 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_619 shake_squeeze_2 grp_shake_squeeze_2_fu_626 dpu_keygen_Pipeline_VITIS_LOOP_321_16 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_635 shake_absorb {grp_shake_absorb_fu_640 grp_shake_absorb_fu_153} shake_absorb_Pipeline_VITIS_LOOP_351_1 {grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241} shake_absorb_Pipeline_VITIS_LOOP_12_1 {grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249} shake_absorb_Pipeline_VITIS_LOOP_360_2 {grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255} shake_absorb_Pipeline_VITIS_LOOP_369_4 {grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273} shake_absorb_Pipeline_VITIS_LOOP_376_5 {grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282} shake_absorb_Pipeline_VITIS_LOOP_383_6 {grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293} shake_absorb_Pipeline_VITIS_LOOP_385_7 {grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298} shake_absorb_Pipeline_VITIS_LOOP_12_12 {grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308 grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308} dpu_keygen_Pipeline_VITIS_LOOP_417_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_657 dpu_keygen_Pipeline_VITIS_LOOP_503_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_663 dpu_keygen_Pipeline_VITIS_LOOP_95_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_1_fu_671 sample_eta grp_sample_eta_fu_679 sample_eta_Pipeline_VITIS_LOOP_417_2 grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_173 sample_eta_Pipeline_VITIS_LOOP_533_2 grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_180 dpu_keygen_Pipeline_VITIS_LOOP_95_17 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_17_fu_690 dpu_keygen_Pipeline_VITIS_LOOP_95_18 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_18_fu_698 dpu_func grp_dpu_func_fu_460 dpu_func_Pipeline_FUNC_INTT_LOOP1 grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_697 read_intt grp_read_intt_fu_137 dpu_unit {grp_dpu_unit_fu_144 grp_dpu_unit_fu_158 grp_dpu_unit_fu_144 grp_dpu_unit_fu_144 grp_dpu_unit_fu_132 grp_dpu_unit_fu_158 grp_dpu_unit_fu_144 grp_dpu_unit_fu_144 grp_dpu_unit_fu_178 grp_dpu_unit_fu_119 grp_dpu_unit_fu_172 grp_dpu_unit_fu_152 grp_dpu_unit_fu_179 grp_dpu_unit_fu_144 grp_dpu_unit_fu_144 grp_dpu_unit_fu_168 grp_dpu_unit_fu_141 grp_dpu_unit_fu_169 grp_dpu_unit_fu_144 grp_dpu_unit_fu_144 grp_dpu_unit_fu_178 grp_dpu_unit_fu_154 grp_dpu_unit_fu_144 grp_dpu_unit_fu_176 grp_dpu_unit_fu_192} write_p3 {call_ln350_write_p3_fu_153 call_ln358_write_p3_fu_167 call_ln368_write_p3_fu_153 call_ln386_write_p3_fu_141 call_ln302_write_p3_fu_167 call_ln312_write_p3_fu_153 call_ln330_write_p3_fu_187 call_ln338_write_p3_fu_128 call_ln290_write_p3_fu_181 call_ln281_write_p3_fu_161 call_ln233_write_p3_fu_188 call_ln243_write_p3_fu_153 call_ln261_write_p3_fu_177 call_ln271_write_p3_fu_151 call_ln193_write_p3_fu_178 call_ln203_write_p3_fu_153 call_ln221_write_p3_fu_187 call_ln164_write_p3_fu_163 call_ln173_write_p3_fu_153 call_ln182_write_p3_fu_185 call_ln144_write_p3_fu_201} read_p2 {grp_read_p2_fu_646 grp_read_p2_fu_125 grp_read_p2_fu_171 grp_read_p2_fu_172 grp_read_p2_fu_161 grp_read_p2_fu_134 grp_read_p2_fu_162 grp_read_p2_fu_171 grp_read_p2_fu_169 grp_read_p2_fu_185} dpu_func_Pipeline_FUNC_INTT_LOOP2 grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_711 read_p1 {grp_read_p1_fu_151 grp_read_p1_fu_137 grp_read_p1_fu_137 grp_read_p1_fu_118 grp_read_p1_fu_151 grp_read_p1_fu_137 grp_read_p1_fu_137 grp_read_p1_fu_164 grp_read_p1_fu_165 grp_read_p1_fu_145 grp_read_p1_fu_165 grp_read_p1_fu_137 grp_read_p1_fu_137 grp_read_p1_fu_154 grp_read_p1_fu_127 grp_read_p1_fu_155 grp_read_p1_fu_137 grp_read_p1_fu_137 grp_read_p1_fu_164 grp_read_p1_fu_147 grp_read_p1_fu_137 grp_read_p1_fu_162 grp_read_p1_fu_178} write_p4 {call_ln359_write_p4_fu_175 call_ln377_write_p4_fu_153 call_ln303_write_p4_fu_175 call_ln321_write_p4_fu_153 call_ln291_write_p4_fu_189 call_ln234_write_p4_fu_196 call_ln252_write_p4_fu_153 call_ln194_write_p4_fu_186 call_ln212_write_p4_fu_153} dpu_func_Pipeline_FUNC_INTT_LOOP3 grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_726 dpu_func_Pipeline_FUNC_INTT_LOOP4 grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_740 dpu_func_Pipeline_FUNC_INTT_LOOP5 grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_754 dpu_func_Pipeline_FUNC_NTT_LOOP1 grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_770 dpu_func_Pipeline_FUNC_NTT_LOOP2 grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_785 dpu_func_Pipeline_FUNC_NTT_LOOP3 grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_799 dpu_func_Pipeline_FUNC_NTT_LOOP4 grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_813 dpu_func_Pipeline_FUNC_NTT_LOOP5 grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_829 read_ntt grp_read_ntt_fu_112 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_845 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_862 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_877 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_893 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_907 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_921 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_936 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_952 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_967 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_981 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_995 dpu_func_Pipeline_FUNC_RD_LOOP1 grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_1011 dpu_func_Pipeline_FUNC_RD_LOOP2 grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1026 dpu_func_Pipeline_FUNC_RD_LOOP3 grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1040 dpu_func_Pipeline_FUNC_ADD_LOOP1 grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_1056 dpu_keygen_Pipeline_VITIS_LOOP_55_5 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_5_fu_706 dpu_keygen_Pipeline_VITIS_LOOP_321_110 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_714 dpu_keygen_Pipeline_VITIS_LOOP_95_19 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_19_fu_719 dpu_keygen_Pipeline_VITIS_LOOP_60_6 grp_dpu_keygen_Pipeline_VITIS_LOOP_60_6_fu_727 dpu_keygen_Pipeline_VITIS_LOOP_61_7 grp_dpu_keygen_Pipeline_VITIS_LOOP_61_7_fu_735 dpu_pack grp_dpu_pack_fu_743 dpu_pack_Pipeline_VITIS_LOOP_73_1 grp_dpu_pack_Pipeline_VITIS_LOOP_73_1_fu_79 dpu_pack_Pipeline_VITIS_LOOP_605_2 grp_dpu_pack_Pipeline_VITIS_LOOP_605_2_fu_87 shake_absorb_3 grp_shake_absorb_3_fu_752 shake_absorb_3_Pipeline_VITIS_LOOP_369_4 grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50 shake_absorb_3_Pipeline_VITIS_LOOP_376_5 grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59 shake_squeeze grp_shake_squeeze_fu_761 dpu_keygen_Pipeline_VITIS_LOOP_62_8 grp_dpu_keygen_Pipeline_VITIS_LOOP_62_8_fu_769 dpu_pack_4 grp_dpu_pack_4_fu_776 dpu_pack_4_Pipeline_VITIS_LOOP_666_8 grp_dpu_pack_4_Pipeline_VITIS_LOOP_666_8_fu_234 dpu_pack_4_Pipeline_VITIS_LOOP_91_1 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244 dpu_pack_4_Pipeline_VITIS_LOOP_73_13 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252 dpu_pack_4_Pipeline_VITIS_LOOP_693_10 grp_dpu_pack_4_Pipeline_VITIS_LOOP_693_10_fu_260 dpu_pack_4_Pipeline_VITIS_LOOP_73_15 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269 dpu_pack_4_Pipeline_VITIS_LOOP_723_14 grp_dpu_pack_4_Pipeline_VITIS_LOOP_723_14_fu_277 dpu_pack_4_Pipeline_VITIS_LOOP_709_12 grp_dpu_pack_4_Pipeline_VITIS_LOOP_709_12_fu_286 dpu_pack_4_Pipeline_VITIS_LOOP_91_14 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296 dpu_pack_4_Pipeline_VITIS_LOOP_73_1 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304 dpu_pack_4_Pipeline_VITIS_LOOP_630_6 grp_dpu_pack_4_Pipeline_VITIS_LOOP_630_6_fu_312} INST2MODULE {dpu_keygen dpu_keygen grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_562 dpu_keygen_Pipeline_VITIS_LOOP_40_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_567 dpu_keygen_Pipeline_VITIS_LOOP_41_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_572 dpu_keygen_Pipeline_VITIS_LOOP_321_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_578 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 grp_shake_absorb_1_fu_585 shake_absorb_1 grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 shake_absorb_1_Pipeline_VITIS_LOOP_369_4 grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 shake_absorb_1_Pipeline_VITIS_LOOP_376_5 grp_KeccakF1600_StatePermute_fu_164 KeccakF1600_StatePermute grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 shake_absorb_1_Pipeline_VITIS_LOOP_383_6 grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 shake_absorb_1_Pipeline_VITIS_LOOP_385_7 grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187 shake_absorb_1_Pipeline_VITIS_LOOP_12_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_599 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_606 dpu_keygen_Pipeline_VITIS_LOOP_54_7 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_612 dpu_keygen_Pipeline_VITIS_LOOP_55_8 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_619 dpu_keygen_Pipeline_VITIS_LOOP_56_9 grp_shake_squeeze_2_fu_626 shake_squeeze_2 grp_KeccakF1600_StatePermute_fu_178 KeccakF1600_StatePermute grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_635 dpu_keygen_Pipeline_VITIS_LOOP_321_16 grp_shake_absorb_fu_640 shake_absorb grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 shake_absorb_Pipeline_VITIS_LOOP_351_1 grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 shake_absorb_Pipeline_VITIS_LOOP_12_1 grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 shake_absorb_Pipeline_VITIS_LOOP_360_2 grp_KeccakF1600_StatePermute_fu_265 KeccakF1600_StatePermute grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 shake_absorb_Pipeline_VITIS_LOOP_369_4 grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 shake_absorb_Pipeline_VITIS_LOOP_376_5 grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 shake_absorb_Pipeline_VITIS_LOOP_383_6 grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 shake_absorb_Pipeline_VITIS_LOOP_385_7 grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308 shake_absorb_Pipeline_VITIS_LOOP_12_12 grp_KeccakF1600_StatePermute_fu_650 KeccakF1600_StatePermute grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_657 dpu_keygen_Pipeline_VITIS_LOOP_417_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_663 dpu_keygen_Pipeline_VITIS_LOOP_503_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_1_fu_671 dpu_keygen_Pipeline_VITIS_LOOP_95_1 grp_sample_eta_fu_679 sample_eta grp_shake_absorb_1_fu_139 shake_absorb_1 grp_shake_absorb_fu_153 shake_absorb grp_KeccakF1600_StatePermute_fu_165 KeccakF1600_StatePermute grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_173 sample_eta_Pipeline_VITIS_LOOP_417_2 grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_180 sample_eta_Pipeline_VITIS_LOOP_533_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_17_fu_690 dpu_keygen_Pipeline_VITIS_LOOP_95_17 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_18_fu_698 dpu_keygen_Pipeline_VITIS_LOOP_95_18 grp_dpu_func_fu_460 dpu_func grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_697 dpu_func_Pipeline_FUNC_INTT_LOOP1 grp_read_intt_fu_137 read_intt grp_dpu_unit_fu_144 dpu_unit call_ln350_write_p3_fu_153 write_p3 grp_read_p2_fu_646 read_p2 grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_711 dpu_func_Pipeline_FUNC_INTT_LOOP2 grp_read_p1_fu_151 read_p1 grp_dpu_unit_fu_158 dpu_unit call_ln358_write_p3_fu_167 write_p3 call_ln359_write_p4_fu_175 write_p4 grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_726 dpu_func_Pipeline_FUNC_INTT_LOOP3 grp_read_p1_fu_137 read_p1 call_ln368_write_p3_fu_153 write_p3 grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_740 dpu_func_Pipeline_FUNC_INTT_LOOP4 call_ln377_write_p4_fu_153 write_p4 grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_754 dpu_func_Pipeline_FUNC_INTT_LOOP5 grp_read_p1_fu_118 read_p1 grp_read_p2_fu_125 read_p2 grp_dpu_unit_fu_132 dpu_unit call_ln386_write_p3_fu_141 write_p3 grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_770 dpu_func_Pipeline_FUNC_NTT_LOOP1 call_ln302_write_p3_fu_167 write_p3 call_ln303_write_p4_fu_175 write_p4 grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_785 dpu_func_Pipeline_FUNC_NTT_LOOP2 call_ln312_write_p3_fu_153 write_p3 grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_799 dpu_func_Pipeline_FUNC_NTT_LOOP3 call_ln321_write_p4_fu_153 write_p4 grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_813 dpu_func_Pipeline_FUNC_NTT_LOOP4 grp_read_p1_fu_164 read_p1 grp_read_p2_fu_171 read_p2 grp_dpu_unit_fu_178 dpu_unit call_ln330_write_p3_fu_187 write_p3 grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_829 dpu_func_Pipeline_FUNC_NTT_LOOP5 grp_read_ntt_fu_112 read_ntt grp_dpu_unit_fu_119 dpu_unit call_ln338_write_p3_fu_128 write_p3 grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_845 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 grp_read_p1_fu_165 read_p1 grp_dpu_unit_fu_172 dpu_unit call_ln290_write_p3_fu_181 write_p3 call_ln291_write_p4_fu_189 write_p4 grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_862 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 grp_read_p1_fu_145 read_p1 grp_dpu_unit_fu_152 dpu_unit call_ln281_write_p3_fu_161 write_p3 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_877 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 grp_read_p2_fu_172 read_p2 grp_dpu_unit_fu_179 dpu_unit call_ln233_write_p3_fu_188 write_p3 call_ln234_write_p4_fu_196 write_p4 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_893 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 call_ln243_write_p3_fu_153 write_p3 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_907 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 call_ln252_write_p4_fu_153 write_p4 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_921 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 grp_read_p1_fu_154 read_p1 grp_read_p2_fu_161 read_p2 grp_dpu_unit_fu_168 dpu_unit call_ln261_write_p3_fu_177 write_p3 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_936 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 grp_read_p1_fu_127 read_p1 grp_read_p2_fu_134 read_p2 grp_dpu_unit_fu_141 dpu_unit call_ln271_write_p3_fu_151 write_p3 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_952 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 grp_read_p1_fu_155 read_p1 grp_read_p2_fu_162 read_p2 grp_dpu_unit_fu_169 dpu_unit call_ln193_write_p3_fu_178 write_p3 call_ln194_write_p4_fu_186 write_p4 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_967 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 call_ln203_write_p3_fu_153 write_p3 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_981 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 call_ln212_write_p4_fu_153 write_p4 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_995 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 call_ln221_write_p3_fu_187 write_p3 grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_1011 dpu_func_Pipeline_FUNC_RD_LOOP1 grp_read_p1_fu_147 read_p1 grp_dpu_unit_fu_154 dpu_unit call_ln164_write_p3_fu_163 write_p3 grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1026 dpu_func_Pipeline_FUNC_RD_LOOP2 call_ln173_write_p3_fu_153 write_p3 grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1040 dpu_func_Pipeline_FUNC_RD_LOOP3 grp_read_p1_fu_162 read_p1 grp_read_p2_fu_169 read_p2 grp_dpu_unit_fu_176 dpu_unit call_ln182_write_p3_fu_185 write_p3 grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_1056 dpu_func_Pipeline_FUNC_ADD_LOOP1 grp_read_p1_fu_178 read_p1 grp_read_p2_fu_185 read_p2 grp_dpu_unit_fu_192 dpu_unit call_ln144_write_p3_fu_201 write_p3 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_5_fu_706 dpu_keygen_Pipeline_VITIS_LOOP_55_5 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_714 dpu_keygen_Pipeline_VITIS_LOOP_321_110 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_19_fu_719 dpu_keygen_Pipeline_VITIS_LOOP_95_19 grp_dpu_keygen_Pipeline_VITIS_LOOP_60_6_fu_727 dpu_keygen_Pipeline_VITIS_LOOP_60_6 grp_dpu_keygen_Pipeline_VITIS_LOOP_61_7_fu_735 dpu_keygen_Pipeline_VITIS_LOOP_61_7 grp_dpu_pack_fu_743 dpu_pack grp_dpu_pack_Pipeline_VITIS_LOOP_73_1_fu_79 dpu_pack_Pipeline_VITIS_LOOP_73_1 grp_dpu_pack_Pipeline_VITIS_LOOP_605_2_fu_87 dpu_pack_Pipeline_VITIS_LOOP_605_2 grp_shake_absorb_3_fu_752 shake_absorb_3 grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50 shake_absorb_3_Pipeline_VITIS_LOOP_369_4 grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59 shake_absorb_3_Pipeline_VITIS_LOOP_376_5 grp_KeccakF1600_StatePermute_fu_67 KeccakF1600_StatePermute grp_shake_squeeze_fu_761 shake_squeeze grp_KeccakF1600_StatePermute_fu_170 KeccakF1600_StatePermute grp_dpu_keygen_Pipeline_VITIS_LOOP_62_8_fu_769 dpu_keygen_Pipeline_VITIS_LOOP_62_8 grp_dpu_pack_4_fu_776 dpu_pack_4 grp_dpu_pack_4_Pipeline_VITIS_LOOP_666_8_fu_234 dpu_pack_4_Pipeline_VITIS_LOOP_666_8 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244 dpu_pack_4_Pipeline_VITIS_LOOP_91_1 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252 dpu_pack_4_Pipeline_VITIS_LOOP_73_13 grp_dpu_pack_4_Pipeline_VITIS_LOOP_693_10_fu_260 dpu_pack_4_Pipeline_VITIS_LOOP_693_10 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269 dpu_pack_4_Pipeline_VITIS_LOOP_73_15 grp_dpu_pack_4_Pipeline_VITIS_LOOP_723_14_fu_277 dpu_pack_4_Pipeline_VITIS_LOOP_723_14 grp_dpu_pack_4_Pipeline_VITIS_LOOP_709_12_fu_286 dpu_pack_4_Pipeline_VITIS_LOOP_709_12 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296 dpu_pack_4_Pipeline_VITIS_LOOP_91_14 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304 dpu_pack_4_Pipeline_VITIS_LOOP_73_1 grp_dpu_pack_4_Pipeline_VITIS_LOOP_630_6_fu_312 dpu_pack_4_Pipeline_VITIS_LOOP_630_6} INSTDATA {dpu_keygen {DEPTH 1 CHILDREN {grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_562 grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_567 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_572 grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_578 grp_shake_absorb_1_fu_585 grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_599 grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_606 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_612 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_619 grp_shake_squeeze_2_fu_626 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_635 grp_shake_absorb_fu_640 grp_KeccakF1600_StatePermute_fu_650 grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_657 grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_663 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_1_fu_671 grp_sample_eta_fu_679 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_17_fu_690 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_18_fu_698 grp_dpu_func_fu_460 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_5_fu_706 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_714 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_19_fu_719 grp_dpu_keygen_Pipeline_VITIS_LOOP_60_6_fu_727 grp_dpu_keygen_Pipeline_VITIS_LOOP_61_7_fu_735 grp_dpu_pack_fu_743 grp_shake_absorb_3_fu_752 grp_shake_squeeze_fu_761 grp_dpu_keygen_Pipeline_VITIS_LOOP_62_8_fu_769 grp_dpu_pack_4_fu_776}} grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_562 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_567 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_572 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_578 {DEPTH 2 CHILDREN {}} grp_shake_absorb_1_fu_585 {DEPTH 2 CHILDREN {grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 grp_KeccakF1600_StatePermute_fu_164 grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 {DEPTH 4 CHILDREN {}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 {DEPTH 4 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_164 {DEPTH 4 CHILDREN {}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 {DEPTH 4 CHILDREN {}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 {DEPTH 4 CHILDREN {}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187 {DEPTH 4 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_599 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_606 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_612 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_619 {DEPTH 2 CHILDREN {}} grp_shake_squeeze_2_fu_626 {DEPTH 2 CHILDREN grp_KeccakF1600_StatePermute_fu_178} grp_KeccakF1600_StatePermute_fu_178 {DEPTH 3 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_635 {DEPTH 2 CHILDREN {}} grp_shake_absorb_fu_640 {DEPTH 2 CHILDREN {grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 grp_KeccakF1600_StatePermute_fu_265 grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308}} grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 {DEPTH 4 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_265 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308 {DEPTH 4 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_650 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_657 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_663 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_95_1_fu_671 {DEPTH 2 CHILDREN {}} grp_sample_eta_fu_679 {DEPTH 2 CHILDREN {grp_shake_absorb_1_fu_139 grp_shake_absorb_fu_153 grp_KeccakF1600_StatePermute_fu_165 grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_173 grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_180}} grp_shake_absorb_1_fu_139 {DEPTH 3 CHILDREN {grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 grp_KeccakF1600_StatePermute_fu_164 grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187}} grp_shake_absorb_fu_153 {DEPTH 3 CHILDREN {grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 grp_KeccakF1600_StatePermute_fu_265 grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308}} grp_KeccakF1600_StatePermute_fu_165 {DEPTH 3 CHILDREN {}} grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_173 {DEPTH 3 CHILDREN {}} grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_180 {DEPTH 3 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_95_17_fu_690 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_95_18_fu_698 {DEPTH 2 CHILDREN {}} grp_dpu_func_fu_460 {DEPTH 2 CHILDREN {grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_697 grp_read_p2_fu_646 grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_711 grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_726 grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_740 grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_754 grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_770 grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_785 grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_799 grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_813 grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_829 grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_845 grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_862 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_877 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_893 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_907 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_921 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_936 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_952 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_967 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_981 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_995 grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_1011 grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1026 grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1040 grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_1056}} grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_697 {DEPTH 3 CHILDREN {grp_read_intt_fu_137 grp_dpu_unit_fu_144 call_ln350_write_p3_fu_153}} grp_read_intt_fu_137 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_144 {DEPTH 4 CHILDREN {}} call_ln350_write_p3_fu_153 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_646 {DEPTH 3 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_711 {DEPTH 3 CHILDREN {grp_read_p1_fu_151 grp_dpu_unit_fu_158 call_ln358_write_p3_fu_167 call_ln359_write_p4_fu_175}} grp_read_p1_fu_151 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_158 {DEPTH 4 CHILDREN {}} call_ln358_write_p3_fu_167 {DEPTH 4 CHILDREN {}} call_ln359_write_p4_fu_175 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_726 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln368_write_p3_fu_153}} grp_read_p1_fu_137 {DEPTH 4 CHILDREN {}} call_ln368_write_p3_fu_153 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_740 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln377_write_p4_fu_153}} call_ln377_write_p4_fu_153 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_754 {DEPTH 3 CHILDREN {grp_read_p1_fu_118 grp_read_p2_fu_125 grp_dpu_unit_fu_132 call_ln386_write_p3_fu_141}} grp_read_p1_fu_118 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_125 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_132 {DEPTH 4 CHILDREN {}} call_ln386_write_p3_fu_141 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_770 {DEPTH 3 CHILDREN {grp_read_p1_fu_151 grp_dpu_unit_fu_158 call_ln302_write_p3_fu_167 call_ln303_write_p4_fu_175}} call_ln302_write_p3_fu_167 {DEPTH 4 CHILDREN {}} call_ln303_write_p4_fu_175 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_785 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln312_write_p3_fu_153}} call_ln312_write_p3_fu_153 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_799 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln321_write_p4_fu_153}} call_ln321_write_p4_fu_153 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_813 {DEPTH 3 CHILDREN {grp_read_p1_fu_164 grp_read_p2_fu_171 grp_dpu_unit_fu_178 call_ln330_write_p3_fu_187}} grp_read_p1_fu_164 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_171 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_178 {DEPTH 4 CHILDREN {}} call_ln330_write_p3_fu_187 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_829 {DEPTH 3 CHILDREN {grp_read_ntt_fu_112 grp_dpu_unit_fu_119 call_ln338_write_p3_fu_128}} grp_read_ntt_fu_112 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_119 {DEPTH 4 CHILDREN {}} call_ln338_write_p3_fu_128 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_845 {DEPTH 3 CHILDREN {grp_read_p1_fu_165 grp_dpu_unit_fu_172 call_ln290_write_p3_fu_181 call_ln291_write_p4_fu_189}} grp_read_p1_fu_165 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_172 {DEPTH 4 CHILDREN {}} call_ln290_write_p3_fu_181 {DEPTH 4 CHILDREN {}} call_ln291_write_p4_fu_189 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_862 {DEPTH 3 CHILDREN {grp_read_p1_fu_145 grp_dpu_unit_fu_152 call_ln281_write_p3_fu_161}} grp_read_p1_fu_145 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_152 {DEPTH 4 CHILDREN {}} call_ln281_write_p3_fu_161 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_877 {DEPTH 3 CHILDREN {grp_read_p1_fu_165 grp_read_p2_fu_172 grp_dpu_unit_fu_179 call_ln233_write_p3_fu_188 call_ln234_write_p4_fu_196}} grp_read_p2_fu_172 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_179 {DEPTH 4 CHILDREN {}} call_ln233_write_p3_fu_188 {DEPTH 4 CHILDREN {}} call_ln234_write_p4_fu_196 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_893 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln243_write_p3_fu_153}} call_ln243_write_p3_fu_153 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_907 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln252_write_p4_fu_153}} call_ln252_write_p4_fu_153 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_921 {DEPTH 3 CHILDREN {grp_read_p1_fu_154 grp_read_p2_fu_161 grp_dpu_unit_fu_168 call_ln261_write_p3_fu_177}} grp_read_p1_fu_154 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_161 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_168 {DEPTH 4 CHILDREN {}} call_ln261_write_p3_fu_177 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_936 {DEPTH 3 CHILDREN {grp_read_p1_fu_127 grp_read_p2_fu_134 grp_dpu_unit_fu_141 call_ln271_write_p3_fu_151}} grp_read_p1_fu_127 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_134 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_141 {DEPTH 4 CHILDREN {}} call_ln271_write_p3_fu_151 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_952 {DEPTH 3 CHILDREN {grp_read_p1_fu_155 grp_read_p2_fu_162 grp_dpu_unit_fu_169 call_ln193_write_p3_fu_178 call_ln194_write_p4_fu_186}} grp_read_p1_fu_155 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_162 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_169 {DEPTH 4 CHILDREN {}} call_ln193_write_p3_fu_178 {DEPTH 4 CHILDREN {}} call_ln194_write_p4_fu_186 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_967 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln203_write_p3_fu_153}} call_ln203_write_p3_fu_153 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_981 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln212_write_p4_fu_153}} call_ln212_write_p4_fu_153 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_995 {DEPTH 3 CHILDREN {grp_read_p1_fu_164 grp_read_p2_fu_171 grp_dpu_unit_fu_178 call_ln221_write_p3_fu_187}} call_ln221_write_p3_fu_187 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_1011 {DEPTH 3 CHILDREN {grp_read_p1_fu_147 grp_dpu_unit_fu_154 call_ln164_write_p3_fu_163}} grp_read_p1_fu_147 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_154 {DEPTH 4 CHILDREN {}} call_ln164_write_p3_fu_163 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1026 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln173_write_p3_fu_153}} call_ln173_write_p3_fu_153 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1040 {DEPTH 3 CHILDREN {grp_read_p1_fu_162 grp_read_p2_fu_169 grp_dpu_unit_fu_176 call_ln182_write_p3_fu_185}} grp_read_p1_fu_162 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_169 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_176 {DEPTH 4 CHILDREN {}} call_ln182_write_p3_fu_185 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_1056 {DEPTH 3 CHILDREN {grp_read_p1_fu_178 grp_read_p2_fu_185 grp_dpu_unit_fu_192 call_ln144_write_p3_fu_201}} grp_read_p1_fu_178 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_185 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_192 {DEPTH 4 CHILDREN {}} call_ln144_write_p3_fu_201 {DEPTH 4 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_55_5_fu_706 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_714 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_95_19_fu_719 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_60_6_fu_727 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_61_7_fu_735 {DEPTH 2 CHILDREN {}} grp_dpu_pack_fu_743 {DEPTH 2 CHILDREN {grp_dpu_pack_Pipeline_VITIS_LOOP_73_1_fu_79 grp_dpu_pack_Pipeline_VITIS_LOOP_605_2_fu_87}} grp_dpu_pack_Pipeline_VITIS_LOOP_73_1_fu_79 {DEPTH 3 CHILDREN {}} grp_dpu_pack_Pipeline_VITIS_LOOP_605_2_fu_87 {DEPTH 3 CHILDREN {}} grp_shake_absorb_3_fu_752 {DEPTH 2 CHILDREN {grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50 grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59 grp_KeccakF1600_StatePermute_fu_67}} grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50 {DEPTH 3 CHILDREN {}} grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59 {DEPTH 3 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_67 {DEPTH 3 CHILDREN {}} grp_shake_squeeze_fu_761 {DEPTH 2 CHILDREN grp_KeccakF1600_StatePermute_fu_170} grp_KeccakF1600_StatePermute_fu_170 {DEPTH 3 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_62_8_fu_769 {DEPTH 2 CHILDREN {}} grp_dpu_pack_4_fu_776 {DEPTH 2 CHILDREN {grp_dpu_pack_4_Pipeline_VITIS_LOOP_666_8_fu_234 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252 grp_dpu_pack_4_Pipeline_VITIS_LOOP_693_10_fu_260 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269 grp_dpu_pack_4_Pipeline_VITIS_LOOP_723_14_fu_277 grp_dpu_pack_4_Pipeline_VITIS_LOOP_709_12_fu_286 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304 grp_dpu_pack_4_Pipeline_VITIS_LOOP_630_6_fu_312}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_666_8_fu_234 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_693_10_fu_260 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_723_14_fu_277 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_709_12_fu_286 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_630_6_fu_312 {DEPTH 3 CHILDREN {}}} MODULEDATA {dpu_keygen_Pipeline_VITIS_LOOP_40_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_67_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_41_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_67_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_139_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_3_fu_165_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:42 VARIABLE add_ln42_3 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_272_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:42 VARIABLE add_ln42_1 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_2_fu_197_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:42 VARIABLE add_ln42_2 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_237_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_145_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_4_fu_171_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE add_ln48_4 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln48_fu_308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE sub_ln48 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_203_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE add_ln48_1 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_2_fu_213_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE add_ln48_2 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln51_fu_326_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:51 VARIABLE sub_ln51 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_284_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_54_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_82_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_55_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_82_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_56_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_82_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_321_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_60_p2 SOURCE HLS_Final_vitis_src/spu.cpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_369_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_198_p2 SOURCE HLS_Final_vitis_src/spu.cpp:369 VARIABLE add_ln369 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_10_fu_238_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_10 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_11_fu_254_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_11 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_12_fu_264_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_12 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_13_fu_274_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_13 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_14_fu_284_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_14 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_15_fu_294_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_15 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_16_fu_304_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_16 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KeccakF1600_StatePermute {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_834_p2 SOURCE HLS_Final_vitis_src/spu.cpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_97_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME KeccakF_RoundConstants_U SOURCE {} VARIABLE KeccakF_RoundConstants LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 2 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_376_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_17_fu_182_p2 SOURCE HLS_Final_vitis_src/spu.cpp:376 VARIABLE i_17 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_205_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_1_fu_216_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_1 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_3_fu_232_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_3 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_4_fu_242_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_4 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_5_fu_252_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_5 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_6_fu_262_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_6 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_7_fu_272_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_7 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_8_fu_282_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_8 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_383_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln383_fu_62_p2 SOURCE HLS_Final_vitis_src/spu.cpp:383 VARIABLE add_ln383 LOOP VITIS_LOOP_383_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_385_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_16_fu_107_p2 SOURCE HLS_Final_vitis_src/spu.cpp:385 VARIABLE i_16 LOOP VITIS_LOOP_385_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_12_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_83_p2 SOURCE HLS_Final_vitis_src/spu.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME t_U SOURCE HLS_Final_vitis_src/spu.cpp:343 VARIABLE t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_127_fu_216_p2 SOURCE {} VARIABLE empty_127 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_fu_274_p2 SOURCE HLS_Final_vitis_src/spu.cpp:371 VARIABLE add_ln371 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln368_fu_279_p2 SOURCE HLS_Final_vitis_src/spu.cpp:368 VARIABLE sub_ln368 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_2_fu_313_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln340_fu_339_p2 SOURCE HLS_Final_vitis_src/spu.cpp:340 VARIABLE sub_ln340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_361_p2 SOURCE HLS_Final_vitis_src/spu.cpp:388 VARIABLE add_ln388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} shake_squeeze_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_200_p2 SOURCE HLS_Final_vitis_src/spu.cpp:467 VARIABLE i_2 LOOP VITIS_LOOP_467_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_321_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_60_p2 SOURCE HLS_Final_vitis_src/spu.cpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_351_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_fu_133_p2 SOURCE HLS_Final_vitis_src/spu.cpp:352 VARIABLE add_ln352 LOOP VITIS_LOOP_351_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_12_fu_150_p2 SOURCE HLS_Final_vitis_src/spu.cpp:352 VARIABLE i_12 LOOP VITIS_LOOP_351_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln353_fu_161_p2 SOURCE HLS_Final_vitis_src/spu.cpp:353 VARIABLE add_ln353 LOOP VITIS_LOOP_351_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_12_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_83_p2 SOURCE HLS_Final_vitis_src/spu.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_360_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln361_fu_129_p2 SOURCE HLS_Final_vitis_src/spu.cpp:361 VARIABLE add_ln361 LOOP VITIS_LOOP_360_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_369_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_99_p2 SOURCE HLS_Final_vitis_src/spu.cpp:369 VARIABLE add_ln369 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_376_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_134_p2 SOURCE HLS_Final_vitis_src/spu.cpp:376 VARIABLE i_9 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln377_fu_140_p2 SOURCE HLS_Final_vitis_src/spu.cpp:377 VARIABLE add_ln377 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_383_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln383_fu_60_p2 SOURCE HLS_Final_vitis_src/spu.cpp:383 VARIABLE add_ln383 LOOP VITIS_LOOP_383_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_385_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_101_p2 SOURCE HLS_Final_vitis_src/spu.cpp:385 VARIABLE i_6 LOOP VITIS_LOOP_385_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_12_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_83_p2 SOURCE HLS_Final_vitis_src/spu.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME t_U SOURCE HLS_Final_vitis_src/spu.cpp:343 VARIABLE t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_129_fu_349_p2 SOURCE {} VARIABLE empty_129 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln351_fu_371_p2 SOURCE HLS_Final_vitis_src/spu.cpp:351 VARIABLE sub_ln351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_fu_439_p2 SOURCE HLS_Final_vitis_src/spu.cpp:340 VARIABLE add_ln340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln351_fu_456_p2 SOURCE HLS_Final_vitis_src/spu.cpp:351 VARIABLE add_ln351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln356_fu_397_p2 SOURCE HLS_Final_vitis_src/spu.cpp:356 VARIABLE sub_ln356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln359_fu_490_p2 SOURCE HLS_Final_vitis_src/spu.cpp:359 VARIABLE sub_ln359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln363_fu_535_p2 SOURCE HLS_Final_vitis_src/spu.cpp:363 VARIABLE sub_ln363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_576_p2 SOURCE HLS_Final_vitis_src/spu.cpp:368 VARIABLE add_ln368 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln340_fu_629_p2 SOURCE HLS_Final_vitis_src/spu.cpp:340 VARIABLE sub_ln340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_fu_635_p2 SOURCE HLS_Final_vitis_src/spu.cpp:382 VARIABLE add_ln382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_674_p2 SOURCE HLS_Final_vitis_src/spu.cpp:388 VARIABLE add_ln388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_417_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_fu_182_p2 SOURCE HLS_Final_vitis_src/spu.cpp:417 VARIABLE add_ln417 LOOP VITIS_LOOP_417_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_503_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln503_fu_159_p2 SOURCE HLS_Final_vitis_src/spu.cpp:503 VARIABLE add_ln503 LOOP VITIS_LOOP_503_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln507_fu_176_p2 SOURCE HLS_Final_vitis_src/spu.cpp:507 VARIABLE add_ln507 LOOP VITIS_LOOP_503_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln508_fu_187_p2 SOURCE HLS_Final_vitis_src/spu.cpp:508 VARIABLE add_ln508 LOOP VITIS_LOOP_503_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ctr_10_fu_220_p2 SOURCE HLS_Final_vitis_src/spu.cpp:512 VARIABLE ctr_10 LOOP VITIS_LOOP_503_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_95_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_97_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sample_eta_Pipeline_VITIS_LOOP_417_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_fu_182_p2 SOURCE HLS_Final_vitis_src/spu.cpp:417 VARIABLE add_ln417 LOOP VITIS_LOOP_417_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sample_eta_Pipeline_VITIS_LOOP_533_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln533_fu_182_p2 SOURCE HLS_Final_vitis_src/spu.cpp:533 VARIABLE add_ln533 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln537_fu_213_p2 SOURCE HLS_Final_vitis_src/spu.cpp:537 VARIABLE sub_ln537 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ctr_5_fu_220_p2 SOURCE HLS_Final_vitis_src/spu.cpp:537 VARIABLE ctr_5 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln538_fu_284_p2 SOURCE HLS_Final_vitis_src/spu.cpp:538 VARIABLE sub_ln538 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ctr_6_fu_252_p2 SOURCE HLS_Final_vitis_src/spu.cpp:538 VARIABLE ctr_6 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sample_eta {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buf_U SOURCE HLS_Final_vitis_src/spu.cpp:525 VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_208_p2 SOURCE HLS_Final_vitis_src/spu.cpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 7 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_95_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_97_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_95_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_97_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_95_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_133_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_unit {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_fu_1658_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_1_fu_1684_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_2_fu_1710_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_3_fu_1736_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_4_fu_1762_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_5_fu_1788_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_6_fu_1814_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_7_fu_1840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_8_fu_1866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_9_fu_1892_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_fu_1922_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_1_fu_1928_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_2_fu_1934_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_3_fu_1940_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_4_fu_1946_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_5_fu_1952_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_6_fu_1958_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_7_fu_1964_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_8_fu_1970_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_9_fu_1976_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U107 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U108 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_389 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U109 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_390 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U110 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_391 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U111 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_392 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U112 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_393 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U113 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_394 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U114 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_395 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U115 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_396 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U116 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_397 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_fu_2346_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_1_fu_2366_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_2_fu_2386_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_3_fu_2406_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_4_fu_2426_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_5_fu_2446_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_6_fu_2466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_7_fu_2486_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_8_fu_2506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_9_fu_2526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_fu_2586_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_1_fu_2608_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_2_fu_2630_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_3_fu_2652_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_4_fu_2674_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_5_fu_2696_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_6_fu_2718_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_7_fu_2740_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_8_fu_2762_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_9_fu_2784_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_fu_2818_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_fu_2846_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_1_fu_2852_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_1_fu_2880_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_2_fu_2886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_2_fu_2914_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_3_fu_2920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_3_fu_2948_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_4_fu_2954_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_4_fu_2982_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_5_fu_2988_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_5_fu_3016_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_6_fu_3022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_6_fu_3050_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_7_fu_3056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_7_fu_3084_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_8_fu_3090_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_8_fu_3118_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_9_fu_3124_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_9_fu_3176_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_10_fu_3382_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_11_fu_3408_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_12_fu_3434_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_13_fu_3460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_10_fu_35636_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_11_fu_3478_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_12_fu_35640_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_13_fu_3484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U271 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_408 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U272 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_409 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U273 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_410 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U274 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_411 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_10_fu_35793_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_11_fu_35812_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_12_fu_35831_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_13_fu_35850_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_10_fu_3506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_11_fu_3528_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_12_fu_3550_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_13_fu_3572_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_10_fu_3600_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_10_fu_35888_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_11_fu_3620_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_11_fu_35900_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_12_fu_3640_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_12_fu_35912_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_13_fu_3660_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_13_fu_35924_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_14_fu_3756_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_15_fu_3782_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_16_fu_3808_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_17_fu_3834_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_18_fu_3860_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_19_fu_3886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_20_fu_3912_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_21_fu_3938_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_22_fu_3964_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_23_fu_3990_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_14_fu_4020_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_15_fu_4026_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_16_fu_4032_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_17_fu_4038_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_18_fu_4044_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_19_fu_4050_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_20_fu_4056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_21_fu_4062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_22_fu_4068_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_23_fu_4074_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U117 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_428 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U118 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_429 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U119 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_430 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U120 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_431 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U121 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_432 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U122 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_445 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U123 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_446 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U124 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_447 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U125 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_448 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U126 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_449 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_14_fu_4308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_15_fu_4328_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_16_fu_4348_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_17_fu_4368_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_18_fu_4388_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_19_fu_4408_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_20_fu_4428_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_21_fu_4448_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_22_fu_4468_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_23_fu_4488_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_14_fu_4548_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_15_fu_4570_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_16_fu_4592_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_17_fu_4614_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_18_fu_4636_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_19_fu_4658_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_20_fu_4680_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_21_fu_4702_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_22_fu_4724_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_23_fu_4746_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_14_fu_4786_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_14_fu_4814_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_15_fu_4820_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_15_fu_4848_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_16_fu_4854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_16_fu_4882_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_17_fu_4888_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_17_fu_4916_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_18_fu_4922_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_18_fu_4950_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_19_fu_4956_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_19_fu_4984_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_20_fu_4990_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_20_fu_5018_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_21_fu_5024_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_21_fu_5052_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_22_fu_5058_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_22_fu_5086_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_23_fu_5092_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_23_fu_5144_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_24_fu_36148_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_24_fu_36152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U275 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_460 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_24_fu_36172_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_24_fu_5266_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_24_fu_36191_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_24_fu_36218_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_25_fu_5292_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_26_fu_5318_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_27_fu_5344_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_28_fu_5370_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_29_fu_5396_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_30_fu_5422_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_31_fu_5448_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_32_fu_5474_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_33_fu_5500_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_34_fu_5526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_25_fu_5556_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_26_fu_36308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_27_fu_5562_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_28_fu_36312_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_29_fu_5568_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_30_fu_36316_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_31_fu_5574_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_32_fu_36320_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_33_fu_5580_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_34_fu_36324_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U276 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_487 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U277 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_488 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U278 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_489 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U279 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_490 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U280 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_491 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U281 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_492 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U282 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_493 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U283 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_494 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U284 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_495 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U285 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_496 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_25_fu_36667_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_26_fu_36686_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_27_fu_36705_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_28_fu_36724_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_29_fu_36743_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_30_fu_36762_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_31_fu_36781_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_32_fu_36800_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_33_fu_36819_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_34_fu_36838_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_25_fu_5602_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_26_fu_5624_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_27_fu_5646_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_28_fu_5668_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_29_fu_5690_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_30_fu_5712_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_31_fu_5734_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_32_fu_5756_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_33_fu_5778_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_34_fu_5800_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_25_fu_5840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_25_fu_36888_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_26_fu_5860_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_26_fu_36900_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_27_fu_5880_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_27_fu_36912_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_28_fu_5900_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_28_fu_36924_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_29_fu_5920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_29_fu_36936_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_30_fu_5940_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_30_fu_36948_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_31_fu_5960_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_31_fu_36960_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_32_fu_5980_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_32_fu_36972_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_33_fu_6000_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_33_fu_36984_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_34_fu_6020_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_34_fu_36996_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_35_fu_6140_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_36_fu_6166_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_37_fu_6192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_38_fu_6218_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_35_fu_6236_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_36_fu_6242_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_37_fu_6248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_38_fu_6254_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U127 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_539 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U128 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_540 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U129 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_541 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U130 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_542 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_35_fu_6356_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_36_fu_6376_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_37_fu_6396_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_38_fu_6416_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_35_fu_6464_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_36_fu_6486_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_37_fu_6508_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_38_fu_6530_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_35_fu_6558_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_35_fu_6586_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_36_fu_6592_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_36_fu_6620_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_37_fu_6626_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_37_fu_6654_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_38_fu_6660_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_38_fu_6700_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_39_fu_6794_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_40_fu_6820_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_41_fu_6846_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_42_fu_6872_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_43_fu_6898_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_44_fu_6924_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_45_fu_6950_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_46_fu_6976_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_47_fu_7002_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_48_fu_7028_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_39_fu_7058_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_40_fu_7064_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_41_fu_7070_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_42_fu_7076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_43_fu_7082_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_44_fu_7088_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_45_fu_7094_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_46_fu_7100_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_47_fu_7106_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_48_fu_7112_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U131 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_579 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U132 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_580 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U133 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_581 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U134 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_582 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U135 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_583 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U136 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_584 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U137 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_585 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U138 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_586 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U139 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_587 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U140 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_588 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_39_fu_7346_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_40_fu_7366_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_41_fu_7386_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_42_fu_7406_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_43_fu_7426_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_44_fu_7446_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_45_fu_7466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_46_fu_7486_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_47_fu_7506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_48_fu_7526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_39_fu_7586_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_40_fu_7608_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_41_fu_7630_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_42_fu_7652_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_43_fu_7674_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_44_fu_7696_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_45_fu_7718_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_46_fu_7740_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_47_fu_7762_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_48_fu_7784_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_39_fu_7824_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_39_fu_7852_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_40_fu_7858_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_40_fu_7886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_41_fu_7892_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_41_fu_7920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_42_fu_7926_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_42_fu_7954_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_43_fu_7960_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_43_fu_7988_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_44_fu_7994_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_44_fu_8022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_45_fu_8028_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_45_fu_8056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_46_fu_8062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_46_fu_8090_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_47_fu_8096_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_47_fu_8124_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_48_fu_8130_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_48_fu_8182_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_49_fu_37326_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_49_fu_37330_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U286 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_625 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_49_fu_37372_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_49_fu_8304_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_49_fu_37391_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_49_fu_37418_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_50_fu_8330_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_51_fu_8356_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_52_fu_8382_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_53_fu_8408_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_54_fu_8434_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_55_fu_8460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_56_fu_8486_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_57_fu_8512_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_58_fu_8538_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_59_fu_8564_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_50_fu_8594_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_51_fu_8600_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_52_fu_8606_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_53_fu_8612_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_54_fu_8618_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_55_fu_8624_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_56_fu_8630_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_57_fu_8636_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_58_fu_8642_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_59_fu_8648_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U141 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_661 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U142 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_662 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U143 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_663 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U144 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_664 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U145 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_665 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U146 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_666 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U147 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_667 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U148 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_668 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U149 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_669 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U150 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_670 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_50_fu_8882_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_51_fu_8902_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_52_fu_8922_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_53_fu_8942_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_54_fu_8962_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_55_fu_8982_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_56_fu_9002_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_57_fu_9022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_58_fu_9042_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_59_fu_9062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_50_fu_9122_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_51_fu_9144_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_52_fu_9166_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_53_fu_9188_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_54_fu_9210_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_55_fu_9232_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_56_fu_9254_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_57_fu_9276_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_58_fu_9298_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_59_fu_9320_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_50_fu_9360_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_50_fu_9388_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_51_fu_9394_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_51_fu_9422_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_52_fu_9428_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_52_fu_9456_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_53_fu_9462_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_53_fu_9490_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_54_fu_9496_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_54_fu_9524_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_55_fu_9530_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_55_fu_9558_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_56_fu_9564_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_56_fu_9592_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_57_fu_9598_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_57_fu_9626_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_58_fu_9632_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_58_fu_9660_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_59_fu_9666_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_59_fu_9718_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_60_fu_9824_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_61_fu_9850_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_62_fu_9876_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_63_fu_9902_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_60_fu_9920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_61_fu_9926_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_62_fu_9932_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_63_fu_9938_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U151 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_714 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U152 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_715 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U153 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_716 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U154 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_717 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_60_fu_10040_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_61_fu_10060_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_62_fu_10080_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_63_fu_10100_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_60_fu_10148_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_61_fu_10170_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_62_fu_10192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_63_fu_10214_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_60_fu_10242_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_60_fu_10270_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_61_fu_10276_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_61_fu_10304_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_62_fu_10310_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_62_fu_10338_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_63_fu_10344_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_63_fu_10384_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_64_fu_10478_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_65_fu_10504_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_66_fu_10530_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_67_fu_10556_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_68_fu_10582_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_69_fu_10608_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_70_fu_10634_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_71_fu_10660_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_72_fu_10686_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_73_fu_10712_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_64_fu_37751_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_65_fu_10742_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_66_fu_37755_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_67_fu_10748_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_68_fu_37759_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_69_fu_10754_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_70_fu_37763_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_71_fu_10760_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_72_fu_37767_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_73_fu_10766_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U287 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_754 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U288 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_755 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U289 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_756 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U290 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_757 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U291 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_758 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U292 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_759 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U293 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_760 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U294 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_761 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U295 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_762 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U296 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_763 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_64_fu_38110_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_65_fu_38129_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_66_fu_38148_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_67_fu_38167_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_68_fu_38186_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_69_fu_38205_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_70_fu_38224_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_71_fu_38243_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_72_fu_38262_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_73_fu_38281_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_64_fu_10788_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_65_fu_10810_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_66_fu_10832_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_67_fu_10854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_68_fu_10876_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_69_fu_10898_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_70_fu_10920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_71_fu_10942_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_72_fu_10964_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_73_fu_10986_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_64_fu_11026_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_64_fu_38331_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_65_fu_11046_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_65_fu_38343_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_66_fu_11066_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_66_fu_38355_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_67_fu_11086_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_67_fu_38367_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_68_fu_11106_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_68_fu_38379_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_69_fu_11126_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_69_fu_38391_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_70_fu_11146_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_70_fu_38403_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_71_fu_11166_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_71_fu_38415_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_72_fu_11186_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_72_fu_38427_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_73_fu_11206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_73_fu_38439_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_74_fu_38514_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_74_fu_38518_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U297 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_800 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_74_fu_38538_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_74_fu_11342_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_74_fu_38557_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_74_fu_38584_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_75_fu_11368_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_76_fu_11394_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_77_fu_11420_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_78_fu_11446_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_79_fu_11472_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_80_fu_11498_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_81_fu_11524_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_82_fu_11550_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_83_fu_11576_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_84_fu_11602_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_75_fu_11632_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_76_fu_11638_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_77_fu_11644_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_78_fu_11650_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_79_fu_11656_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_80_fu_11662_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_81_fu_11668_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_82_fu_11674_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_83_fu_11680_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_84_fu_11686_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U155 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_836 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U156 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_837 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U157 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_838 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U158 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_839 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U159 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_840 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U160 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_841 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U161 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_842 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U162 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_843 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U163 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_844 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U164 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_845 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_75_fu_11920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_76_fu_11940_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_77_fu_11960_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_78_fu_11980_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_79_fu_12000_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_80_fu_12020_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_81_fu_12040_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_82_fu_12060_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_83_fu_12080_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_84_fu_12100_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_75_fu_12160_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_76_fu_12182_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_77_fu_12204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_78_fu_12226_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_79_fu_12248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_80_fu_12270_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_81_fu_12292_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_82_fu_12314_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_83_fu_12336_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_84_fu_12358_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_75_fu_12398_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_75_fu_12426_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_76_fu_12432_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_76_fu_12460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_77_fu_12466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_77_fu_12494_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_78_fu_12500_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_78_fu_12528_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_79_fu_12534_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_79_fu_12562_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_80_fu_12568_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_80_fu_12596_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_81_fu_12602_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_81_fu_12630_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_82_fu_12636_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_82_fu_12664_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_83_fu_12670_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_83_fu_12698_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_84_fu_12704_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_84_fu_12756_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_85_fu_12862_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_86_fu_12888_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_87_fu_12914_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_88_fu_12940_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_85_fu_12958_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_86_fu_38836_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_87_fu_12964_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_88_fu_38840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U298 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_888 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U299 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_889 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U300 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_890 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U301 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_891 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_85_fu_38994_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_86_fu_39013_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_87_fu_39032_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_88_fu_39051_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_85_fu_12986_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_86_fu_13008_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_87_fu_13030_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_88_fu_13052_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_85_fu_13080_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_85_fu_39089_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_86_fu_13100_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_86_fu_39101_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_87_fu_13120_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_87_fu_39113_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_88_fu_13140_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_88_fu_39125_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_89_fu_13236_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_90_fu_13262_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_91_fu_13288_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_92_fu_13314_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_93_fu_13340_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_94_fu_13366_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_95_fu_13392_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_96_fu_13418_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_97_fu_13444_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_98_fu_13470_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_89_fu_13500_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_90_fu_13506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_91_fu_13512_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_92_fu_13518_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_93_fu_13524_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_94_fu_13530_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_95_fu_13536_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_96_fu_13542_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_97_fu_13548_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_98_fu_13554_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U165 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_928 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U166 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_929 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U167 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_930 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U168 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_931 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U169 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_932 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U170 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_933 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U171 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_934 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U172 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_935 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U173 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_936 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U174 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_937 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_89_fu_13788_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_90_fu_13808_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_91_fu_13828_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_92_fu_13848_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_93_fu_13868_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_94_fu_13888_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_95_fu_13908_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_96_fu_13928_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_97_fu_13948_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_98_fu_13968_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_89_fu_14028_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_90_fu_14050_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_91_fu_14072_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_92_fu_14094_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_93_fu_14116_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_94_fu_14138_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_95_fu_14160_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_96_fu_14182_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_97_fu_14204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_98_fu_14226_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_89_fu_14266_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_89_fu_14294_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_90_fu_14300_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_90_fu_14328_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_91_fu_14334_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_91_fu_14362_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_92_fu_14368_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_92_fu_14396_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_93_fu_14402_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_93_fu_14430_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_94_fu_14436_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_94_fu_14464_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_95_fu_14470_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_95_fu_14498_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_96_fu_14504_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_96_fu_14532_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_97_fu_14538_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_97_fu_14566_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_98_fu_14572_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_98_fu_14624_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_99_fu_39351_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_99_fu_39355_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U302 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_974 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_99_fu_39375_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_99_fu_14746_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_99_fu_39394_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_99_fu_39421_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_100_fu_14772_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_101_fu_14798_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_102_fu_14824_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_103_fu_14850_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_104_fu_14876_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_105_fu_14902_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_106_fu_14928_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_107_fu_14954_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_108_fu_14980_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_109_fu_15006_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_100_fu_39518_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_101_fu_15036_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_102_fu_39522_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_103_fu_15042_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_104_fu_39526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_105_fu_15048_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_106_fu_39530_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_107_fu_15054_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_108_fu_39534_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_109_fu_15060_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U303 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1010 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U304 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1011 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U305 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1012 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U306 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1013 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U307 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1014 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U308 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1015 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U309 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1016 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U310 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1017 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U311 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1018 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U312 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1019 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_100_fu_39877_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_101_fu_39896_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_102_fu_39915_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_103_fu_39934_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_104_fu_39953_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_105_fu_39972_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_106_fu_39991_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_107_fu_40010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_108_fu_40029_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_109_fu_40048_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_100_fu_15082_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_101_fu_15104_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_102_fu_15126_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_103_fu_15148_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_104_fu_15170_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_105_fu_15192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_106_fu_15214_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_107_fu_15236_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_108_fu_15258_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_109_fu_15280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_100_fu_15320_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_100_fu_40098_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_101_fu_15340_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_101_fu_40110_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_102_fu_15360_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_102_fu_40122_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_103_fu_15380_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_103_fu_40134_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_104_fu_15400_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_104_fu_40146_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_105_fu_15420_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_105_fu_40158_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_106_fu_15440_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_106_fu_40170_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_107_fu_15460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_107_fu_40182_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_108_fu_15480_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_108_fu_40194_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_109_fu_15500_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_109_fu_40206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_110_fu_15620_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_111_fu_15646_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_112_fu_15672_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_113_fu_15698_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_110_fu_15716_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_111_fu_15722_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_112_fu_15728_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_113_fu_15734_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U175 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1062 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U176 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1063 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U177 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1064 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U178 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1065 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_110_fu_15836_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_111_fu_15856_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_112_fu_15876_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_113_fu_15896_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_110_fu_15944_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_111_fu_15966_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_112_fu_15988_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_113_fu_16010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_110_fu_16038_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_110_fu_16066_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_111_fu_16072_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_111_fu_16100_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_112_fu_16106_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_112_fu_16134_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_113_fu_16140_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_113_fu_16180_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_114_fu_16274_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_115_fu_16300_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_116_fu_16326_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_117_fu_16352_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_118_fu_16378_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_119_fu_16404_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_120_fu_16430_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_121_fu_16456_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_122_fu_16482_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_123_fu_16508_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_114_fu_16538_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_115_fu_16544_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_116_fu_16550_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_117_fu_16556_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_118_fu_16562_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_119_fu_16568_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_120_fu_16574_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_121_fu_16580_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_122_fu_16586_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_123_fu_16592_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U179 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1102 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U180 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1103 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U181 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1104 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U182 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1105 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U183 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1106 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U184 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1107 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U185 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1108 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U186 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1109 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U187 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1122 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U188 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1123 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_114_fu_16826_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_115_fu_16846_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_116_fu_16866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_117_fu_16886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_118_fu_16906_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_119_fu_16926_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_120_fu_16946_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_121_fu_16966_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_122_fu_16986_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_123_fu_17006_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_114_fu_17066_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_115_fu_17088_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_116_fu_17110_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_117_fu_17132_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_118_fu_17154_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_119_fu_17176_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_120_fu_17198_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_121_fu_17220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_122_fu_17242_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_123_fu_17264_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_114_fu_17304_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_114_fu_17332_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_115_fu_17338_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_115_fu_17366_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_116_fu_17372_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_116_fu_17400_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_117_fu_17406_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_117_fu_17434_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_118_fu_17440_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_118_fu_17468_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_119_fu_17474_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_119_fu_17502_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_120_fu_17508_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_120_fu_17536_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_121_fu_17542_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_121_fu_17570_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_122_fu_17576_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_122_fu_17604_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_123_fu_17610_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_123_fu_17662_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_124_fu_40536_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_124_fu_40540_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U313 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1136 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_124_fu_40582_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_124_fu_17784_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_124_fu_40601_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_124_fu_40628_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_125_fu_17810_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_126_fu_17836_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_127_fu_17862_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_128_fu_17888_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_129_fu_17914_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_130_fu_17940_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_131_fu_17966_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_132_fu_17992_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_133_fu_18018_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_134_fu_18044_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_fu_18074_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_1_fu_18080_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_2_fu_18086_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_3_fu_18092_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_4_fu_18098_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_5_fu_18104_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_6_fu_18110_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_125_fu_18140_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_126_fu_18146_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln540_127_fu_18152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:540 VARIABLE sub_ln540_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U189 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1160 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U190 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1161 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U191 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1162 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U192 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1163 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U193 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1164 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U194 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1165 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U195 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1166 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U196 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1167 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U197 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1168 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U198 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1169 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_125_fu_18386_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_126_fu_18406_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_127_fu_18426_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_128_fu_18446_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_129_fu_18466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_130_fu_18486_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_131_fu_18506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_132_fu_18526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_133_fu_18546_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_134_fu_18566_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_125_fu_18626_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_126_fu_18648_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_127_fu_18670_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_128_fu_18692_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_129_fu_18714_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_130_fu_18736_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_131_fu_18758_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_132_fu_18780_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_133_fu_18802_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_134_fu_18824_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_125_fu_18864_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_125_fu_18892_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_126_fu_18898_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_126_fu_18926_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_127_fu_18932_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_127_fu_18960_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_128_fu_18966_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_128_fu_18994_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_129_fu_19000_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_129_fu_19028_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_130_fu_19034_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_130_fu_19062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_131_fu_19068_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_131_fu_19096_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_132_fu_19102_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_132_fu_19130_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_133_fu_19136_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_133_fu_19164_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_134_fu_19170_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_134_fu_19222_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_135_fu_19336_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_136_fu_19362_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_137_fu_19388_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_138_fu_19414_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_7_fu_19432_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_8_fu_19438_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_9_fu_19444_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_10_fu_19450_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U199 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1188 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U200 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1189 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U201 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1190 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U202 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1191 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_135_fu_19552_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_136_fu_19572_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_137_fu_19592_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_138_fu_19612_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_135_fu_19660_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_136_fu_19682_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_137_fu_19704_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_138_fu_19726_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_135_fu_19754_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_135_fu_19782_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_136_fu_19788_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_136_fu_19816_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_137_fu_19822_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_137_fu_19850_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_138_fu_19856_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_138_fu_19896_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_139_fu_19998_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_140_fu_20024_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_141_fu_20050_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_142_fu_20076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_143_fu_20102_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_144_fu_20128_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_145_fu_20154_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_146_fu_20180_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_147_fu_20206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_148_fu_20232_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_11_fu_20262_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_12_fu_20268_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_13_fu_20274_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_14_fu_20280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_15_fu_20286_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_16_fu_20292_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_17_fu_20298_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_18_fu_20304_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_19_fu_20310_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_20_fu_20316_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U314 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1216 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U315 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1217 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U316 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1218 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U317 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1219 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U318 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1220 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U319 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1221 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U320 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1222 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U321 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1223 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U322 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1224 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U323 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1225 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_139_fu_20346_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_140_fu_20366_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_141_fu_20386_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_142_fu_20406_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_143_fu_20426_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_144_fu_20446_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_145_fu_20466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_146_fu_20486_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_147_fu_20506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_148_fu_20526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_139_fu_20586_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_140_fu_20608_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_141_fu_20630_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_142_fu_20652_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_143_fu_20674_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_144_fu_20696_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_145_fu_20718_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_146_fu_20740_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_147_fu_20762_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_148_fu_20784_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_139_fu_20824_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_139_fu_41281_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_140_fu_20844_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_140_fu_41293_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_141_fu_20864_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_141_fu_41305_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_142_fu_20884_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_142_fu_41317_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_143_fu_20904_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_143_fu_41329_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_144_fu_20924_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_144_fu_41341_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_145_fu_20944_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_145_fu_41353_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_146_fu_20964_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_146_fu_41365_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_147_fu_20984_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_147_fu_41377_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_148_fu_21004_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_148_fu_41389_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_149_fu_41456_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_21_fu_41460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U324 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1238 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_149_fu_41480_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_149_fu_21156_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_149_fu_41499_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_149_fu_41526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_150_fu_21182_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_151_fu_21208_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_152_fu_21234_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_153_fu_21260_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_154_fu_21286_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_155_fu_21312_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_156_fu_21338_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_157_fu_21364_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_158_fu_21390_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_159_fu_21416_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_22_fu_21446_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_23_fu_21452_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_24_fu_21458_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_25_fu_21464_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_26_fu_21470_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_27_fu_21476_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_28_fu_21482_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_29_fu_21488_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_30_fu_21494_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_31_fu_21500_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U203 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1262 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U204 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1263 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U205 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1264 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U206 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1265 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U207 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1266 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U208 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1267 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U209 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1268 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U210 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1269 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U211 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1270 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U212 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1271 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_150_fu_21734_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_151_fu_21754_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_152_fu_21774_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_153_fu_21794_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_154_fu_21814_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_155_fu_21834_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_156_fu_21854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_157_fu_21874_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_158_fu_21894_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_159_fu_21914_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_150_fu_21974_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_151_fu_21996_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_152_fu_22018_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_153_fu_22040_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_154_fu_22062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_155_fu_22084_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_156_fu_22106_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_157_fu_22128_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_158_fu_22150_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_159_fu_22172_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_150_fu_22212_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_150_fu_22240_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_151_fu_22246_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_151_fu_22274_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_152_fu_22280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_152_fu_22308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_153_fu_22314_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_153_fu_22342_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_154_fu_22348_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_154_fu_22376_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_155_fu_22382_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_155_fu_22410_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_156_fu_22416_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_156_fu_22444_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_157_fu_22450_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_157_fu_22478_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_158_fu_22484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_158_fu_22512_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_159_fu_22518_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_159_fu_22570_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_160_fu_22684_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_161_fu_22710_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_162_fu_22736_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_163_fu_22762_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_32_fu_22780_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_33_fu_22786_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_34_fu_22792_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_35_fu_22798_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U325 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1290 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U326 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1291 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U327 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1292 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U328 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1293 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_160_fu_22816_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_161_fu_22836_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_162_fu_22856_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_163_fu_22876_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_160_fu_22924_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_161_fu_22946_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_162_fu_22968_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_163_fu_22990_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_160_fu_23018_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_160_fu_41939_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_161_fu_23038_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_161_fu_41951_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_162_fu_23058_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_162_fu_41963_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_163_fu_23078_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_163_fu_41975_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_164_fu_23190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_165_fu_23216_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_166_fu_23242_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_167_fu_23268_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_168_fu_23294_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_169_fu_23320_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_170_fu_23346_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_171_fu_23372_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_172_fu_23398_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_173_fu_23424_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_36_fu_23454_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_37_fu_23460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_38_fu_23466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_39_fu_23472_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_40_fu_23478_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_41_fu_23484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_42_fu_23490_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_43_fu_23496_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_44_fu_23502_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_45_fu_23508_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U213 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1318 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U214 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1319 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U215 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1320 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U216 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1321 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U217 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1322 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U218 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1323 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U219 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1324 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U220 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1325 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U221 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1326 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U222 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1327 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_164_fu_23742_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_165_fu_23762_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_166_fu_23782_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_167_fu_23802_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_168_fu_23822_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_169_fu_23842_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_170_fu_23862_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_171_fu_23882_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_172_fu_23902_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_173_fu_23922_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_164_fu_23982_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_165_fu_24004_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_166_fu_24026_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_167_fu_24048_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_168_fu_24070_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_169_fu_24092_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_170_fu_24114_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_171_fu_24136_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_172_fu_24158_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_173_fu_24180_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_164_fu_24220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_164_fu_24248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_165_fu_24254_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_165_fu_24282_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_166_fu_24288_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_166_fu_24316_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_167_fu_24322_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_167_fu_24350_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_168_fu_24356_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_168_fu_24384_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_169_fu_24390_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_169_fu_24418_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_170_fu_24424_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_170_fu_24452_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_171_fu_24458_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_171_fu_24486_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_172_fu_24492_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_172_fu_24520_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_173_fu_24526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_173_fu_24578_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_174_fu_42193_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_46_fu_42197_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U329 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1340 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_174_fu_42217_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_174_fu_24708_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_174_fu_42236_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_174_fu_42263_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_175_fu_24734_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_176_fu_24760_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_177_fu_24786_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_178_fu_24812_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_179_fu_24838_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_180_fu_24864_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_181_fu_24890_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_182_fu_24916_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_183_fu_24942_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_184_fu_24968_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_47_fu_24998_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_48_fu_25004_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_49_fu_25010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_50_fu_25016_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_51_fu_25022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_52_fu_25028_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_53_fu_25034_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_54_fu_25040_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_55_fu_25046_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_56_fu_25052_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U330 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1364 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U331 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1365 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U332 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1366 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U333 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1367 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U334 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1368 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U335 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1369 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U336 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1370 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U337 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1371 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U338 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1372 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U339 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1373 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_175_fu_25082_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_176_fu_25102_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_177_fu_25122_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_178_fu_25142_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_179_fu_25162_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_180_fu_25182_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_181_fu_25202_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_182_fu_25222_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_183_fu_25242_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_184_fu_25262_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_175_fu_25322_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_176_fu_25344_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_177_fu_25366_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_178_fu_25388_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_179_fu_25410_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_180_fu_25432_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_181_fu_25454_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_182_fu_25476_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_183_fu_25498_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_184_fu_25520_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_175_fu_25560_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_175_fu_42694_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_176_fu_25580_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_176_fu_42706_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_177_fu_25600_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_177_fu_42718_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_178_fu_25620_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_178_fu_42730_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_179_fu_25640_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_179_fu_42742_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_180_fu_25660_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_180_fu_42754_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_181_fu_25680_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_181_fu_42766_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_182_fu_25700_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_182_fu_42778_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_183_fu_25720_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_183_fu_42790_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_184_fu_25740_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_184_fu_42802_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_185_fu_25876_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_186_fu_25902_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_187_fu_25928_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_188_fu_25954_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_57_fu_25972_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_58_fu_25978_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_59_fu_25984_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_60_fu_25990_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U223 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1392 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U224 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1393 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U225 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1394 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U226 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1395 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_185_fu_26092_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_186_fu_26112_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_187_fu_26132_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_188_fu_26152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_185_fu_26200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_186_fu_26222_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_187_fu_26244_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_188_fu_26266_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_185_fu_26294_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_185_fu_26322_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_186_fu_26328_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_186_fu_26356_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_187_fu_26362_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_187_fu_26390_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_188_fu_26396_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_188_fu_26436_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_189_fu_26538_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_190_fu_26564_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_191_fu_26590_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_192_fu_26616_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_193_fu_26642_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_194_fu_26668_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_195_fu_26694_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_196_fu_26720_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_197_fu_26746_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_198_fu_26772_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_61_fu_26802_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_62_fu_26808_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_63_fu_26814_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_64_fu_26820_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_65_fu_26826_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_66_fu_26832_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_67_fu_26838_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_68_fu_26844_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_69_fu_26850_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_70_fu_26856_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U227 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1420 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U228 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1421 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U229 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1422 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U230 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1423 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U231 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1424 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U232 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1425 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U233 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1426 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U234 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1427 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U235 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1428 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U236 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1429 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_189_fu_27090_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_190_fu_27110_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_191_fu_27130_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_192_fu_27150_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_193_fu_27170_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_194_fu_27190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_195_fu_27210_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_196_fu_27230_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_197_fu_27250_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_198_fu_27270_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_189_fu_27330_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_190_fu_27352_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_191_fu_27374_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_192_fu_27396_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_193_fu_27418_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_194_fu_27440_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_195_fu_27462_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_196_fu_27484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_197_fu_27506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_198_fu_27528_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_189_fu_27568_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_189_fu_27596_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_190_fu_27602_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_190_fu_27630_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_191_fu_27636_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_191_fu_27664_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_192_fu_27670_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_192_fu_27698_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_193_fu_27704_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_193_fu_27732_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_194_fu_27738_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_194_fu_27766_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_195_fu_27772_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_195_fu_27800_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_196_fu_27806_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_196_fu_27834_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_197_fu_27840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_197_fu_27868_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_198_fu_27874_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_198_fu_27926_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_199_fu_43124_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_71_fu_43128_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U340 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1442 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_199_fu_43170_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_199_fu_28056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_199_fu_43189_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_199_fu_43216_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_200_fu_28082_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_201_fu_28108_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_202_fu_28134_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_203_fu_28160_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_204_fu_28186_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_205_fu_28212_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_206_fu_28238_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_207_fu_28264_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_208_fu_28290_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_209_fu_28316_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_72_fu_28346_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_73_fu_28352_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_74_fu_28358_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_75_fu_28364_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_76_fu_28370_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_77_fu_28376_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_78_fu_28382_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_79_fu_28388_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_80_fu_28394_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_81_fu_28400_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U237 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1466 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U238 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1467 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U239 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1468 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U240 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1469 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U241 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1470 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U242 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1471 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U243 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1472 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U244 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1473 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U245 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1474 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U246 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1475 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_200_fu_28634_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_201_fu_28654_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_202_fu_28674_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_203_fu_28694_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_204_fu_28714_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_205_fu_28734_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_206_fu_28754_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_207_fu_28774_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_208_fu_28794_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_209_fu_28814_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_200_fu_28874_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_201_fu_28896_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_202_fu_28918_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_203_fu_28940_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_204_fu_28962_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_205_fu_28984_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_206_fu_29006_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_207_fu_29028_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_208_fu_29050_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_209_fu_29072_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_200_fu_29112_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_200_fu_29140_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_201_fu_29146_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_201_fu_29174_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_202_fu_29180_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_202_fu_29208_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_203_fu_29214_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_203_fu_29242_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_204_fu_29248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_204_fu_29276_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_205_fu_29282_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_205_fu_29310_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_206_fu_29316_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_206_fu_29344_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_207_fu_29350_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_207_fu_29378_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_208_fu_29384_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_208_fu_29412_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_209_fu_29418_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_209_fu_29470_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_210_fu_29584_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_211_fu_29610_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_212_fu_29636_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_213_fu_29662_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_82_fu_29680_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_83_fu_29686_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_84_fu_29692_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_85_fu_29698_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U247 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1494 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U248 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1495 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U249 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1496 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U250 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1497 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_210_fu_29800_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_211_fu_29820_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_212_fu_29840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_213_fu_29860_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_210_fu_29908_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_211_fu_29930_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_212_fu_29952_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_213_fu_29974_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_210_fu_30002_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_210_fu_30030_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_211_fu_30036_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_211_fu_30064_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_212_fu_30070_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_212_fu_30098_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_213_fu_30104_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_213_fu_30144_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_214_fu_30246_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_215_fu_30272_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_216_fu_30298_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_217_fu_30324_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_218_fu_30350_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_219_fu_30376_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_220_fu_30402_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_221_fu_30428_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_222_fu_30454_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_223_fu_30480_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_86_fu_30510_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_87_fu_30516_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_88_fu_30522_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_89_fu_30528_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_90_fu_30534_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_91_fu_30540_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_92_fu_30546_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_93_fu_30552_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_94_fu_30558_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_95_fu_30564_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U341 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1522 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U342 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1523 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U343 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1524 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U344 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1525 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U345 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1526 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U346 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1527 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U347 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1528 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U348 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1529 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U349 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1530 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U350 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1531 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_214_fu_30594_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_215_fu_30614_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_216_fu_30634_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_217_fu_30654_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_218_fu_30674_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_219_fu_30694_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_220_fu_30714_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_221_fu_30734_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_222_fu_30754_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_223_fu_30774_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_214_fu_30834_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_215_fu_30856_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_216_fu_30878_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_217_fu_30900_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_218_fu_30922_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_219_fu_30944_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_220_fu_30966_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_221_fu_30988_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_222_fu_31010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_223_fu_31032_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_214_fu_31072_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_214_fu_43883_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_215_fu_31092_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_215_fu_43895_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_216_fu_31112_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_216_fu_43907_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_217_fu_31132_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_217_fu_43919_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_218_fu_31152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_218_fu_43931_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_219_fu_31172_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_219_fu_43943_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_220_fu_31192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_220_fu_43955_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_221_fu_31212_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_221_fu_43967_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_222_fu_31232_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_222_fu_43979_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_223_fu_31252_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_223_fu_43991_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_224_fu_44058_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_96_fu_44062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U351 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1544 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_224_fu_44082_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_224_fu_31404_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_224_fu_44101_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_224_fu_44128_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_225_fu_31430_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_226_fu_31456_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_227_fu_31482_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_228_fu_31508_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_229_fu_31534_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_230_fu_31560_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_231_fu_31586_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_232_fu_31612_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_233_fu_31638_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_234_fu_31664_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_97_fu_31694_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_98_fu_31700_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_99_fu_31706_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_100_fu_31712_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_101_fu_31718_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_102_fu_31724_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_103_fu_31730_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_104_fu_31736_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_105_fu_31742_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_106_fu_31748_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U251 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1568 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U252 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1569 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U253 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1570 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U254 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1571 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U255 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1572 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U256 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1573 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U257 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1574 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U258 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1575 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U259 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1576 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U260 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1577 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_225_fu_31982_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_226_fu_32002_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_227_fu_32022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_228_fu_32042_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_229_fu_32062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_230_fu_32082_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_231_fu_32102_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_232_fu_32122_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_233_fu_32142_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_234_fu_32162_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_225_fu_32222_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_226_fu_32244_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_227_fu_32266_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_228_fu_32288_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_229_fu_32310_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_230_fu_32332_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_231_fu_32354_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_232_fu_32376_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_233_fu_32398_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_234_fu_32420_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_225_fu_32460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_225_fu_32488_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_226_fu_32494_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_226_fu_32522_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_227_fu_32528_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_227_fu_32556_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_228_fu_32562_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_228_fu_32590_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_229_fu_32596_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_229_fu_32624_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_230_fu_32630_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_230_fu_32658_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_231_fu_32664_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_231_fu_32692_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_232_fu_32698_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_232_fu_32726_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_233_fu_32732_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_233_fu_32760_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_234_fu_32766_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_234_fu_32818_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_235_fu_32932_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_236_fu_32958_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_237_fu_32984_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_238_fu_33010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_107_fu_33028_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_108_fu_33034_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_109_fu_33040_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_110_fu_33046_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U352 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1596 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U353 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1597 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U354 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1598 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U355 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1599 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_235_fu_33064_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_236_fu_33084_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_237_fu_33104_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_238_fu_33124_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_235_fu_33172_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_236_fu_33194_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_237_fu_33216_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_238_fu_33238_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_235_fu_33266_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_235_fu_44541_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_236_fu_33286_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_236_fu_44553_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_237_fu_33306_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_237_fu_44565_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_238_fu_33326_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_238_fu_44577_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_239_fu_33438_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_240_fu_33464_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_241_fu_33490_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_242_fu_33516_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_243_fu_33542_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_244_fu_33568_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_245_fu_33594_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_246_fu_33620_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_247_fu_33646_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_248_fu_33672_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_111_fu_33702_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_112_fu_33708_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_113_fu_33714_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_114_fu_33720_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_115_fu_33726_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_116_fu_33732_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_117_fu_33738_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_118_fu_33744_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_119_fu_33750_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_120_fu_33756_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U261 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1624 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U262 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1625 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U263 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1626 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U264 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1627 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U265 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1628 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U266 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1629 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U267 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1630 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U268 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1631 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U269 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1632 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U270 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1633 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_239_fu_33990_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_240_fu_34010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_241_fu_34030_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_242_fu_34050_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_243_fu_34070_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_244_fu_34090_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_245_fu_34110_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_246_fu_34130_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_247_fu_34150_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_248_fu_34170_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_239_fu_34230_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_240_fu_34252_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_241_fu_34274_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_242_fu_34296_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_243_fu_34318_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_244_fu_34340_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_245_fu_34362_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_246_fu_34384_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_247_fu_34406_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_248_fu_34428_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_239_fu_34468_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_239_fu_34496_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_240_fu_34502_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_240_fu_34530_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_241_fu_34536_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_241_fu_34564_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_242_fu_34570_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_242_fu_34598_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_243_fu_34604_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_243_fu_34632_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_244_fu_34638_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_244_fu_34666_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_245_fu_34672_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_245_fu_34700_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_246_fu_34706_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_246_fu_34734_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_247_fu_34740_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_247_fu_34768_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_248_fu_34774_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_248_fu_34826_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_249_fu_44795_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_121_fu_44799_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U356 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1646 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_249_fu_44819_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_249_fu_34956_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_249_fu_44838_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_249_fu_44865_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_250_fu_34982_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_251_fu_44969_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_252_fu_35028_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_253_fu_44973_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_254_fu_35074_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln537_255_fu_44977_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE add_ln537_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_122_fu_35100_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_123_fu_35106_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_124_fu_35112_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_125_fu_35118_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_126_fu_35124_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln566_127_fu_35130_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:566 VARIABLE sub_ln566_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U357 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1662 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U358 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1663 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U359 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1664 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U360 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1665 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U361 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1666 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U362 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE tmp_1667 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_250_fu_35152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_251_fu_35172_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_252_fu_35192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_253_fu_35212_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_254_fu_35232_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln548_255_fu_35252_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE add_ln548_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_250_fu_35304_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_251_fu_35326_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_252_fu_35348_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_253_fu_35370_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_254_fu_35392_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_255_fu_35414_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE add_ln551_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_250_fu_35446_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_250_fu_45201_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_251_fu_35466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_251_fu_45213_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_252_fu_35486_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_252_fu_45225_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_253_fu_35506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_253_fu_45237_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_254_fu_35526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_254_fu_45249_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln557_255_fu_35546_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE add_ln557_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_255_fu_45261_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE sub_ln558_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 768 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_71_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:346 VARIABLE i_71 LOOP FUNC_INTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln348_fu_200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:348 VARIABLE add_ln348 LOOP FUNC_INTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_70_fu_212_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:354 VARIABLE i_70 LOOP FUNC_INTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_read_p1_fu_151_addr SOURCE HLS_Final_vitis_src/dpu.cpp:356 VARIABLE add_ln356 LOOP FUNC_INTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln358_fu_248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:358 VARIABLE add_ln358 LOOP FUNC_INTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln359_fu_269_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:359 VARIABLE add_ln359 LOOP FUNC_INTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_69_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:364 VARIABLE i_69 LOOP FUNC_INTT_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln366_fu_204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:366 VARIABLE add_ln366 LOOP FUNC_INTT_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_67_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:373 VARIABLE i_67 LOOP FUNC_INTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_fu_204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:375 VARIABLE add_ln375 LOOP FUNC_INTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_65_fu_187_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:381 VARIABLE i_65 LOOP FUNC_INTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln383_fu_204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:383 VARIABLE add_ln383 LOOP FUNC_INTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln384_fu_220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:384 VARIABLE add_ln384 LOOP FUNC_INTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln386_fu_215_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:386 VARIABLE add_ln386 LOOP FUNC_INTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_49_fu_212_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:298 VARIABLE i_49 LOOP FUNC_NTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_read_p1_fu_151_addr SOURCE HLS_Final_vitis_src/dpu.cpp:300 VARIABLE add_ln300 LOOP FUNC_NTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln302_fu_248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:302 VARIABLE add_ln302 LOOP FUNC_NTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_269_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:303 VARIABLE add_ln303 LOOP FUNC_NTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_47_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:308 VARIABLE i_47 LOOP FUNC_NTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln310_fu_204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:310 VARIABLE add_ln310 LOOP FUNC_NTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_45_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:317 VARIABLE i_45 LOOP FUNC_NTT_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_fu_204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:319 VARIABLE add_ln319 LOOP FUNC_NTT_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_43_fu_229_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:325 VARIABLE i_43 LOOP FUNC_NTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_fu_246_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:327 VARIABLE add_ln327 LOOP FUNC_NTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_262_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:328 VARIABLE add_ln328 LOOP FUNC_NTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln330_fu_257_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:330 VARIABLE add_ln330 LOOP FUNC_NTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_41_fu_174_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:334 VARIABLE i_41 LOOP FUNC_NTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_fu_184_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:336 VARIABLE add_ln336 LOOP FUNC_NTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_39_fu_234_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:286 VARIABLE i_39 LOOP FUNC_POW2ROUND_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_fu_248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:288 VARIABLE add_ln288 LOOP FUNC_POW2ROUND_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_254_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:290 VARIABLE add_ln290 LOOP FUNC_POW2ROUND_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_fu_260_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:291 VARIABLE add_ln291 LOOP FUNC_POW2ROUND_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 768 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_CADDQ_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_72_fu_198_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:277 VARIABLE i_72 LOOP FUNC_CADDQ_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln279_fu_208_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:279 VARIABLE add_ln279 LOOP FUNC_CADDQ_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_63_fu_241_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:228 VARIABLE i_63 LOOP FUNC_MATMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_271_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:231 VARIABLE add_ln231 LOOP FUNC_MATMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln233_fu_294_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:233 VARIABLE add_ln233 LOOP FUNC_MATMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_314_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:234 VARIABLE add_ln234 LOOP FUNC_MATMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_62_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:239 VARIABLE i_62 LOOP FUNC_MATMUL_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:241 VARIABLE add_ln241 LOOP FUNC_MATMUL_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_61_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:248 VARIABLE i_61 LOOP FUNC_MATMUL_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:250 VARIABLE add_ln250 LOOP FUNC_MATMUL_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_59_fu_219_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:256 VARIABLE i_59 LOOP FUNC_MATMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_233_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:258 VARIABLE add_ln258 LOOP FUNC_MATMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_244_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:259 VARIABLE add_ln259 LOOP FUNC_MATMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_57_fu_216_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:265 VARIABLE i_57 LOOP FUNC_MATMUL_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_fu_224_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:267 VARIABLE add_ln267 LOOP FUNC_MATMUL_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_55_fu_227_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:188 VARIABLE i_55 LOOP FUNC_MONTMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_241_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:191 VARIABLE add_ln191 LOOP FUNC_MONTMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_264_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:193 VARIABLE add_ln193 LOOP FUNC_MONTMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_284_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:194 VARIABLE add_ln194 LOOP FUNC_MONTMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_54_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:199 VARIABLE i_54 LOOP FUNC_MONTMUL_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln201_fu_204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:201 VARIABLE add_ln201 LOOP FUNC_MONTMUL_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_53_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:208 VARIABLE i_53 LOOP FUNC_MONTMUL_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:210 VARIABLE add_ln210 LOOP FUNC_MONTMUL_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_51_fu_233_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:216 VARIABLE i_51 LOOP FUNC_MONTMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_fu_247_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:218 VARIABLE add_ln218 LOOP FUNC_MONTMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_258_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:219 VARIABLE add_ln219 LOOP FUNC_MONTMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln221_fu_268_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:221 VARIABLE add_ln221 LOOP FUNC_MONTMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_RD_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_37_fu_200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:160 VARIABLE i_37 LOOP FUNC_RD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_read_p1_fu_147_addr SOURCE HLS_Final_vitis_src/dpu.cpp:162 VARIABLE add_ln162 LOOP FUNC_RD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_241_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:164 VARIABLE add_ln164 LOOP FUNC_RD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_RD_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_35_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:169 VARIABLE i_35 LOOP FUNC_RD_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:171 VARIABLE add_ln171 LOOP FUNC_RD_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_RD_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_33_fu_227_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:177 VARIABLE i_33 LOOP FUNC_RD_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_read_p1_fu_162_addr SOURCE HLS_Final_vitis_src/dpu.cpp:179 VARIABLE add_ln179 LOOP FUNC_RD_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_250_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:180 VARIABLE add_ln180 LOOP FUNC_RD_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_ADD_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_73_fu_251_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:139 VARIABLE i_73 LOOP FUNC_ADD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_265_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:141 VARIABLE add_ln141 LOOP FUNC_ADD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_271_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:142 VARIABLE add_ln142 LOOP FUNC_ADD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_277_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:144 VARIABLE add_ln144 LOOP FUNC_ADD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_16_fu_1192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:344 VARIABLE k_16 LOOP FUNC_INTT_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln353_fu_1210_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:353 VARIABLE add_ln353 LOOP FUNC_INTT_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_14_fu_1310_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:296 VARIABLE k_14 LOOP FUNC_NTT_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_1328_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:297 VARIABLE add_ln297 LOOP FUNC_NTT_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_12_fu_1437_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:227 VARIABLE k_12 LOOP FUNC_MATMUL_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_fu_1459_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:230 VARIABLE add_ln230 LOOP FUNC_MATMUL_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv207_fu_1466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:227 VARIABLE conv207 LOOP FUNC_MATMUL_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1536 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_55_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_81_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_Pipeline_VITIS_LOOP_73_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_Pipeline_VITIS_LOOP_605_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln605_fu_159_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:605 VARIABLE add_ln605 LOOP VITIS_LOOP_605_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln607_fu_250_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:607 VARIABLE add_ln607 LOOP VITIS_LOOP_605_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln608_fu_288_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:608 VARIABLE add_ln608 LOOP VITIS_LOOP_605_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln608_1_fu_320_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:608 VARIABLE add_ln608_1 LOOP VITIS_LOOP_605_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln609_fu_373_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:609 VARIABLE add_ln609 LOOP VITIS_LOOP_605_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln610_fu_393_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:610 VARIABLE add_ln610 LOOP VITIS_LOOP_605_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln611_fu_271_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:611 VARIABLE add_ln611 LOOP VITIS_LOOP_605_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_15_fu_120_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:603 VARIABLE j_15 LOOP VITIS_LOOP_603_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_fu_130_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:604 VARIABLE addr LOOP VITIS_LOOP_603_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_321_110 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_60_p2 SOURCE HLS_Final_vitis_src/spu.cpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_3_Pipeline_VITIS_LOOP_369_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_174_p2 SOURCE HLS_Final_vitis_src/spu.cpp:369 VARIABLE add_ln369 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_197_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_3_Pipeline_VITIS_LOOP_376_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_14_fu_164_p2 SOURCE HLS_Final_vitis_src/spu.cpp:376 VARIABLE i_14 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_187_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_fu_98_p2 SOURCE HLS_Final_vitis_src/spu.cpp:371 VARIABLE add_ln371 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_104_p2 SOURCE HLS_Final_vitis_src/spu.cpp:368 VARIABLE add_ln368 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} shake_squeeze {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_192_p2 SOURCE HLS_Final_vitis_src/spu.cpp:467 VARIABLE i_4 LOOP VITIS_LOOP_467_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_60_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_81_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_61_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_85_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_61_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_62_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_85_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_62_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_666_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_fu_336_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:666 VARIABLE add_ln666 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln668_fu_313_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:668 VARIABLE add_ln668 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln669_fu_360_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:669 VARIABLE add_ln669 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln669_1_fu_370_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:669 VARIABLE add_ln669_1 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln670_fu_550_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:670 VARIABLE add_ln670 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln671_fu_560_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:671 VARIABLE add_ln671 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln671_1_fu_591_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:671 VARIABLE add_ln671_1 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln672_fu_601_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:672 VARIABLE add_ln672 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln672_1_fu_740_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:672 VARIABLE add_ln672_1 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln673_fu_750_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:673 VARIABLE add_ln673 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln674_fu_883_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:674 VARIABLE add_ln674 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln674_1_fu_893_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:674 VARIABLE add_ln674_1 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln675_fu_1056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:675 VARIABLE add_ln675 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln677_fu_380_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:677 VARIABLE sub_ln677 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln678_fu_570_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:678 VARIABLE sub_ln678 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln679_fu_628_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:679 VARIABLE sub_ln679 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln679_fu_638_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:679 VARIABLE add_ln679 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln680_fu_760_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:680 VARIABLE sub_ln680 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln681_fu_903_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:681 VARIABLE sub_ln681 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln681_fu_812_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:681 VARIABLE add_ln681 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln682_fu_927_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:682 VARIABLE sub_ln682 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln682_fu_937_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:682 VARIABLE add_ln682 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln683_fu_1066_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:683 VARIABLE sub_ln683 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln683_fu_1076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:683 VARIABLE add_ln683 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln684_fu_1156_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:684 VARIABLE sub_ln684 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln685_fu_324_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:685 VARIABLE add_ln685 LOOP VITIS_LOOP_666_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_91_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_105_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_73_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_693_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln693_fu_157_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:693 VARIABLE add_ln693 LOOP VITIS_LOOP_693_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_fu_189_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:695 VARIABLE t LOOP VITIS_LOOP_693_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_2_fu_280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:696 VARIABLE t_2 LOOP VITIS_LOOP_693_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln698_fu_224_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:698 VARIABLE add_ln698 LOOP VITIS_LOOP_693_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln699_fu_286_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:699 VARIABLE add_ln699 LOOP VITIS_LOOP_693_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln701_fu_325_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:701 VARIABLE add_ln701 LOOP VITIS_LOOP_693_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln702_fu_345_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:702 VARIABLE add_ln702 LOOP VITIS_LOOP_693_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln703_fu_245_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:703 VARIABLE add_ln703 LOOP VITIS_LOOP_693_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_73_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_723_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln723_fu_91_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:723 VARIABLE add_ln723 LOOP VITIS_LOOP_723_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln727_fu_143_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:727 VARIABLE sub_ln727 LOOP VITIS_LOOP_723_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln727_1_fu_157_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:727 VARIABLE sub_ln727_1 LOOP VITIS_LOOP_723_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln728_fu_179_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:728 VARIABLE add_ln728 LOOP VITIS_LOOP_723_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_709_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln709_fu_183_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:709 VARIABLE add_ln709 LOOP VITIS_LOOP_709_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln711_fu_202_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:711 VARIABLE add_ln711 LOOP VITIS_LOOP_709_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln711_1_fu_234_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:711 VARIABLE add_ln711_1 LOOP VITIS_LOOP_709_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_fu_244_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:712 VARIABLE add_ln712 LOOP VITIS_LOOP_709_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_1_fu_275_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:712 VARIABLE add_ln712_1 LOOP VITIS_LOOP_709_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln713_fu_285_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:713 VARIABLE sub_ln713 LOOP VITIS_LOOP_709_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln714_fu_432_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:714 VARIABLE sub_ln714 LOOP VITIS_LOOP_709_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln715_fu_217_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:715 VARIABLE add_ln715 LOOP VITIS_LOOP_709_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_91_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_105_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_73_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_630_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln630_fu_307_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:630 VARIABLE add_ln630 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_fu_339_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:632 VARIABLE t LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_8_fu_365_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:633 VARIABLE t_8 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln634_fu_466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:634 VARIABLE add_ln634 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_9_fu_484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:634 VARIABLE t_9 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_10_fu_508_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:635 VARIABLE t_10 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln636_fu_600_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:636 VARIABLE add_ln636 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_11_fu_618_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:636 VARIABLE t_11 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln637_fu_624_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:637 VARIABLE add_ln637 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_12_fu_642_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:637 VARIABLE t_12 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln638_fu_733_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:638 VARIABLE add_ln638 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_13_fu_751_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:638 VARIABLE t_13 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_14_fu_775_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:639 VARIABLE t_14 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln641_fu_399_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:641 VARIABLE add_ln641 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln643_fu_514_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:643 VARIABLE add_ln643 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln644_fu_524_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:644 VARIABLE add_ln644 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln646_fu_648_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:646 VARIABLE add_ln646 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln648_fu_658_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:648 VARIABLE add_ln648 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln649_fu_781_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:649 VARIABLE add_ln649 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln651_fu_791_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:651 VARIABLE add_ln651 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln652_fu_866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:652 VARIABLE add_ln652 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_fu_876_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:654 VARIABLE add_ln654 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln656_fu_886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:656 VARIABLE add_ln656 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln657_fu_896_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:657 VARIABLE add_ln657 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln659_fu_906_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:659 VARIABLE add_ln659 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_fu_449_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:660 VARIABLE add_ln660 LOOP VITIS_LOOP_630_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_14_fu_401_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:665 VARIABLE j_14 LOOP VITIS_LOOP_665_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_8_fu_419_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:687 VARIABLE addr_8 LOOP VITIS_LOOP_665_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_12_fu_442_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:691 VARIABLE j_12 LOOP VITIS_LOOP_691_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_7_fu_452_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:692 VARIABLE addr_7 LOOP VITIS_LOOP_691_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_10_fu_487_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:721 VARIABLE j_10 LOOP VITIS_LOOP_721_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_6_fu_497_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:722 VARIABLE addr_6 LOOP VITIS_LOOP_721_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_8_fu_534_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:708 VARIABLE j_8 LOOP VITIS_LOOP_708_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_4_fu_552_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:717 VARIABLE addr_4 LOOP VITIS_LOOP_708_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_6_fu_575_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:628 VARIABLE j_6 LOOP VITIS_LOOP_628_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_1_fu_585_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:629 VARIABLE addr_1 LOOP VITIS_LOOP_628_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buf_U SOURCE HLS_Final_vitis_src/spu.cpp:494 VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME dpu_pMem_U SOURCE HLS_Final_vitis_src/wrapper.cpp:10 VARIABLE dpu_pMem LOOP {} BUNDLEDNAME {} DSP 0 BRAM 456 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME spu_s_U SOURCE HLS_Final_vitis_src/wrapper.cpp:11 VARIABLE spu_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_U SOURCE HLS_Final_vitis_src/wrapper.cpp:22 VARIABLE tmp1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp2_U SOURCE {} VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp3_U SOURCE {} VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME tr_U SOURCE {} VARIABLE tr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_951_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_1_VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_982_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_31_1_VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_1074_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_31_1_VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_10_fu_1082_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:34 VARIABLE addr_10 LOOP VITIS_LOOP_31_1_VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_fu_1092_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:32 VARIABLE p LOOP VITIS_LOOP_31_1_VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_7_fu_1133_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:37 VARIABLE k_7 LOOP VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_fu_1157_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:39 VARIABLE addr LOOP VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_9_fu_1168_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:40 VARIABLE addr_9 LOOP VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_1195_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_1205_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_11_fu_1216_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:44 VARIABLE addr_11 LOOP VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME zetas_U SOURCE {} VARIABLE zetas LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1536 BRAM 484 URAM 0}} read_intt {AREA {DSP 0 BRAM 0 URAM 0}} write_p3 {AREA {DSP 0 BRAM 0 URAM 0}} read_p2 {AREA {DSP 0 BRAM 0 URAM 0}} read_p1 {AREA {DSP 0 BRAM 0 URAM 0}} write_p4 {AREA {DSP 0 BRAM 0 URAM 0}} read_ntt {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.316 seconds; current allocated memory: 1.880 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dpu_keygen.
INFO: [VLOG 209-307] Generating Verilog RTL for dpu_keygen.
Execute       syn_report -model dpu_keygen -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.43 MHz
Command     autosyn done; 969.218 sec.
Command   csynth_design done; 1067.73 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 970 seconds. CPU system time: 12 seconds. Elapsed time: 1067.73 seconds; current allocated memory: 438.645 MB.
Command ap_source done; 1070.13 sec.
Execute cleanup_all 
Command cleanup_all done; 0.345 sec.
