# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/lab2 {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/lab2/addr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:27 on Apr 18,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/lab2" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/lab2/addr.sv 
# -- Compiling module addr
# -- Compiling module addr_testbench
# 
# Top level modules:
# 	addr_testbench
# End time: 18:57:27 on Apr 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.addr_testbench
# vsim work.addr_testbench 
# Start time: 18:57:29 on Apr 18,2021
# Loading sv_std.std
# Loading work.addr_testbench
# Loading work.addr
add wave -position end  sim:/addr_testbench/addr
add wave -position end  sim:/addr_testbench/hex5
add wave -position end  sim:/addr_testbench/hex4
run -all
# ** Note: $stop    : C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/lab2/addr.sv(184)
#    Time: 130 ps  Iteration: 0  Instance: /addr_testbench
# Break in Module addr_testbench at C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/lab2/addr.sv line 184
# End time: 18:58:10 on Apr 18,2021, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
