/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  reg [2:0] _02_;
  reg [13:0] _03_;
  reg [12:0] _04_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [22:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [9:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire [9:0] celloutsig_0_42z;
  wire [7:0] celloutsig_0_43z;
  wire [5:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [19:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_0z | ~(_00_);
  assign celloutsig_0_7z = celloutsig_0_4z[4] | ~(celloutsig_0_0z[2]);
  assign celloutsig_0_17z = celloutsig_0_9z[4] | ~(celloutsig_0_4z[1]);
  reg [4:0] _08_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 5'h00;
    else _08_ <= { celloutsig_1_6z[6:4], celloutsig_1_5z, celloutsig_1_8z };
  assign { _01_[4], _00_, _01_[2:0] } = _08_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_1z[2:0];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 14'h0000;
    else _03_ <= { celloutsig_0_4z[5], celloutsig_0_12z, _02_ };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 13'h0000;
    else _04_ <= celloutsig_0_2z[15:3];
  assign celloutsig_0_5z = celloutsig_0_2z[16:14] & celloutsig_0_1z[2:0];
  assign celloutsig_1_18z = { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z } & celloutsig_1_17z;
  assign celloutsig_1_0z = in_data[151:143] <= in_data[116:108];
  assign celloutsig_1_1z = in_data[147:134] <= in_data[185:172];
  assign celloutsig_1_8z = in_data[159:154] <= { celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_10z = celloutsig_0_2z[7:5] <= celloutsig_0_3z[5:3];
  assign celloutsig_0_34z = celloutsig_0_22z[2] ? { celloutsig_0_2z[14:6], celloutsig_0_16z } : { celloutsig_0_9z[6:3], celloutsig_0_9z[15:14], celloutsig_0_13z };
  assign celloutsig_0_4z = in_data[39] ? in_data[87:82] : { celloutsig_0_2z[10:9], celloutsig_0_0z };
  assign celloutsig_0_42z = celloutsig_0_4z[4] ? { celloutsig_0_40z[7:0], celloutsig_0_32z, celloutsig_0_32z } : celloutsig_0_20z[12:3];
  assign celloutsig_0_13z = celloutsig_0_6z[3] ? celloutsig_0_9z[13:10] : celloutsig_0_1z;
  assign celloutsig_0_14z = celloutsig_0_9z[6] ? { celloutsig_0_6z[2:0], celloutsig_0_2z } : { celloutsig_0_9z[18:7], 1'h0, celloutsig_0_9z[5:3], celloutsig_0_9z[15:13], celloutsig_0_8z };
  assign celloutsig_0_22z = celloutsig_0_12z[1] ? _03_[12:10] : celloutsig_0_1z[3:1];
  assign celloutsig_0_3z = ~ in_data[26:21];
  assign celloutsig_1_2z = ~ { in_data[106:97], celloutsig_1_1z };
  assign celloutsig_0_6z = ~ { celloutsig_0_2z[4:0], celloutsig_0_5z };
  assign celloutsig_1_19z = ~ { celloutsig_1_6z[4:1], celloutsig_1_5z };
  assign celloutsig_0_19z = ~ { celloutsig_0_2z[10:4], celloutsig_0_7z };
  assign celloutsig_0_21z = ~ { celloutsig_0_19z[4:1], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_39z = celloutsig_0_12z[3:1] | celloutsig_0_14z[16:14];
  assign celloutsig_0_43z = { celloutsig_0_39z, celloutsig_0_10z, celloutsig_0_37z } | { celloutsig_0_21z[5:2], celloutsig_0_8z, celloutsig_0_22z };
  assign celloutsig_1_6z = { celloutsig_1_2z[6:5], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } | in_data[126:118];
  assign celloutsig_1_13z = { in_data[142:141], celloutsig_1_0z, celloutsig_1_8z } | { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_17z = celloutsig_1_7z[8:6] | { celloutsig_1_13z[0], celloutsig_1_16z, celloutsig_1_11z };
  assign celloutsig_0_18z = celloutsig_0_14z[8:1] | { celloutsig_0_13z, celloutsig_0_17z, _02_ };
  assign celloutsig_0_0z = in_data[7:4] <<< in_data[76:73];
  assign celloutsig_0_2z = { in_data[13], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< in_data[77:61];
  assign celloutsig_0_37z = { celloutsig_0_18z[0], celloutsig_0_22z } - { _04_[3:1], celloutsig_0_7z };
  assign celloutsig_0_40z = celloutsig_0_34z[8:0] - celloutsig_0_21z;
  assign celloutsig_1_3z = { celloutsig_1_2z[9:8], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } - celloutsig_1_2z[10:6];
  assign celloutsig_1_7z = { in_data[158:143], celloutsig_1_5z, celloutsig_1_0z } - { in_data[190:175], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_13z[2:0], celloutsig_1_11z, celloutsig_1_11z } - celloutsig_1_3z;
  assign celloutsig_0_12z = { celloutsig_0_0z[3:2], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z } - { celloutsig_0_2z[7:5], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[94:91] - in_data[89:86];
  assign celloutsig_0_20z = { _02_, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z } - { in_data[34:30], celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_1z) | celloutsig_1_2z[3]);
  assign celloutsig_0_8z = ~((celloutsig_0_5z[2] & celloutsig_0_5z[2]) | celloutsig_0_3z[3]);
  assign celloutsig_0_16z = ~((celloutsig_0_7z & celloutsig_0_2z[15]) | celloutsig_0_2z[12]);
  assign celloutsig_0_32z = ~((celloutsig_0_3z[3] & celloutsig_0_5z[0]) | (_04_[11] & celloutsig_0_1z[3]));
  assign celloutsig_1_5z = ~((celloutsig_1_3z[2] & celloutsig_1_0z) | (celloutsig_1_3z[2] & celloutsig_1_1z));
  assign celloutsig_1_16z = ~((celloutsig_1_7z[9] & in_data[110]) | (celloutsig_1_1z & celloutsig_1_15z[1]));
  assign { celloutsig_0_9z[15:7], celloutsig_0_9z[19:16], celloutsig_0_9z[6:3] } = ~ { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z[7:4], celloutsig_0_0z };
  assign _01_[3] = _00_;
  assign celloutsig_0_9z[2:0] = celloutsig_0_9z[15:13];
  assign { out_data[130:128], out_data[100:96], out_data[41:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
