Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Oct 15 00:23:15 2025
| Host         : kc-ThinkPad-T14-Gen-5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 234 register/latch pins with no clock driven by root clock pin: ov7670_pclk_raw (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: A[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: A[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: A[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: A[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: A[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: A[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: A[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: A[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: A[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: C[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: C[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: C[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: C[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: C[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: C[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: C[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: C[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: C[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1908 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 206 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.673        0.000                      0                  847        0.043        0.000                      0                  847        3.000        0.000                       0                   214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk                          {0.000 5.000}      10.000          100.000         
  clk_out1_display_clocks    {0.000 20.000}     40.000          25.000          
  clk_out2_display_clocks    {0.000 20.833}     41.667          24.000          
  clkfbout_display_clocks    {0.000 5.000}      10.000          100.000         
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out1_display_clocks_1  {0.000 20.000}     40.000          25.000          
  clk_out2_display_clocks_1  {0.000 20.833}     41.667          24.000          
  clkfbout_display_clocks_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_display_clocks         29.673        0.000                      0                  636        0.160        0.000                      0                  636       19.500        0.000                       0                   100  
  clk_out2_display_clocks         33.897        0.000                      0                  211        0.129        0.000                      0                  211       20.333        0.000                       0                   110  
  clkfbout_display_clocks                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_display_clocks_1       29.676        0.000                      0                  636        0.160        0.000                      0                  636       19.500        0.000                       0                   100  
  clk_out2_display_clocks_1       33.900        0.000                      0                  211        0.129        0.000                      0                  211       20.333        0.000                       0                   110  
  clkfbout_display_clocks_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_display_clocks_1  clk_out1_display_clocks         29.673        0.000                      0                  636        0.075        0.000                      0                  636  
clk_out2_display_clocks_1  clk_out2_display_clocks         33.897        0.000                      0                  211        0.043        0.000                      0                  211  
clk_out1_display_clocks    clk_out1_display_clocks_1       29.673        0.000                      0                  636        0.075        0.000                      0                  636  
clk_out2_display_clocks    clk_out2_display_clocks_1       33.897        0.000                      0                  211        0.043        0.000                      0                  211  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_clocks
  To Clock:  clk_out1_display_clocks

Setup :            0  Failing Endpoints,  Worst Slack       29.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.673ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 2.521ns (25.693%)  route 7.291ns (74.307%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.384 r  vga/frame_buffer_i_6/O[2]
                         net (fo=1, routed)           0.615     0.231    vga/frame_addr0[13]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     0.933 r  vga/frame_buffer_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.933    vga/frame_buffer_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.189 f  vga/frame_buffer_i_1/O[2]
                         net (fo=35, routed)          5.417     6.606    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X58Y47         LUT5 (Prop_lut5_I0_O)        0.302     6.908 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__13/i_/O
                         net (fo=1, routed)           0.441     7.350    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y9          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.085    37.466    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.023    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 29.673    

Slack (MET) :             29.849ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        9.635ns  (logic 2.521ns (26.166%)  route 7.114ns (73.834%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.384 r  vga/frame_buffer_i_6/O[2]
                         net (fo=1, routed)           0.615     0.231    vga/frame_addr0[13]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     0.933 r  vga/frame_buffer_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.933    vga/frame_buffer_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.189 f  vga/frame_buffer_i_1/O[2]
                         net (fo=35, routed)          5.052     6.241    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.302     6.543 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__9/i_/O
                         net (fo=1, routed)           0.629     7.172    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y8          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.488    37.974    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.549    
                         clock uncertainty           -0.085    37.464    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.021    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.021    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 29.849    

Slack (MET) :             30.013ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 2.521ns (26.627%)  route 6.947ns (73.373%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 37.971 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.384 r  vga/frame_buffer_i_6/O[2]
                         net (fo=1, routed)           0.615     0.231    vga/frame_addr0[13]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     0.933 r  vga/frame_buffer_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.933    vga/frame_buffer_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.189 f  vga/frame_buffer_i_1/O[2]
                         net (fo=35, routed)          4.930     6.119    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X58Y37         LUT5 (Prop_lut5_I0_O)        0.302     6.421 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__14/i_/O
                         net (fo=1, routed)           0.585     7.005    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y7          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.485    37.971    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.546    
                         clock uncertainty           -0.085    37.461    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.018    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                 30.013    

Slack (MET) :             30.658ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 1.648ns (18.472%)  route 7.274ns (81.528%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.186     5.929    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I4_O)        0.153     6.082 r  vga/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.382     6.464    vga/vga_blue[0]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[0]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.085    37.345    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)       -0.223    37.122    vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         37.122    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 30.658    

Slack (MET) :             31.226ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 2.482ns (30.090%)  route 5.767ns (69.910%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.404 r  vga/frame_buffer_i_6/O[0]
                         net (fo=1, routed)           0.484     0.080    vga/frame_addr0[11]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     1.015 r  vga/frame_buffer_i_2/O[3]
                         net (fo=35, routed)          3.881     4.895    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addrb[13]
    SLICE_X58Y22         LUT5 (Prop_lut5_I4_O)        0.306     5.201 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.585     5.786    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/enb_array[7]
    RAMB36_X2Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.479    37.965    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.540    
                         clock uncertainty           -0.085    37.455    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.012    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.012    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                 31.226    

Slack (MET) :             31.275ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 2.176ns (27.562%)  route 5.719ns (72.438%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.404 r  vga/frame_buffer_i_6/O[0]
                         net (fo=1, routed)           0.484     0.080    vga/frame_addr0[11]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     1.015 r  vga/frame_buffer_i_2/O[3]
                         net (fo=35, routed)          4.418     5.433    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y6          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.479    37.965    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.540    
                         clock uncertainty           -0.085    37.455    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.707    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 31.275    

Slack (MET) :             31.362ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 1.619ns (19.004%)  route 6.900ns (80.996%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.195     5.938    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.062 r  vga/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     6.062    vga/vga_blue[1]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[1]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.085    37.345    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.079    37.424    vga/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         37.424    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 31.362    

Slack (MET) :             31.426ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 1.619ns (19.152%)  route 6.834ns (80.848%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.130     5.872    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.996 r  vga/vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     5.996    vga/vga_blue[2]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[2]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.085    37.345    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.077    37.422    vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         37.422    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 31.426    

Slack (MET) :             31.438ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 1.619ns (19.170%)  route 6.826ns (80.830%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.122     5.864    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.988 r  vga/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     5.988    vga/vga_blue[3]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[3]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.085    37.345    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.081    37.426    vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         37.426    
                         arrival time                          -5.988    
  -------------------------------------------------------------------
                         slack                                 31.438    

Slack (MET) :             31.555ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.482ns (31.295%)  route 5.449ns (68.705%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.404 r  vga/frame_buffer_i_6/O[0]
                         net (fo=1, routed)           0.484     0.080    vga/frame_addr0[11]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     1.015 f  vga/frame_buffer_i_2/O[3]
                         net (fo=35, routed)          3.563     4.578    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X58Y7          LUT5 (Prop_lut5_I2_O)        0.306     4.884 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__4/i_/O
                         net (fo=1, routed)           0.585     5.468    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.085    37.466    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.023    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                 31.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.979%)  route 0.262ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.262    -0.168    vga/blank
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824    -0.345    vga/clk_out1
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[1]/C
                         clock pessimism              0.034    -0.310    
    SLICE_X31Y32         FDRE (Hold_fdre_C_R)        -0.018    -0.328    vga/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.979%)  route 0.262ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.262    -0.168    vga/blank
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824    -0.345    vga/clk_out1
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[2]/C
                         clock pessimism              0.034    -0.310    
    SLICE_X31Y32         FDRE (Hold_fdre_C_R)        -0.018    -0.328    vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.979%)  route 0.262ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.262    -0.168    vga/blank
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824    -0.345    vga/clk_out1
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[3]/C
                         clock pessimism              0.034    -0.310    
    SLICE_X31Y32         FDRE (Hold_fdre_C_R)        -0.018    -0.328    vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            C[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.401%)  route 0.098ns (34.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/hCounter_reg[8]/Q
                         net (fo=6, routed)           0.098    -0.332    vga/hCounter[8]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.287 r  vga/hCounter[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.287    C__1[8]
    SLICE_X41Y33         FDRE                                         r  C[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826    -0.343    clk25
    SLICE_X41Y33         FDRE                                         r  C[8]/C
                         clock pessimism             -0.216    -0.558    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.092    -0.466    C[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.652%)  route 0.102ns (35.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X41Y33         FDRE                                         r  vga/hCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/hCounter_reg[6]/Q
                         net (fo=7, routed)           0.102    -0.329    vga/hCounter[6]
    SLICE_X40Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.284 r  vga/hCounter[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.284    vga/D[4]
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826    -0.343    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[5]/C
                         clock pessimism             -0.216    -0.558    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.092    -0.466    vga/hCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.504%)  route 0.155ns (45.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X41Y33         FDRE                                         r  vga/hCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  vga/hCounter_reg[9]/Q
                         net (fo=6, routed)           0.155    -0.275    vga/hCounter[9]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.230 r  vga/hCounter[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.230    vga/D[7]
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826    -0.343    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[8]/C
                         clock pessimism             -0.216    -0.558    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.092    -0.466    vga/hCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            C[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.514%)  route 0.168ns (47.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.559    -0.570    vga/clk_out1
    SLICE_X40Y34         FDRE                                         r  vga/hCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga/hCounter_reg[1]/Q
                         net (fo=6, routed)           0.168    -0.261    vga/hCounter[1]
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.045    -0.216 r  vga/hCounter[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.216    C__1[2]
    SLICE_X41Y34         FDRE                                         r  C[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.827    -0.342    clk25
    SLICE_X41Y34         FDRE                                         r  C[2]/C
                         clock pessimism             -0.216    -0.557    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.091    -0.466    C[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 C[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.141ns (18.675%)  route 0.614ns (81.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.559    -0.570    clk25
    SLICE_X40Y34         FDRE                                         r  C[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  C[0]/Q
                         net (fo=36, routed)          0.614     0.185    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y11         RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.876    -0.292    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.039    -0.253    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.070    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.112%)  route 0.379ns (72.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.379    -0.051    vga/blank
    SLICE_X31Y31         FDRE                                         r  vga/vga_red_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.823    -0.346    vga/clk_out1
    SLICE_X31Y31         FDRE                                         r  vga/vga_red_reg[0]/C
                         clock pessimism              0.034    -0.311    
    SLICE_X31Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.329    vga/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.071%)  route 0.470ns (76.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.559    -0.570    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y34         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=4, routed)           0.470     0.041    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X35Y30         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.821    -0.348    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X35Y30         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.034    -0.313    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.070    -0.243    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_display_clocks
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { disp_clocks/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y4     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y0     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y3     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y1     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y32    A[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y32    A[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y32    A[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y32    A[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y32    A[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y32    A[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y32    C[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y32    C[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    vga/vCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    vga/vCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y31    A[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y32    C[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y32    C[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    vga/vCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y31    vga/vCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y31    vga/vCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y31    vga/vCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    vga/vCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    vga/vCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    vga/vCounter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_display_clocks
  To Clock:  clk_out2_display_clocks

Setup :            0  Failing Endpoints,  Worst Slack       33.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 2.826ns (37.954%)  route 4.620ns (62.046%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 39.597 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.421     5.034    ov7670/i2c/busy_sr0
    SLICE_X8Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.443    39.597    ov7670/i2c/clk_out2
    SLICE_X8Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[2]/C
                         clock pessimism             -0.411    39.185    
                         clock uncertainty           -0.085    39.100    
    SLICE_X8Y16          FDRE (Setup_fdre_C_CE)      -0.169    38.931    ov7670/i2c/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[13]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[14]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[4]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[5]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[6]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[7]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[8]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.185ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.826ns (39.677%)  route 4.297ns (60.323%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 39.598 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.098     4.710    ov7670/i2c/busy_sr0
    SLICE_X9Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.444    39.598    ov7670/i2c/clk_out2
    SLICE_X9Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
                         clock pessimism             -0.411    39.186    
                         clock uncertainty           -0.085    39.101    
    SLICE_X9Y15          FDRE (Setup_fdre_C_CE)      -0.205    38.896    ov7670/i2c/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                 34.185    

Slack (MET) :             34.193ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 2.826ns (40.711%)  route 4.116ns (59.289%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 39.663 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.027     3.289    ov7670/i2c/sreg_reg
    SLICE_X7Y16          LUT3 (Prop_lut3_I1_O)        0.124     3.413 r  ov7670/i2c/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.116     4.529    ov7670/i2c/data_sr[30]_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  ov7670/i2c/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.509    39.663    ov7670/i2c/clk_out2
    SLICE_X7Y17          FDRE                                         r  ov7670/i2c/data_sr_reg[25]/C
                         clock pessimism             -0.425    39.237    
                         clock uncertainty           -0.085    39.152    
    SLICE_X7Y17          FDRE (Setup_fdre_C_R)       -0.429    38.723    ov7670/i2c/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         38.723    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 34.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.673%)  route 0.203ns (55.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X8Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  ov7670/camera_regs/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.203    -0.198    ov7670/camera_regs/address[3]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.327    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.562    -0.567    ov7670/i2c/clk_out2
    SLICE_X9Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ov7670/i2c/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.091    -0.335    ov7670/i2c/data_sr_reg_n_0_[11]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.045    -0.290 r  ov7670/i2c/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ov7670/i2c/data_sr[12]_i_1_n_0
    SLICE_X8Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.830    -0.339    ov7670/i2c/clk_out2
    SLICE_X8Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/C
                         clock pessimism             -0.216    -0.554    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.121    -0.433    ov7670/i2c/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.411%)  route 0.214ns (62.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X9Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  ov7670/camera_regs/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.214    -0.223    ov7670/camera_regs/address[1]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130    -0.380    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.587    -0.542    ov7670/i2c/clk_out2
    SLICE_X7Y17          FDRE                                         r  ov7670/i2c/data_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  ov7670/i2c/data_sr_reg[25]/Q
                         net (fo=1, routed)           0.110    -0.291    ov7670/i2c/data_sr_reg_n_0_[25]
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.857    -0.312    ov7670/i2c/clk_out2
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[26]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.075    -0.452    ov7670/i2c/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.143%)  route 0.260ns (64.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X9Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ov7670/camera_regs/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.260    -0.164    ov7670/camera_regs/address[0]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.327    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X9Y11          FDRE                                         r  ov7670/camera_regs/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ov7670/camera_regs/address_reg[5]/Q
                         net (fo=3, routed)           0.113    -0.311    ov7670/camera_regs/address_reg__0[5]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.045    -0.266 r  ov7670/camera_regs/address_rep[7]_i_1/O
                         net (fo=2, routed)           0.000    -0.266    ov7670/camera_regs/address_rep[7]_i_1_n_0
    SLICE_X8Y11          FDRE                                         r  ov7670/camera_regs/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.834    -0.335    ov7670/camera_regs/clk_out2
    SLICE_X8Y11          FDRE                                         r  ov7670/camera_regs/address_reg[7]/C
                         clock pessimism             -0.218    -0.552    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.121    -0.431    ov7670/camera_regs/address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.588    -0.541    ov7670/i2c/clk_out2
    SLICE_X4Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  ov7670/i2c/data_sr_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.284    ov7670/i2c/data_sr_reg_n_0_[27]
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.857    -0.312    ov7670/i2c/clk_out2
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[28]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.071    -0.456    ov7670/i2c/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.841%)  route 0.258ns (61.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X8Y11          FDRE                                         r  ov7670/camera_regs/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  ov7670/camera_regs/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.258    -0.143    ov7670/camera_regs/address[5]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.327    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.598%)  route 0.108ns (43.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.588    -0.541    ov7670/i2c/clk_out2
    SLICE_X4Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  ov7670/i2c/data_sr_reg[22]/Q
                         net (fo=2, routed)           0.108    -0.292    ov7670/i2c/data_sr_reg_n_0_[22]
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.857    -0.312    ov7670/i2c/clk_out2
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[23]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.047    -0.480    ov7670/i2c/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.845%)  route 0.269ns (62.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X8Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  ov7670/camera_regs/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.269    -0.132    ov7670/camera_regs/address[2]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.327    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_display_clocks
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { disp_clocks/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         41.667      39.091     RAMB18_X0Y4     ov7670/camera_regs/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0   disp_clocks/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         41.667      40.418     PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X9Y10     ov7670/camera_regs/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X9Y10     ov7670/camera_regs/address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X8Y10     ov7670/camera_regs/address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X8Y10     ov7670/camera_regs/address_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X9Y10     ov7670/camera_regs/address_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X9Y11     ov7670/camera_regs/address_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X8Y11     ov7670/camera_regs/address_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       41.667      118.333    PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y10     ov7670/camera_regs/address_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y10     ov7670/camera_regs/address_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg_rep[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y10     ov7670/camera_regs/address_reg_rep[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y10     ov7670/camera_regs/address_reg_rep[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y10     ov7670/camera_regs/address_reg_rep[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y10     ov7670/camera_regs/address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y10     ov7670/camera_regs/address_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y11     ov7670/camera_regs/address_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y11     ov7670/camera_regs/address_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y11     ov7670/camera_regs/address_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg_rep[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg_rep[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_display_clocks
  To Clock:  clkfbout_display_clocks

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_display_clocks
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { disp_clocks/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   disp_clocks/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_clocks_1
  To Clock:  clk_out1_display_clocks_1

Setup :            0  Failing Endpoints,  Worst Slack       29.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.676ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 2.521ns (25.693%)  route 7.291ns (74.307%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.384 r  vga/frame_buffer_i_6/O[2]
                         net (fo=1, routed)           0.615     0.231    vga/frame_addr0[13]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     0.933 r  vga/frame_buffer_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.933    vga/frame_buffer_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.189 f  vga/frame_buffer_i_1/O[2]
                         net (fo=35, routed)          5.417     6.606    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X58Y47         LUT5 (Prop_lut5_I0_O)        0.302     6.908 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__13/i_/O
                         net (fo=1, routed)           0.441     7.350    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y9          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.082    37.469    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.026    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.026    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 29.676    

Slack (MET) :             29.851ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        9.635ns  (logic 2.521ns (26.166%)  route 7.114ns (73.834%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.384 r  vga/frame_buffer_i_6/O[2]
                         net (fo=1, routed)           0.615     0.231    vga/frame_addr0[13]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     0.933 r  vga/frame_buffer_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.933    vga/frame_buffer_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.189 f  vga/frame_buffer_i_1/O[2]
                         net (fo=35, routed)          5.052     6.241    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.302     6.543 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__9/i_/O
                         net (fo=1, routed)           0.629     7.172    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y8          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.488    37.974    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.549    
                         clock uncertainty           -0.082    37.467    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.024    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.024    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 29.851    

Slack (MET) :             30.015ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 2.521ns (26.627%)  route 6.947ns (73.373%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 37.971 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.384 r  vga/frame_buffer_i_6/O[2]
                         net (fo=1, routed)           0.615     0.231    vga/frame_addr0[13]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     0.933 r  vga/frame_buffer_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.933    vga/frame_buffer_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.189 f  vga/frame_buffer_i_1/O[2]
                         net (fo=35, routed)          4.930     6.119    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X58Y37         LUT5 (Prop_lut5_I0_O)        0.302     6.421 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__14/i_/O
                         net (fo=1, routed)           0.585     7.005    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y7          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.485    37.971    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.546    
                         clock uncertainty           -0.082    37.464    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.021    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.021    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                 30.015    

Slack (MET) :             30.660ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 1.648ns (18.472%)  route 7.274ns (81.528%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.186     5.929    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I4_O)        0.153     6.082 r  vga/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.382     6.464    vga/vga_blue[0]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[0]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.082    37.347    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)       -0.223    37.124    vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         37.124    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 30.660    

Slack (MET) :             31.229ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 2.482ns (30.090%)  route 5.767ns (69.910%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.404 r  vga/frame_buffer_i_6/O[0]
                         net (fo=1, routed)           0.484     0.080    vga/frame_addr0[11]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     1.015 r  vga/frame_buffer_i_2/O[3]
                         net (fo=35, routed)          3.881     4.895    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addrb[13]
    SLICE_X58Y22         LUT5 (Prop_lut5_I4_O)        0.306     5.201 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.585     5.786    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/enb_array[7]
    RAMB36_X2Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.479    37.965    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.540    
                         clock uncertainty           -0.082    37.458    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.015    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                 31.229    

Slack (MET) :             31.277ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 2.176ns (27.562%)  route 5.719ns (72.438%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.404 r  vga/frame_buffer_i_6/O[0]
                         net (fo=1, routed)           0.484     0.080    vga/frame_addr0[11]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     1.015 r  vga/frame_buffer_i_2/O[3]
                         net (fo=35, routed)          4.418     5.433    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y6          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.479    37.965    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.540    
                         clock uncertainty           -0.082    37.458    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.710    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.710    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 31.277    

Slack (MET) :             31.364ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 1.619ns (19.004%)  route 6.900ns (80.996%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.195     5.938    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.062 r  vga/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     6.062    vga/vga_blue[1]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[1]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.082    37.347    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.079    37.426    vga/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         37.426    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 31.364    

Slack (MET) :             31.428ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 1.619ns (19.152%)  route 6.834ns (80.848%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.130     5.872    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.996 r  vga/vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     5.996    vga/vga_blue[2]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[2]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.082    37.347    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.077    37.424    vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         37.424    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 31.428    

Slack (MET) :             31.440ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 1.619ns (19.170%)  route 6.826ns (80.830%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.122     5.864    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.988 r  vga/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     5.988    vga/vga_blue[3]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[3]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.082    37.347    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.081    37.428    vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         37.428    
                         arrival time                          -5.988    
  -------------------------------------------------------------------
                         slack                                 31.440    

Slack (MET) :             31.557ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.482ns (31.295%)  route 5.449ns (68.705%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.404 r  vga/frame_buffer_i_6/O[0]
                         net (fo=1, routed)           0.484     0.080    vga/frame_addr0[11]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     1.015 f  vga/frame_buffer_i_2/O[3]
                         net (fo=35, routed)          3.563     4.578    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X58Y7          LUT5 (Prop_lut5_I2_O)        0.306     4.884 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__4/i_/O
                         net (fo=1, routed)           0.585     5.468    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.082    37.469    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.026    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.026    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                 31.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.979%)  route 0.262ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.262    -0.168    vga/blank
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824    -0.345    vga/clk_out1
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[1]/C
                         clock pessimism              0.034    -0.310    
    SLICE_X31Y32         FDRE (Hold_fdre_C_R)        -0.018    -0.328    vga/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.979%)  route 0.262ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.262    -0.168    vga/blank
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824    -0.345    vga/clk_out1
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[2]/C
                         clock pessimism              0.034    -0.310    
    SLICE_X31Y32         FDRE (Hold_fdre_C_R)        -0.018    -0.328    vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.979%)  route 0.262ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.262    -0.168    vga/blank
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824    -0.345    vga/clk_out1
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[3]/C
                         clock pessimism              0.034    -0.310    
    SLICE_X31Y32         FDRE (Hold_fdre_C_R)        -0.018    -0.328    vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            C[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.401%)  route 0.098ns (34.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/hCounter_reg[8]/Q
                         net (fo=6, routed)           0.098    -0.332    vga/hCounter[8]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.287 r  vga/hCounter[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.287    C__1[8]
    SLICE_X41Y33         FDRE                                         r  C[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826    -0.343    clk25
    SLICE_X41Y33         FDRE                                         r  C[8]/C
                         clock pessimism             -0.216    -0.558    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.092    -0.466    C[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.652%)  route 0.102ns (35.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X41Y33         FDRE                                         r  vga/hCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/hCounter_reg[6]/Q
                         net (fo=7, routed)           0.102    -0.329    vga/hCounter[6]
    SLICE_X40Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.284 r  vga/hCounter[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.284    vga/D[4]
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826    -0.343    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[5]/C
                         clock pessimism             -0.216    -0.558    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.092    -0.466    vga/hCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.504%)  route 0.155ns (45.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X41Y33         FDRE                                         r  vga/hCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  vga/hCounter_reg[9]/Q
                         net (fo=6, routed)           0.155    -0.275    vga/hCounter[9]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.230 r  vga/hCounter[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.230    vga/D[7]
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826    -0.343    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[8]/C
                         clock pessimism             -0.216    -0.558    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.092    -0.466    vga/hCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            C[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.514%)  route 0.168ns (47.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.559    -0.570    vga/clk_out1
    SLICE_X40Y34         FDRE                                         r  vga/hCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga/hCounter_reg[1]/Q
                         net (fo=6, routed)           0.168    -0.261    vga/hCounter[1]
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.045    -0.216 r  vga/hCounter[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.216    C__1[2]
    SLICE_X41Y34         FDRE                                         r  C[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.827    -0.342    clk25
    SLICE_X41Y34         FDRE                                         r  C[2]/C
                         clock pessimism             -0.216    -0.557    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.091    -0.466    C[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 C[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.141ns (18.675%)  route 0.614ns (81.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.559    -0.570    clk25
    SLICE_X40Y34         FDRE                                         r  C[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  C[0]/Q
                         net (fo=36, routed)          0.614     0.185    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y11         RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.876    -0.292    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.039    -0.253    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.070    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.112%)  route 0.379ns (72.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.379    -0.051    vga/blank
    SLICE_X31Y31         FDRE                                         r  vga/vga_red_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.823    -0.346    vga/clk_out1
    SLICE_X31Y31         FDRE                                         r  vga/vga_red_reg[0]/C
                         clock pessimism              0.034    -0.311    
    SLICE_X31Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.329    vga/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.071%)  route 0.470ns (76.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.559    -0.570    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y34         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=4, routed)           0.470     0.041    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X35Y30         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.821    -0.348    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X35Y30         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.034    -0.313    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.070    -0.243    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_display_clocks_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { disp_clocks/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y4     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y0     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y3     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y1     frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y32    A[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y32    A[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y32    A[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y32    A[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y32    A[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y32    A[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y32    C[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y32    C[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    vga/vCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    vga/vCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y31    A[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y32    C[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y32    C[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    vga/vCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y31    vga/vCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y31    vga/vCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y31    vga/vCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    vga/vCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    vga/vCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    vga/vCounter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_display_clocks_1
  To Clock:  clk_out2_display_clocks_1

Setup :            0  Failing Endpoints,  Worst Slack       33.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.900ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 2.826ns (37.954%)  route 4.620ns (62.046%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 39.597 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.421     5.034    ov7670/i2c/busy_sr0
    SLICE_X8Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.443    39.597    ov7670/i2c/clk_out2
    SLICE_X8Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[2]/C
                         clock pessimism             -0.411    39.185    
                         clock uncertainty           -0.083    39.102    
    SLICE_X8Y16          FDRE (Setup_fdre_C_CE)      -0.169    38.933    ov7670/i2c/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.933    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                 33.900    

Slack (MET) :             34.049ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[13]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.083    39.104    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.899    ov7670/i2c/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.049    

Slack (MET) :             34.049ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[14]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.083    39.104    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.899    ov7670/i2c/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.049    

Slack (MET) :             34.049ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[4]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.083    39.104    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.899    ov7670/i2c/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.049    

Slack (MET) :             34.049ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[5]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.083    39.104    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.899    ov7670/i2c/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.049    

Slack (MET) :             34.049ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[6]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.083    39.104    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.899    ov7670/i2c/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.049    

Slack (MET) :             34.049ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[7]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.083    39.104    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.899    ov7670/i2c/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.049    

Slack (MET) :             34.049ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[8]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.083    39.104    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.899    ov7670/i2c/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.049    

Slack (MET) :             34.188ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.826ns (39.677%)  route 4.297ns (60.323%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 39.598 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.098     4.710    ov7670/i2c/busy_sr0
    SLICE_X9Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.444    39.598    ov7670/i2c/clk_out2
    SLICE_X9Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
                         clock pessimism             -0.411    39.186    
                         clock uncertainty           -0.083    39.103    
    SLICE_X9Y15          FDRE (Setup_fdre_C_CE)      -0.205    38.898    ov7670/i2c/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.898    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                 34.188    

Slack (MET) :             34.196ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 2.826ns (40.711%)  route 4.116ns (59.289%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 39.663 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.027     3.289    ov7670/i2c/sreg_reg
    SLICE_X7Y16          LUT3 (Prop_lut3_I1_O)        0.124     3.413 r  ov7670/i2c/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.116     4.529    ov7670/i2c/data_sr[30]_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  ov7670/i2c/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.509    39.663    ov7670/i2c/clk_out2
    SLICE_X7Y17          FDRE                                         r  ov7670/i2c/data_sr_reg[25]/C
                         clock pessimism             -0.425    39.237    
                         clock uncertainty           -0.083    39.154    
    SLICE_X7Y17          FDRE (Setup_fdre_C_R)       -0.429    38.725    ov7670/i2c/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         38.725    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 34.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.673%)  route 0.203ns (55.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X8Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  ov7670/camera_regs/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.203    -0.198    ov7670/camera_regs/address[3]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.327    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.562    -0.567    ov7670/i2c/clk_out2
    SLICE_X9Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ov7670/i2c/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.091    -0.335    ov7670/i2c/data_sr_reg_n_0_[11]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.045    -0.290 r  ov7670/i2c/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ov7670/i2c/data_sr[12]_i_1_n_0
    SLICE_X8Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.830    -0.339    ov7670/i2c/clk_out2
    SLICE_X8Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/C
                         clock pessimism             -0.216    -0.554    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.121    -0.433    ov7670/i2c/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.411%)  route 0.214ns (62.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X9Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  ov7670/camera_regs/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.214    -0.223    ov7670/camera_regs/address[1]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130    -0.380    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.587    -0.542    ov7670/i2c/clk_out2
    SLICE_X7Y17          FDRE                                         r  ov7670/i2c/data_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  ov7670/i2c/data_sr_reg[25]/Q
                         net (fo=1, routed)           0.110    -0.291    ov7670/i2c/data_sr_reg_n_0_[25]
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.857    -0.312    ov7670/i2c/clk_out2
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[26]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.075    -0.452    ov7670/i2c/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.143%)  route 0.260ns (64.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X9Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ov7670/camera_regs/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.260    -0.164    ov7670/camera_regs/address[0]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.327    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X9Y11          FDRE                                         r  ov7670/camera_regs/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ov7670/camera_regs/address_reg[5]/Q
                         net (fo=3, routed)           0.113    -0.311    ov7670/camera_regs/address_reg__0[5]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.045    -0.266 r  ov7670/camera_regs/address_rep[7]_i_1/O
                         net (fo=2, routed)           0.000    -0.266    ov7670/camera_regs/address_rep[7]_i_1_n_0
    SLICE_X8Y11          FDRE                                         r  ov7670/camera_regs/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.834    -0.335    ov7670/camera_regs/clk_out2
    SLICE_X8Y11          FDRE                                         r  ov7670/camera_regs/address_reg[7]/C
                         clock pessimism             -0.218    -0.552    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.121    -0.431    ov7670/camera_regs/address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.588    -0.541    ov7670/i2c/clk_out2
    SLICE_X4Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  ov7670/i2c/data_sr_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.284    ov7670/i2c/data_sr_reg_n_0_[27]
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.857    -0.312    ov7670/i2c/clk_out2
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[28]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.071    -0.456    ov7670/i2c/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.841%)  route 0.258ns (61.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X8Y11          FDRE                                         r  ov7670/camera_regs/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  ov7670/camera_regs/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.258    -0.143    ov7670/camera_regs/address[5]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.327    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.598%)  route 0.108ns (43.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.588    -0.541    ov7670/i2c/clk_out2
    SLICE_X4Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  ov7670/i2c/data_sr_reg[22]/Q
                         net (fo=2, routed)           0.108    -0.292    ov7670/i2c/data_sr_reg_n_0_[22]
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.857    -0.312    ov7670/i2c/clk_out2
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[23]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.047    -0.480    ov7670/i2c/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.845%)  route 0.269ns (62.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X8Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  ov7670/camera_regs/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.269    -0.132    ov7670/camera_regs/address[2]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.327    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_display_clocks_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { disp_clocks/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         41.667      39.091     RAMB18_X0Y4     ov7670/camera_regs/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0   disp_clocks/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         41.667      40.418     PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X9Y10     ov7670/camera_regs/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X9Y10     ov7670/camera_regs/address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X8Y10     ov7670/camera_regs/address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X8Y10     ov7670/camera_regs/address_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X9Y10     ov7670/camera_regs/address_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X9Y11     ov7670/camera_regs/address_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X8Y11     ov7670/camera_regs/address_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       41.667      118.333    PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y10     ov7670/camera_regs/address_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y10     ov7670/camera_regs/address_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg_rep[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y10     ov7670/camera_regs/address_reg_rep[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y10     ov7670/camera_regs/address_reg_rep[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y10     ov7670/camera_regs/address_reg_rep[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y10     ov7670/camera_regs/address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y10     ov7670/camera_regs/address_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y11     ov7670/camera_regs/address_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y11     ov7670/camera_regs/address_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X8Y11     ov7670/camera_regs/address_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg_rep[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X9Y10     ov7670/camera_regs/address_reg_rep[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_display_clocks_1
  To Clock:  clkfbout_display_clocks_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_display_clocks_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { disp_clocks/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   disp_clocks/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  disp_clocks/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_clocks_1
  To Clock:  clk_out1_display_clocks

Setup :            0  Failing Endpoints,  Worst Slack       29.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.673ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 2.521ns (25.693%)  route 7.291ns (74.307%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.384 r  vga/frame_buffer_i_6/O[2]
                         net (fo=1, routed)           0.615     0.231    vga/frame_addr0[13]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     0.933 r  vga/frame_buffer_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.933    vga/frame_buffer_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.189 f  vga/frame_buffer_i_1/O[2]
                         net (fo=35, routed)          5.417     6.606    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X58Y47         LUT5 (Prop_lut5_I0_O)        0.302     6.908 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__13/i_/O
                         net (fo=1, routed)           0.441     7.350    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y9          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.085    37.466    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.023    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 29.673    

Slack (MET) :             29.849ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        9.635ns  (logic 2.521ns (26.166%)  route 7.114ns (73.834%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.384 r  vga/frame_buffer_i_6/O[2]
                         net (fo=1, routed)           0.615     0.231    vga/frame_addr0[13]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     0.933 r  vga/frame_buffer_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.933    vga/frame_buffer_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.189 f  vga/frame_buffer_i_1/O[2]
                         net (fo=35, routed)          5.052     6.241    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.302     6.543 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__9/i_/O
                         net (fo=1, routed)           0.629     7.172    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y8          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.488    37.974    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.549    
                         clock uncertainty           -0.085    37.464    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.021    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.021    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 29.849    

Slack (MET) :             30.013ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 2.521ns (26.627%)  route 6.947ns (73.373%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 37.971 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.384 r  vga/frame_buffer_i_6/O[2]
                         net (fo=1, routed)           0.615     0.231    vga/frame_addr0[13]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     0.933 r  vga/frame_buffer_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.933    vga/frame_buffer_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.189 f  vga/frame_buffer_i_1/O[2]
                         net (fo=35, routed)          4.930     6.119    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X58Y37         LUT5 (Prop_lut5_I0_O)        0.302     6.421 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__14/i_/O
                         net (fo=1, routed)           0.585     7.005    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y7          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.485    37.971    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.546    
                         clock uncertainty           -0.085    37.461    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.018    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                 30.013    

Slack (MET) :             30.658ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 1.648ns (18.472%)  route 7.274ns (81.528%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.186     5.929    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I4_O)        0.153     6.082 r  vga/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.382     6.464    vga/vga_blue[0]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[0]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.085    37.345    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)       -0.223    37.122    vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         37.122    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 30.658    

Slack (MET) :             31.226ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 2.482ns (30.090%)  route 5.767ns (69.910%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.404 r  vga/frame_buffer_i_6/O[0]
                         net (fo=1, routed)           0.484     0.080    vga/frame_addr0[11]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     1.015 r  vga/frame_buffer_i_2/O[3]
                         net (fo=35, routed)          3.881     4.895    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addrb[13]
    SLICE_X58Y22         LUT5 (Prop_lut5_I4_O)        0.306     5.201 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.585     5.786    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/enb_array[7]
    RAMB36_X2Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.479    37.965    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.540    
                         clock uncertainty           -0.085    37.455    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.012    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.012    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                 31.226    

Slack (MET) :             31.275ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 2.176ns (27.562%)  route 5.719ns (72.438%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.404 r  vga/frame_buffer_i_6/O[0]
                         net (fo=1, routed)           0.484     0.080    vga/frame_addr0[11]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     1.015 r  vga/frame_buffer_i_2/O[3]
                         net (fo=35, routed)          4.418     5.433    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y6          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.479    37.965    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.540    
                         clock uncertainty           -0.085    37.455    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.707    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 31.275    

Slack (MET) :             31.362ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 1.619ns (19.004%)  route 6.900ns (80.996%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.195     5.938    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.062 r  vga/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     6.062    vga/vga_blue[1]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[1]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.085    37.345    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.079    37.424    vga/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         37.424    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 31.362    

Slack (MET) :             31.426ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 1.619ns (19.152%)  route 6.834ns (80.848%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.130     5.872    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.996 r  vga/vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     5.996    vga/vga_blue[2]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[2]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.085    37.345    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.077    37.422    vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         37.422    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 31.426    

Slack (MET) :             31.438ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 1.619ns (19.170%)  route 6.826ns (80.830%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.122     5.864    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.988 r  vga/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     5.988    vga/vga_blue[3]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[3]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.085    37.345    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.081    37.426    vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         37.426    
                         arrival time                          -5.988    
  -------------------------------------------------------------------
                         slack                                 31.438    

Slack (MET) :             31.555ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks rise@40.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.482ns (31.295%)  route 5.449ns (68.705%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.404 r  vga/frame_buffer_i_6/O[0]
                         net (fo=1, routed)           0.484     0.080    vga/frame_addr0[11]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     1.015 f  vga/frame_buffer_i_2/O[3]
                         net (fo=35, routed)          3.563     4.578    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X58Y7          LUT5 (Prop_lut5_I2_O)        0.306     4.884 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__4/i_/O
                         net (fo=1, routed)           0.585     5.468    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.085    37.466    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.023    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                 31.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.979%)  route 0.262ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.262    -0.168    vga/blank
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824    -0.345    vga/clk_out1
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[1]/C
                         clock pessimism              0.034    -0.310    
                         clock uncertainty            0.085    -0.226    
    SLICE_X31Y32         FDRE (Hold_fdre_C_R)        -0.018    -0.244    vga/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.979%)  route 0.262ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.262    -0.168    vga/blank
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824    -0.345    vga/clk_out1
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[2]/C
                         clock pessimism              0.034    -0.310    
                         clock uncertainty            0.085    -0.226    
    SLICE_X31Y32         FDRE (Hold_fdre_C_R)        -0.018    -0.244    vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.979%)  route 0.262ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.262    -0.168    vga/blank
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824    -0.345    vga/clk_out1
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[3]/C
                         clock pessimism              0.034    -0.310    
                         clock uncertainty            0.085    -0.226    
    SLICE_X31Y32         FDRE (Hold_fdre_C_R)        -0.018    -0.244    vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            C[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.401%)  route 0.098ns (34.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/hCounter_reg[8]/Q
                         net (fo=6, routed)           0.098    -0.332    vga/hCounter[8]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.287 r  vga/hCounter[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.287    C__1[8]
    SLICE_X41Y33         FDRE                                         r  C[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826    -0.343    clk25
    SLICE_X41Y33         FDRE                                         r  C[8]/C
                         clock pessimism             -0.216    -0.558    
                         clock uncertainty            0.085    -0.474    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.092    -0.382    C[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.652%)  route 0.102ns (35.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X41Y33         FDRE                                         r  vga/hCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/hCounter_reg[6]/Q
                         net (fo=7, routed)           0.102    -0.329    vga/hCounter[6]
    SLICE_X40Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.284 r  vga/hCounter[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.284    vga/D[4]
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826    -0.343    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[5]/C
                         clock pessimism             -0.216    -0.558    
                         clock uncertainty            0.085    -0.474    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.092    -0.382    vga/hCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.504%)  route 0.155ns (45.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X41Y33         FDRE                                         r  vga/hCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  vga/hCounter_reg[9]/Q
                         net (fo=6, routed)           0.155    -0.275    vga/hCounter[9]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.230 r  vga/hCounter[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.230    vga/D[7]
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826    -0.343    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[8]/C
                         clock pessimism             -0.216    -0.558    
                         clock uncertainty            0.085    -0.474    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.092    -0.382    vga/hCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            C[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.514%)  route 0.168ns (47.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.559    -0.570    vga/clk_out1
    SLICE_X40Y34         FDRE                                         r  vga/hCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga/hCounter_reg[1]/Q
                         net (fo=6, routed)           0.168    -0.261    vga/hCounter[1]
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.045    -0.216 r  vga/hCounter[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.216    C__1[2]
    SLICE_X41Y34         FDRE                                         r  C[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.827    -0.342    clk25
    SLICE_X41Y34         FDRE                                         r  C[2]/C
                         clock pessimism             -0.216    -0.557    
                         clock uncertainty            0.085    -0.473    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.091    -0.382    C[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 C[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.141ns (18.675%)  route 0.614ns (81.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.559    -0.570    clk25
    SLICE_X40Y34         FDRE                                         r  C[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  C[0]/Q
                         net (fo=36, routed)          0.614     0.185    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y11         RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.876    -0.292    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.039    -0.253    
                         clock uncertainty            0.085    -0.168    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.015    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.112%)  route 0.379ns (72.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.379    -0.051    vga/blank
    SLICE_X31Y31         FDRE                                         r  vga/vga_red_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.823    -0.346    vga/clk_out1
    SLICE_X31Y31         FDRE                                         r  vga/vga_red_reg[0]/C
                         clock pessimism              0.034    -0.311    
                         clock uncertainty            0.085    -0.227    
    SLICE_X31Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.245    vga/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks rise@0.000ns - clk_out1_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.071%)  route 0.470ns (76.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.559    -0.570    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y34         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=4, routed)           0.470     0.041    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X35Y30         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.821    -0.348    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X35Y30         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.034    -0.313    
                         clock uncertainty            0.085    -0.229    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.070    -0.159    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_display_clocks_1
  To Clock:  clk_out2_display_clocks

Setup :            0  Failing Endpoints,  Worst Slack       33.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 2.826ns (37.954%)  route 4.620ns (62.046%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 39.597 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.421     5.034    ov7670/i2c/busy_sr0
    SLICE_X8Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.443    39.597    ov7670/i2c/clk_out2
    SLICE_X8Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[2]/C
                         clock pessimism             -0.411    39.185    
                         clock uncertainty           -0.085    39.100    
    SLICE_X8Y16          FDRE (Setup_fdre_C_CE)      -0.169    38.931    ov7670/i2c/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[13]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[14]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[4]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[5]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[6]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[7]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[8]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.185ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.826ns (39.677%)  route 4.297ns (60.323%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 39.598 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.098     4.710    ov7670/i2c/busy_sr0
    SLICE_X9Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.444    39.598    ov7670/i2c/clk_out2
    SLICE_X9Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
                         clock pessimism             -0.411    39.186    
                         clock uncertainty           -0.085    39.101    
    SLICE_X9Y15          FDRE (Setup_fdre_C_CE)      -0.205    38.896    ov7670/i2c/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                 34.185    

Slack (MET) :             34.193ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks rise@41.667ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 2.826ns (40.711%)  route 4.116ns (59.289%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 39.663 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.027     3.289    ov7670/i2c/sreg_reg
    SLICE_X7Y16          LUT3 (Prop_lut3_I1_O)        0.124     3.413 r  ov7670/i2c/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.116     4.529    ov7670/i2c/data_sr[30]_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  ov7670/i2c/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.509    39.663    ov7670/i2c/clk_out2
    SLICE_X7Y17          FDRE                                         r  ov7670/i2c/data_sr_reg[25]/C
                         clock pessimism             -0.425    39.237    
                         clock uncertainty           -0.085    39.152    
    SLICE_X7Y17          FDRE (Setup_fdre_C_R)       -0.429    38.723    ov7670/i2c/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         38.723    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 34.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.673%)  route 0.203ns (55.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X8Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  ov7670/camera_regs/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.203    -0.198    ov7670/camera_regs/address[3]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
                         clock uncertainty            0.085    -0.424    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.241    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.562    -0.567    ov7670/i2c/clk_out2
    SLICE_X9Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ov7670/i2c/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.091    -0.335    ov7670/i2c/data_sr_reg_n_0_[11]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.045    -0.290 r  ov7670/i2c/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ov7670/i2c/data_sr[12]_i_1_n_0
    SLICE_X8Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.830    -0.339    ov7670/i2c/clk_out2
    SLICE_X8Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/C
                         clock pessimism             -0.216    -0.554    
                         clock uncertainty            0.085    -0.469    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.121    -0.348    ov7670/i2c/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.411%)  route 0.214ns (62.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X9Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  ov7670/camera_regs/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.214    -0.223    ov7670/camera_regs/address[1]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
                         clock uncertainty            0.085    -0.424    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130    -0.294    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.587    -0.542    ov7670/i2c/clk_out2
    SLICE_X7Y17          FDRE                                         r  ov7670/i2c/data_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  ov7670/i2c/data_sr_reg[25]/Q
                         net (fo=1, routed)           0.110    -0.291    ov7670/i2c/data_sr_reg_n_0_[25]
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.857    -0.312    ov7670/i2c/clk_out2
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[26]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.085    -0.442    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.075    -0.367    ov7670/i2c/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.143%)  route 0.260ns (64.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X9Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ov7670/camera_regs/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.260    -0.164    ov7670/camera_regs/address[0]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
                         clock uncertainty            0.085    -0.424    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.241    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X9Y11          FDRE                                         r  ov7670/camera_regs/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ov7670/camera_regs/address_reg[5]/Q
                         net (fo=3, routed)           0.113    -0.311    ov7670/camera_regs/address_reg__0[5]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.045    -0.266 r  ov7670/camera_regs/address_rep[7]_i_1/O
                         net (fo=2, routed)           0.000    -0.266    ov7670/camera_regs/address_rep[7]_i_1_n_0
    SLICE_X8Y11          FDRE                                         r  ov7670/camera_regs/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.834    -0.335    ov7670/camera_regs/clk_out2
    SLICE_X8Y11          FDRE                                         r  ov7670/camera_regs/address_reg[7]/C
                         clock pessimism             -0.218    -0.552    
                         clock uncertainty            0.085    -0.467    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.121    -0.346    ov7670/camera_regs/address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.588    -0.541    ov7670/i2c/clk_out2
    SLICE_X4Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  ov7670/i2c/data_sr_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.284    ov7670/i2c/data_sr_reg_n_0_[27]
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.857    -0.312    ov7670/i2c/clk_out2
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[28]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.085    -0.442    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.071    -0.371    ov7670/i2c/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.841%)  route 0.258ns (61.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X8Y11          FDRE                                         r  ov7670/camera_regs/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  ov7670/camera_regs/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.258    -0.143    ov7670/camera_regs/address[5]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
                         clock uncertainty            0.085    -0.424    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.241    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.598%)  route 0.108ns (43.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.588    -0.541    ov7670/i2c/clk_out2
    SLICE_X4Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  ov7670/i2c/data_sr_reg[22]/Q
                         net (fo=2, routed)           0.108    -0.292    ov7670/i2c/data_sr_reg_n_0_[22]
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.857    -0.312    ov7670/i2c/clk_out2
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[23]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.085    -0.442    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.047    -0.395    ov7670/i2c/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks rise@0.000ns - clk_out2_display_clocks_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.845%)  route 0.269ns (62.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X8Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  ov7670/camera_regs/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.269    -0.132    ov7670/camera_regs/address[2]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
                         clock uncertainty            0.085    -0.424    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.241    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_display_clocks
  To Clock:  clk_out1_display_clocks_1

Setup :            0  Failing Endpoints,  Worst Slack       29.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.673ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 2.521ns (25.693%)  route 7.291ns (74.307%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.384 r  vga/frame_buffer_i_6/O[2]
                         net (fo=1, routed)           0.615     0.231    vga/frame_addr0[13]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     0.933 r  vga/frame_buffer_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.933    vga/frame_buffer_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.189 f  vga/frame_buffer_i_1/O[2]
                         net (fo=35, routed)          5.417     6.606    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X58Y47         LUT5 (Prop_lut5_I0_O)        0.302     6.908 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__13/i_/O
                         net (fo=1, routed)           0.441     7.350    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y9          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.085    37.466    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.023    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 29.673    

Slack (MET) :             29.849ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        9.635ns  (logic 2.521ns (26.166%)  route 7.114ns (73.834%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.384 r  vga/frame_buffer_i_6/O[2]
                         net (fo=1, routed)           0.615     0.231    vga/frame_addr0[13]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     0.933 r  vga/frame_buffer_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.933    vga/frame_buffer_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.189 f  vga/frame_buffer_i_1/O[2]
                         net (fo=35, routed)          5.052     6.241    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.302     6.543 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__9/i_/O
                         net (fo=1, routed)           0.629     7.172    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y8          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.488    37.974    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.549    
                         clock uncertainty           -0.085    37.464    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.021    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.021    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 29.849    

Slack (MET) :             30.013ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 2.521ns (26.627%)  route 6.947ns (73.373%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 37.971 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.384 r  vga/frame_buffer_i_6/O[2]
                         net (fo=1, routed)           0.615     0.231    vga/frame_addr0[13]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     0.933 r  vga/frame_buffer_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.933    vga/frame_buffer_i_2_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.189 f  vga/frame_buffer_i_1/O[2]
                         net (fo=35, routed)          4.930     6.119    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X58Y37         LUT5 (Prop_lut5_I0_O)        0.302     6.421 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__14/i_/O
                         net (fo=1, routed)           0.585     7.005    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y7          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.485    37.971    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.546    
                         clock uncertainty           -0.085    37.461    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.018    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                 30.013    

Slack (MET) :             30.658ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 1.648ns (18.472%)  route 7.274ns (81.528%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.186     5.929    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I4_O)        0.153     6.082 r  vga/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.382     6.464    vga/vga_blue[0]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[0]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.085    37.345    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)       -0.223    37.122    vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         37.122    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 30.658    

Slack (MET) :             31.226ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 2.482ns (30.090%)  route 5.767ns (69.910%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.404 r  vga/frame_buffer_i_6/O[0]
                         net (fo=1, routed)           0.484     0.080    vga/frame_addr0[11]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     1.015 r  vga/frame_buffer_i_2/O[3]
                         net (fo=35, routed)          3.881     4.895    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addrb[13]
    SLICE_X58Y22         LUT5 (Prop_lut5_I4_O)        0.306     5.201 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.585     5.786    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/enb_array[7]
    RAMB36_X2Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.479    37.965    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.540    
                         clock uncertainty           -0.085    37.455    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.012    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.012    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                 31.226    

Slack (MET) :             31.275ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 2.176ns (27.562%)  route 5.719ns (72.438%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.404 r  vga/frame_buffer_i_6/O[0]
                         net (fo=1, routed)           0.484     0.080    vga/frame_addr0[11]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     1.015 r  vga/frame_buffer_i_2/O[3]
                         net (fo=35, routed)          4.418     5.433    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y6          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.479    37.965    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.425    37.540    
                         clock uncertainty           -0.085    37.455    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    36.707    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 31.275    

Slack (MET) :             31.362ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 1.619ns (19.004%)  route 6.900ns (80.996%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.195     5.938    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.062 r  vga/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     6.062    vga/vga_blue[1]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[1]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.085    37.345    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.079    37.424    vga/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         37.424    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 31.362    

Slack (MET) :             31.426ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 1.619ns (19.152%)  route 6.834ns (80.848%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.130     5.872    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.996 r  vga/vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     5.996    vga/vga_blue[2]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[2]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.085    37.345    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.077    37.422    vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         37.422    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 31.426    

Slack (MET) :             31.438ns  (required time - arrival time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 1.619ns (19.170%)  route 6.826ns (80.830%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.561    -2.458    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y36         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456    -2.002 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.285     0.284    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     0.408 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.408    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_7_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     0.653 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.875     2.527    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I4_O)        0.298     2.825 f  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=7, routed)           0.984     3.809    vga/doutb[6]
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.933 r  vga/bitmap_buffer_i_5/O
                         net (fo=1, routed)           0.151     4.085    vga/bitmap_buffer_i_5_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  vga/bitmap_buffer_i_4/O
                         net (fo=1, routed)           0.410     4.618    vga/bitmap_buffer_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.742 r  vga/bitmap_buffer_i_2/O
                         net (fo=12, routed)          1.122     5.864    vga/vga_blue_reg[0]_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.988 r  vga/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     5.988    vga/vga_blue[3]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.440    37.927    vga/clk_out1
    SLICE_X12Y31         FDRE                                         r  vga/vga_blue_reg[3]/C
                         clock pessimism             -0.497    37.429    
                         clock uncertainty           -0.085    37.345    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)        0.081    37.426    vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         37.426    
                         arrival time                          -5.988    
  -------------------------------------------------------------------
                         slack                                 31.438    

Slack (MET) :             31.555ns  (required time - arrival time)
  Source:                 A[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_display_clocks_1 rise@40.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.482ns (31.295%)  route 5.449ns (68.705%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.556    -2.463    clk25
    SLICE_X38Y32         FDRE                                         r  A[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  A[3]/Q
                         net (fo=3, routed)           0.817    -1.127    vga/Q[3]
    SLICE_X38Y32         LUT2 (Prop_lut2_I0_O)        0.124    -1.003 r  vga/frame_buffer_i_16/O
                         net (fo=1, routed)           0.000    -1.003    vga/frame_buffer_i_16_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    -0.623 r  vga/frame_buffer_i_7/CO[3]
                         net (fo=1, routed)           0.000    -0.623    vga/frame_buffer_i_7_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.404 r  vga/frame_buffer_i_6/O[0]
                         net (fo=1, routed)           0.484     0.080    vga/frame_addr0[11]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     1.015 f  vga/frame_buffer_i_2/O[3]
                         net (fo=35, routed)          3.563     4.578    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X58Y7          LUT5 (Prop_lut5_I2_O)        0.306     4.884 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__4/i_/O
                         net (fo=1, routed)           0.585     5.468    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.487 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          1.490    37.976    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.085    37.466    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.023    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                 31.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.979%)  route 0.262ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.262    -0.168    vga/blank
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824    -0.345    vga/clk_out1
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[1]/C
                         clock pessimism              0.034    -0.310    
                         clock uncertainty            0.085    -0.226    
    SLICE_X31Y32         FDRE (Hold_fdre_C_R)        -0.018    -0.244    vga/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.979%)  route 0.262ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.262    -0.168    vga/blank
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824    -0.345    vga/clk_out1
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[2]/C
                         clock pessimism              0.034    -0.310    
                         clock uncertainty            0.085    -0.226    
    SLICE_X31Y32         FDRE (Hold_fdre_C_R)        -0.018    -0.244    vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.979%)  route 0.262ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.262    -0.168    vga/blank
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824    -0.345    vga/clk_out1
    SLICE_X31Y32         FDRE                                         r  vga/vga_red_reg[3]/C
                         clock pessimism              0.034    -0.310    
                         clock uncertainty            0.085    -0.226    
    SLICE_X31Y32         FDRE (Hold_fdre_C_R)        -0.018    -0.244    vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            C[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.401%)  route 0.098ns (34.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/hCounter_reg[8]/Q
                         net (fo=6, routed)           0.098    -0.332    vga/hCounter[8]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.287 r  vga/hCounter[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.287    C__1[8]
    SLICE_X41Y33         FDRE                                         r  C[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826    -0.343    clk25
    SLICE_X41Y33         FDRE                                         r  C[8]/C
                         clock pessimism             -0.216    -0.558    
                         clock uncertainty            0.085    -0.474    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.092    -0.382    C[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.652%)  route 0.102ns (35.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X41Y33         FDRE                                         r  vga/hCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/hCounter_reg[6]/Q
                         net (fo=7, routed)           0.102    -0.329    vga/hCounter[6]
    SLICE_X40Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.284 r  vga/hCounter[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.284    vga/D[4]
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826    -0.343    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[5]/C
                         clock pessimism             -0.216    -0.558    
                         clock uncertainty            0.085    -0.474    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.092    -0.382    vga/hCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.504%)  route 0.155ns (45.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X41Y33         FDRE                                         r  vga/hCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  vga/hCounter_reg[9]/Q
                         net (fo=6, routed)           0.155    -0.275    vga/hCounter[9]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.230 r  vga/hCounter[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.230    vga/D[7]
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826    -0.343    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/hCounter_reg[8]/C
                         clock pessimism             -0.216    -0.558    
                         clock uncertainty            0.085    -0.474    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.092    -0.382    vga/hCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga/hCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            C[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.514%)  route 0.168ns (47.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.559    -0.570    vga/clk_out1
    SLICE_X40Y34         FDRE                                         r  vga/hCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  vga/hCounter_reg[1]/Q
                         net (fo=6, routed)           0.168    -0.261    vga/hCounter[1]
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.045    -0.216 r  vga/hCounter[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.216    C__1[2]
    SLICE_X41Y34         FDRE                                         r  C[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.827    -0.342    clk25
    SLICE_X41Y34         FDRE                                         r  C[2]/C
                         clock pessimism             -0.216    -0.557    
                         clock uncertainty            0.085    -0.473    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.091    -0.382    C[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 C[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.141ns (18.675%)  route 0.614ns (81.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.559    -0.570    clk25
    SLICE_X40Y34         FDRE                                         r  C[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  C[0]/Q
                         net (fo=36, routed)          0.614     0.185    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y11         RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.876    -0.292    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.039    -0.253    
                         clock uncertainty            0.085    -0.168    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.015    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vga_red_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.112%)  route 0.379ns (72.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.558    -0.571    vga/clk_out1
    SLICE_X40Y33         FDRE                                         r  vga/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/blank_reg/Q
                         net (fo=12, routed)          0.379    -0.051    vga/blank
    SLICE_X31Y31         FDRE                                         r  vga/vga_red_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.823    -0.346    vga/clk_out1
    SLICE_X31Y31         FDRE                                         r  vga/vga_red_reg[0]/C
                         clock pessimism              0.034    -0.311    
                         clock uncertainty            0.085    -0.227    
    SLICE_X31Y31         FDRE (Hold_fdre_C_R)        -0.018    -0.245    vga/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_display_clocks_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_display_clocks_1 rise@0.000ns - clk_out1_display_clocks rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.071%)  route 0.470ns (76.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.559    -0.570    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X39Y34         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=4, routed)           0.470     0.041    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X35Y30         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out1_display_clocks
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout1_buf/O
                         net (fo=98, routed)          0.821    -0.348    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X35Y30         FDRE                                         r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.034    -0.313    
                         clock uncertainty            0.085    -0.229    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.070    -0.159    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_display_clocks
  To Clock:  clk_out2_display_clocks_1

Setup :            0  Failing Endpoints,  Worst Slack       33.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 2.826ns (37.954%)  route 4.620ns (62.046%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 39.597 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.421     5.034    ov7670/i2c/busy_sr0
    SLICE_X8Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.443    39.597    ov7670/i2c/clk_out2
    SLICE_X8Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[2]/C
                         clock pessimism             -0.411    39.185    
                         clock uncertainty           -0.085    39.100    
    SLICE_X8Y16          FDRE (Setup_fdre_C_CE)      -0.169    38.931    ov7670/i2c/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[13]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[14]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[4]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[5]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[6]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[7]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.046ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 2.826ns (38.913%)  route 4.436ns (61.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 39.599 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.238     4.850    ov7670/i2c/busy_sr0
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.445    39.599    ov7670/i2c/clk_out2
    SLICE_X9Y14          FDRE                                         r  ov7670/i2c/data_sr_reg[8]/C
                         clock pessimism             -0.411    39.187    
                         clock uncertainty           -0.085    39.102    
    SLICE_X9Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.897    ov7670/i2c/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                 34.046    

Slack (MET) :             34.185ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 2.826ns (39.677%)  route 4.297ns (60.323%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 39.598 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.226     3.489    ov7670/i2c/sreg_reg
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.124     3.613 r  ov7670/i2c/busy_sr[31]_i_1/O
                         net (fo=60, routed)          1.098     4.710    ov7670/i2c/busy_sr0
    SLICE_X9Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.444    39.598    ov7670/i2c/clk_out2
    SLICE_X9Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
                         clock pessimism             -0.411    39.186    
                         clock uncertainty           -0.085    39.101    
    SLICE_X9Y15          FDRE (Setup_fdre_C_CE)      -0.205    38.896    ov7670/i2c/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.896    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                 34.185    

Slack (MET) :             34.193ns  (required time - arrival time)
  Source:                 ov7670/camera_regs/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_display_clocks_1 rise@41.667ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 2.826ns (40.711%)  route 4.116ns (59.289%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 39.663 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.412ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.607    -2.412    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.042 f  ov7670/camera_regs/sreg_reg/DOADO[2]
                         net (fo=2, routed)           1.167     1.209    ov7670/camera_regs/sreg_reg[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124     1.333 r  ov7670/camera_regs/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.806     2.139    ov7670/camera_regs/busy_sr[31]_i_7_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.124     2.263 r  ov7670/camera_regs/busy_sr[31]_i_3/O
                         net (fo=39, routed)          1.027     3.289    ov7670/i2c/sreg_reg
    SLICE_X7Y16          LUT3 (Prop_lut3_I1_O)        0.124     3.413 r  ov7670/i2c/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.116     4.529    ov7670/i2c/data_sr[30]_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  ov7670/i2c/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                     41.667    41.667 r  
    W5                                                0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    43.055 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    44.236    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    36.486 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    38.062    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.153 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         1.509    39.663    ov7670/i2c/clk_out2
    SLICE_X7Y17          FDRE                                         r  ov7670/i2c/data_sr_reg[25]/C
                         clock pessimism             -0.425    39.237    
                         clock uncertainty           -0.085    39.152    
    SLICE_X7Y17          FDRE (Setup_fdre_C_R)       -0.429    38.723    ov7670/i2c/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         38.723    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 34.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.673%)  route 0.203ns (55.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X8Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  ov7670/camera_regs/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.203    -0.198    ov7670/camera_regs/address[3]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
                         clock uncertainty            0.085    -0.424    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.241    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.562    -0.567    ov7670/i2c/clk_out2
    SLICE_X9Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ov7670/i2c/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.091    -0.335    ov7670/i2c/data_sr_reg_n_0_[11]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.045    -0.290 r  ov7670/i2c/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ov7670/i2c/data_sr[12]_i_1_n_0
    SLICE_X8Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.830    -0.339    ov7670/i2c/clk_out2
    SLICE_X8Y15          FDRE                                         r  ov7670/i2c/data_sr_reg[12]/C
                         clock pessimism             -0.216    -0.554    
                         clock uncertainty            0.085    -0.469    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.121    -0.348    ov7670/i2c/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.411%)  route 0.214ns (62.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X9Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  ov7670/camera_regs/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.214    -0.223    ov7670/camera_regs/address[1]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
                         clock uncertainty            0.085    -0.424    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130    -0.294    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.587    -0.542    ov7670/i2c/clk_out2
    SLICE_X7Y17          FDRE                                         r  ov7670/i2c/data_sr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  ov7670/i2c/data_sr_reg[25]/Q
                         net (fo=1, routed)           0.110    -0.291    ov7670/i2c/data_sr_reg_n_0_[25]
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.857    -0.312    ov7670/i2c/clk_out2
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[26]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.085    -0.442    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.075    -0.367    ov7670/i2c/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.143%)  route 0.260ns (64.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X9Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ov7670/camera_regs/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.260    -0.164    ov7670/camera_regs/address[0]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
                         clock uncertainty            0.085    -0.424    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.241    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X9Y11          FDRE                                         r  ov7670/camera_regs/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ov7670/camera_regs/address_reg[5]/Q
                         net (fo=3, routed)           0.113    -0.311    ov7670/camera_regs/address_reg__0[5]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.045    -0.266 r  ov7670/camera_regs/address_rep[7]_i_1/O
                         net (fo=2, routed)           0.000    -0.266    ov7670/camera_regs/address_rep[7]_i_1_n_0
    SLICE_X8Y11          FDRE                                         r  ov7670/camera_regs/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.834    -0.335    ov7670/camera_regs/clk_out2
    SLICE_X8Y11          FDRE                                         r  ov7670/camera_regs/address_reg[7]/C
                         clock pessimism             -0.218    -0.552    
                         clock uncertainty            0.085    -0.467    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.121    -0.346    ov7670/camera_regs/address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.588    -0.541    ov7670/i2c/clk_out2
    SLICE_X4Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  ov7670/i2c/data_sr_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.284    ov7670/i2c/data_sr_reg_n_0_[27]
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.857    -0.312    ov7670/i2c/clk_out2
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[28]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.085    -0.442    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.071    -0.371    ov7670/i2c/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.841%)  route 0.258ns (61.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X8Y11          FDRE                                         r  ov7670/camera_regs/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  ov7670/camera_regs/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.258    -0.143    ov7670/camera_regs/address[5]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
                         clock uncertainty            0.085    -0.424    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.241    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ov7670/i2c/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/i2c/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.598%)  route 0.108ns (43.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.588    -0.541    ov7670/i2c/clk_out2
    SLICE_X4Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  ov7670/i2c/data_sr_reg[22]/Q
                         net (fo=2, routed)           0.108    -0.292    ov7670/i2c/data_sr_reg_n_0_[22]
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.857    -0.312    ov7670/i2c/clk_out2
    SLICE_X7Y16          FDRE                                         r  ov7670/i2c/data_sr_reg[23]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.085    -0.442    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.047    -0.395    ov7670/i2c/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ov7670/camera_regs/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_display_clocks  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670/camera_regs/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_display_clocks_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out2_display_clocks_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_display_clocks_1 rise@0.000ns - clk_out2_display_clocks rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.845%)  route 0.269ns (62.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_display_clocks rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.564    -0.565    ov7670/camera_regs/clk_out2
    SLICE_X8Y10          FDRE                                         r  ov7670/camera_regs/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  ov7670/camera_regs/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.269    -0.132    ov7670/camera_regs/address[2]
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_display_clocks_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clocks/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  disp_clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    disp_clocks/inst/clk_in1_display_clocks
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  disp_clocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    disp_clocks/inst/clk_out2_display_clocks
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  disp_clocks/inst/clkout2_buf/O
                         net (fo=109, routed)         0.873    -0.295    ov7670/camera_regs/clk_out2
    RAMB18_X0Y4          RAMB18E1                                     r  ov7670/camera_regs/sreg_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.510    
                         clock uncertainty            0.085    -0.424    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.241    ov7670/camera_regs/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.109    





