## dotlib file generated libretto; 
library (HWN5){
  delay_model : "table_lookup";
  capacitive_load_unit (1,pF);
  current_unit : "1mA";
  leakage_power_unit : "1pW";
  pulling_resistance_unit : "1Ohm";
  time_unit : "1ns";
  voltage_unit : "1V";
  voltage_map (VDD, 0.65);
  voltage_map (VSS, 0.0);
  voltage_map (GND , 0.0);
  default_cell_leakage_power : 0;
  default_fanout_load : 1;
  default_max_transition : 1000;
  default_input_pin_cap : 0;
  default_inout_pin_cap : 0;
  default_leakage_power_density : 0;
  default_max_fanout : 100;
  default_output_pin_cap : 0;
  in_place_swap_mode : match_footprint;
  input_threshold_pct_fall : 50.0;
  input_threshold_pct_rise : 50.0;
  nom_process : 1;
  nom_temperature : "25.0";
  nom_voltage : "0.65";
  output_threshold_pct_fall : 50.0;
  output_threshold_pct_rise : 50.0;
  slew_derate_from_library : 1;
  slew_lower_threshold_pct_fall : 30.0;
  slew_lower_threshold_pct_rise : 30.0;
  slew_upper_threshold_pct_fall : 70.0;
  slew_upper_threshold_pct_rise : 70.0;
  operating_conditions (PVT_0P65V_25C) {
    process : 1;
    temperature : 25.0;
    voltage : 0.65;
  }
  default_operating_conditions : PVT_0P65V_25C;
  lu_table_template (constraint_template_slope2) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("0.005992, 0.012376, 0.025116");
    index_2 ("0.005992, 0.012376, 0.025116");
  }
  lu_table_template (delay_template_load2_slope2) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.005992, 0.012376, 0.025116");
    index_2 ("0.000675, 0.001396, 0.002835");
  }
  lu_table_template (recovery_template_slope2) {
    variable_1 : related_pin_transition;    
    variable_2 : constrained_pin_transition;
    index_1 ("0.005992, 0.012376, 0.025116");
    index_2 ("0.005992, 0.012376, 0.025116");
  }
  lu_table_template (removal_template_slope2) {
    variable_1 : related_pin_transition;    
    variable_2 : constrained_pin_transition;
    index_1 ("0.005992, 0.012376, 0.025116");
    index_2 ("0.005992, 0.012376, 0.025116");
  }
  lu_table_template (mpw_constraint_template_slope2) {
    variable_1 : constrained_pin_transition;
    index_1 ("0.005992, 0.012376, 0.025116");
  }
  power_lut_template (passive_power_template_slope2) {
    variable_1 : input_transition_time;
    index_1 ("0.005992, 0.012376, 0.025116");
  }
  power_lut_template (power_template_load2_slope2) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.005992, 0.012376, 0.025116");
    index_2 ("0.000675, 0.001396, 0.002835");
  }
  input_voltage (default_VDD_VSS_input) {
    vil : 0.0;
    vih : 0.65;
    vimin : 0.0;
    vimax : 0.65;
  }
  output_voltage (default_VDD_VSS_output) {
    vol : 0.0;
    voh : 0.65;
    vomin : 0.0;
    vomax : 0.65;
  }
  cell (DFFHQx1) {
    area : 1.0;
    pg_pin (VDD){
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    pg_pin (VSS){
      pg_type : primary_ground;
      voltage_name : "VSS";
    }
    ff (Q,QN){
    clocked_on : "CLK";
    next_state : "D";
    }
    pin (CLK){
      direction : input;
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      max_transition : 0.025116;
      capacitance : "0.000274";
      input_voltage : default_VDD_VSS_input;
      clock : true;
    }
    pin (D){
      direction : input;
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      max_transition : 0.025116;
      capacitance : "0.000028";
      input_voltage : default_VDD_VSS_input;
      timing () {
        related_pin : "CLK";
        timing_type : "setup_rising";
        rise_constraint (constraint_template_slope2) {
          index_1("0.005992, 0.012376, 0.025116");
          index_2("0.000675, 0.001396, 0.002835");
          values ( \
          "0.012378, 0.012378, 0.012378", \
          "0.012378, 0.012378, 0.012378", \
          "0.012378, 0.012378, 0.012378" \
          );
        }
        fall_constraint (constraint_template_slope2) {
          index_1("0.005992, 0.012376, 0.025116");
          index_2("0.000675, 0.001396, 0.002835");
          values ( \
          "0.096520, 0.096520, 0.096520", \
          "0.096520, 0.096520, 0.096520", \
          "0.096520, 0.096520, 0.096520" \
          );
        }
      }
      timing () {
        related_pin : "CLK";
        timing_type : "hold_rising";
        rise_constraint (constraint_template_slope2) {
          index_1("0.005992, 0.012376, 0.025116");
          index_2("0.000675, 0.001396, 0.002835");
          values ( \
          "-0.001100, -0.002720, -0.005340", \
          "-0.001100, -0.002720, -0.005340", \
          "-0.001100, -0.002720, -0.005340" \
          );
        }
        fall_constraint (constraint_template_slope2) {
          index_1("0.005992, 0.012376, 0.025116");
          index_2("0.000675, 0.001396, 0.002835");
          values ( \
          "-0.007960, -0.010579, -0.013199", \
          "-0.007960, -0.010579, -0.013199", \
          "-0.007960, -0.010579, -0.013199" \
          );
        }
      }
    }
    pin (Q){
      direction : output;
      function : "(IQ)"
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      max_capacitance : "0.002835";
      output_voltage : default_VDD_VSS_output;
      timing () {
        related_pin : "CLK";
        timing_type : "rising_edge";
        timing_sense : "non_unate";
        cell_rise (delay_template_load2_slope2) {
          index_1("0.005992, 0.012376, 0.025116");
          index_2("0.000675, 0.001396, 0.002835");
          values ( \
          "0.017207, 0.016160, 0.016746", \
          "0.019208, 0.018157, 0.018745", \
          "0.023034, 0.021989, 0.022572" \
          );
        }
        rise_transition (delay_template_load2_slope2) {
          index_1("0.005992, 0.012376, 0.025116");
          index_2("0.000675, 0.001396, 0.002835");
          values ( \
          "0.001955, 0.001951, 0.001953", \
          "0.003510, 0.003496, 0.003509", \
          "0.006777, 0.006765, 0.006709" \
          );
        }
        cell_fall (delay_template_load2_slope2) {
          index_1("0.005992, 0.012376, 0.025116");
          index_2("0.000675, 0.001396, 0.002835");
          values ( \
          "0.163787, 0.166914, 0.157598", \
          "0.169618, 0.172769, 0.164008", \
          "0.177636, 0.180776, 0.171990" \
          );
        }
        fall_transition (delay_template_load2_slope2) {
          index_1("0.005992, 0.012376, 0.025116");
          index_2("0.000675, 0.001396, 0.002835");
          values ( \
          "0.008542, 0.008565, 0.008462", \
          "0.010465, 0.010461, 0.010419", \
          "0.013875, 0.013846, 0.013855" \
          );
        }
      }
      internal_power () {
        related_pin : "CLK";
        rise_power (power_template_load2_slope2) {
          index_1("0.005992, 0.012376, 0.025116");
          index_2("0.000675, 0.001396, 0.002835");
          values ( \
          "0.001395, 0.001374, 0.001411" \
          "0.001699, 0.001679, 0.001716" \
          "0.002304, 0.002283, 0.002320" \
          );
        }
        fall_power (power_template_load2_slope2) {
          index_1("0.005992, 0.012376, 0.025116");
          index_2("0.000675, 0.001396, 0.002835");
          values ( \
          "0.001550, 0.001549, 0.001518" \
          "0.001551, 0.001550, 0.001521" \
          "0.001551, 0.001550, 0.001521" \
          );
        }
      }
    }
  }
}
