INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_DEMO/dsp/dsp.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/ip/xbip_dsp48_macro_2/sim/xbip_dsp48_macro_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_macro_2'
