
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tcl/vivado_batch_run.tcl
# read_verilog -sv $argv
# synth_design -top top -part xc7k70tfbg676-1
Command: synth_design -top top -part xc7k70tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 425930
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3075.480 ; gain = 0.000 ; free physical = 4053 ; free virtual = 455688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:44]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6157] synthesizing module 'I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'I' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:7]
WARNING: [Synth 8-7071] port 'o_a' of module 'I' is unconnected for instance 'u_I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:52]
WARNING: [Synth 8-7071] port 'o_b' of module 'I' is unconnected for instance 'u_I' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:52]
WARNING: [Synth 8-7023] instance 'u_I' of module 'I' has 5 connections declared, but only 3 given [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:52]
INFO: [Synth 8-6157] synthesizing module 'M' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:32]
WARNING: [Synth 8-330] inout connections inferred for interface port 'I' with no modport [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:61]
WARNING: [Synth 8-330] inout connections inferred for interface port 'I' with no modport [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:61]
WARNING: [Synth 8-330] inout connections inferred for interface port 'I' with no modport [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:61]
WARNING: [Synth 8-330] inout connections inferred for interface port 'I' with no modport [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:61]
WARNING: [Synth 8-330] inout connections inferred for interface port 'I' with no modport [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:61]
WARNING: [Synth 8-330] inout connections inferred for interface port 'I' with no modport [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:61]
WARNING: [Synth 8-330] inout connections inferred for interface port 'I' with no modport [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:61]
WARNING: [Synth 8-330] inout connections inferred for interface port 'I' with no modport [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'M' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:44]
WARNING: [Synth 8-7129] Port u_I[7]\.i_arst in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[7]\.en in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[7]\.i_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[7]\.o_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[7]\.o_b in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[6]\.i_arst in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[6]\.en in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[6]\.i_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[6]\.o_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[6]\.o_b in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[5]\.i_arst in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[5]\.en in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[5]\.i_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[5]\.o_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[5]\.o_b in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[4]\.i_arst in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[4]\.en in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[4]\.i_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[4]\.o_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[4]\.o_b in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[3]\.i_arst in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[3]\.en in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[3]\.i_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[3]\.o_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[3]\.o_b in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[2]\.i_arst in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[2]\.en in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[2]\.i_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[2]\.o_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[2]\.o_b in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[1]\.i_arst in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[1]\.en in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[1]\.i_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[1]\.o_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[1]\.o_b in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[0]\.i_arst in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[0]\.en in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[0]\.i_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[0]\.o_a in module M is either unconnected or has no load
WARNING: [Synth 8-7129] Port u_I[0]\.o_b in module M is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3075.480 ; gain = 0.000 ; free physical = 5160 ; free virtual = 456799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3075.480 ; gain = 0.000 ; free physical = 5154 ; free virtual = 456792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3083.480 ; gain = 8.000 ; free physical = 5152 ; free virtual = 456791
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_svi.sv:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3083.480 ; gain = 8.000 ; free physical = 5136 ; free virtual = 456777
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'genblk1[0].u_M' (M) to 'genblk1[1].u_M'
INFO: [Synth 8-223] decloning instance 'genblk1[0].u_M' (M) to 'genblk1[2].u_M'
INFO: [Synth 8-223] decloning instance 'genblk1[0].u_M' (M) to 'genblk1[3].u_M'
INFO: [Synth 8-223] decloning instance 'genblk1[0].u_M' (M) to 'genblk1[4].u_M'
INFO: [Synth 8-223] decloning instance 'genblk1[0].u_M' (M) to 'genblk1[5].u_M'
INFO: [Synth 8-223] decloning instance 'genblk1[0].u_M' (M) to 'genblk1[6].u_M'
INFO: [Synth 8-223] decloning instance 'genblk1[0].u_M' (M) to 'genblk1[7].u_M'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3083.480 ; gain = 8.000 ; free physical = 4875 ; free virtual = 456522
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3083.480 ; gain = 8.000 ; free physical = 4872 ; free virtual = 456519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3083.480 ; gain = 8.000 ; free physical = 4872 ; free virtual = 456519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3083.480 ; gain = 8.000 ; free physical = 4851 ; free virtual = 456499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3083.480 ; gain = 8.000 ; free physical = 4851 ; free virtual = 456499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3083.480 ; gain = 8.000 ; free physical = 4851 ; free virtual = 456499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3083.480 ; gain = 8.000 ; free physical = 4851 ; free virtual = 456499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3083.480 ; gain = 8.000 ; free physical = 4851 ; free virtual = 456499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3083.480 ; gain = 8.000 ; free physical = 4851 ; free virtual = 456499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LDC  |     1|
|4     |IBUF |     3|
|5     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    22|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3083.480 ; gain = 8.000 ; free physical = 4851 ; free virtual = 456499
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3083.480 ; gain = 8.000 ; free physical = 4853 ; free virtual = 456501
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3083.488 ; gain = 8.000 ; free physical = 4854 ; free virtual = 456502
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3083.688 ; gain = 0.000 ; free physical = 4948 ; free virtual = 456596
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3083.688 ; gain = 0.000 ; free physical = 4858 ; free virtual = 456507
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instance 

Synth Design complete, checksum: e3e2704
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 3083.688 ; gain = 8.211 ; free physical = 5047 ; free virtual = 456696
INFO: [Common 17-206] Exiting Vivado at Tue May 30 01:15:05 2023...
