[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypedefRange/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/TypedefRange/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/TypedefRange/dut.sv".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefRange/dut.sv:1:1: No timescale set for "pkg".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/TypedefRange/dut.sv:1:1: Compile package "pkg".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
Constant                                               2
Design                                                 1
Identifier                                             3
LogicTypespec                                          1
Package                                                1
Range                                                  1
RefTypespec                                            4
SourceFile                                             1
StructTypespec                                         1
TypedefTypespec                                        2
TypespecMember                                         1
UnsupportedTypespec                                    1
------------------------------------------------------------
Total:                                                20
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypedefRange/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/TypedefRange/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: pkg (pkg), file:${SURELOG_DIR}/tests/TypedefRange/dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pkg)
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/TypedefRange/dut.sv, line:1:1, endln:6:11
    |vpiName:pkg
  |vpiTypespec:
  \_TypedefTypespec: (pkg::a), line:4:6, endln:4:7
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/TypedefRange/dut.sv, line:1:1, endln:6:11
    |vpiName:
    \_Identifier: (pkg::a)
      |vpiParent:
      \_TypedefTypespec: (pkg::a), line:4:6, endln:4:7
      |vpiName:pkg::a
    |vpiTypedefAlias:
    \_RefTypespec: (pkg::a), line:2:12, endln:4:5
      |vpiParent:
      \_TypedefTypespec: (pkg::a), line:4:6, endln:4:7
      |vpiFullName:pkg::a
      |vpiActual:
      \_StructTypespec: , line:2:12, endln:4:5
  |vpiTypespec:
  \_StructTypespec: , line:2:12, endln:4:5
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/TypedefRange/dut.sv, line:1:1, endln:6:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (x), line:3:16, endln:3:17
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:4:5
      |vpiName:x
      |vpiTypespec:
      \_RefTypespec: (pkg::x), line:3:7, endln:3:12
        |vpiParent:
        \_TypespecMember: (x), line:3:16, endln:3:17
        |vpiFullName:pkg::x
        |vpiActual:
        \_LogicTypespec: , line:3:7, endln:3:12
  |vpiTypespec:
  \_LogicTypespec: , line:3:7, endln:3:12
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/TypedefRange/dut.sv, line:1:1, endln:6:11
  |vpiTypespec:
  \_TypedefTypespec: (pkg::b), line:5:19, endln:5:20
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/TypedefRange/dut.sv, line:1:1, endln:6:11
    |vpiName:
    \_Identifier: (pkg::b)
      |vpiParent:
      \_TypedefTypespec: (pkg::b), line:5:19, endln:5:20
      |vpiName:pkg::b
    |vpiTypedefAlias:
    \_RefTypespec: (pkg::b), line:5:12, endln:5:13
      |vpiParent:
      \_TypedefTypespec: (pkg::b), line:5:19, endln:5:20
      |vpiFullName:pkg::b
      |vpiActual:
      \_ArrayTypespec: , line:5:12, endln:5:18
  |vpiTypespec:
  \_ArrayTypespec: , line:5:12, endln:5:18
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/TypedefRange/dut.sv, line:1:1, endln:6:11
    |vpiRange:
    \_Range: , line:5:13, endln:5:18
      |vpiParent:
      \_ArrayTypespec: , line:5:12, endln:5:18
      |vpiLeftRange:
      \_Constant: , line:5:14, endln:5:15
        |vpiParent:
        \_Range: , line:5:13, endln:5:18
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:16, endln:5:17
        |vpiParent:
        \_Range: , line:5:13, endln:5:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (pkg::a), line:5:12, endln:5:13
      |vpiParent:
      \_ArrayTypespec: , line:5:12, endln:5:18
      |vpiName:a
      |vpiFullName:pkg::a
      |vpiActual:
      \_TypedefTypespec: (pkg::a), line:4:6, endln:4:7
    |vpiPacked:1
  |vpiImportTypespec:
  \_TypedefTypespec: (pkg::a), line:4:6, endln:4:7
  |vpiImportTypespec:
  \_StructTypespec: , line:2:12, endln:4:5
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:7, endln:3:12
  |vpiImportTypespec:
  \_TypedefTypespec: (pkg::b), line:5:19, endln:5:20
  |vpiImportTypespec:
  \_ArrayTypespec: , line:5:12, endln:5:18
  |vpiDefName:pkg
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
