{:input (genetic.crossover/dumb-crossover 131515993 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire1_19, wire3_22, wire29_43, wire30_22);\n  wire \\:missing_edge ;\n  wire wire10_12;\n  wire wire13_14_16_19;\n  wire wire13_22;\n  wire wire15_17_21;\n  wire wire16_17;\n  input wire1_19;\n  wire wire1_19;\n  wire wire20;\n  wire wire23_28;\n  input wire29_43;\n  wire wire29_43;\n  output wire30_22;\n  wire wire30_22;\n  wire wire31_37;\n  wire wire32_40;\n  wire wire32_41;\n  wire wire33_22;\n  wire wire34_42;\n  wire wire34_47;\n  wire \\wire36_:missing ;\n  wire wire39_41;\n  output wire3_22;\n  wire wire3_22;\n  wire \\wire42_:missing_25 ;\n  wire \\wire4_20_:missing_26 ;\n  wire wire50;\n  wire wire50_10;\n  wire wire50_12;\n  wire wire50_15;\n  wire wire50_35_37_38;\n  wire wire50_35_37_40;\n  wire wire50_36_38_40;\n  wire wire50_39;\n  wire wire50_44;\n  wire \\wire50_45_:missing_49 ;\n  wire \\wire50_46_:missing ;\n  wire \\wire50_:missing_11 ;\n  wire \\wire50_:missing_25 ;\n  wire \\wire50_:missing_9_11 ;\n  wire wire5_10;\n  wire wire5_22;\n  wire \\wire6_12_:missing ;\n  wire \\wire6_:missing ;\n  wire wire7_21;\n  wire wire7_24;\n  wire wire8_17_28;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_22_51 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_41_52 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_51 ;\n  wire \\wire:missing_9 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire5_10 = 2'h1 >> wire5_22;\n  assign \\wire:missing_14  = 4'h8 >> { wire13_14_16_19, \\wire:missing_edge  };\n  assign \\wire:missing_15  = 4'h6 >> { wire50_15, wire15_17_21 };\n  assign wire16_17 = 4'h8 >> { wire13_14_16_19, \\wire:missing_edge  };\n  assign wire8_17_28 = 4'h8 >> { wire15_17_21, wire16_17 };\n  assign \\wire6_:missing  = 2'h1 >> \\wire6_12_:missing ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire4_20_:missing_26 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire31_37;\n  assign wire32_41 = 2'h1 >> wire32_40;\n  assign \\wire:missing_edge  = 2'h1 >> wire33_22;\n  assign wire34_47 = 2'h1 >> wire34_42;\n  assign \\wire:missing_edge  = 4'h6 >> { wire50_35_37_40, wire50_35_37_38 };\n  assign wire7_21 = 2'h1 >> wire7_24;\n  assign \\wire36_:missing  = 4'h6 >> { wire50_36_38_40, \\wire:missing_edge  };\n  assign wire31_37 = 4'h8 >> { wire50_35_37_40, wire50_35_37_38 };\n  assign \\wire:missing_38  = 4'h8 >> { wire50_36_38_40, wire50_35_37_38 };\n  assign wire39_41 = 4'h8 >> { wire50_39, \\wire:missing_edge  };\n  assign wire32_40 = 4'h8 >> { wire50_36_38_40, wire50_35_37_40 };\n  assign \\wire:missing_41_52  = 4'h8 >> { wire32_41, wire39_41 };\n  assign wire34_42 = 4'h6 >> { \\wire:missing_edge , \\wire42_:missing_25  };\n  assign \\wire:missing_edge  = 2'h1 >> wire8_17_28;\n  assign \\wire:missing_9  = 4'h8 >> { \\wire50_:missing_9_11 , \\wire:missing_edge  };\n  assign wire10_12 = 4'h8 >> { wire50_10, wire5_10 };\n  assign \\wire:missing_11  = 4'h8 >> { \\wire50_:missing_9_11 , \\wire50_:missing_11  };\n  assign \\wire6_12_:missing  = 4'h8 >> { wire50_12, wire10_12 };\n  assign wire13_22 = 4'h4 >> { wire13_14_16_19, \\wire:missing_edge  };\n  assign \\wire4_20_:missing_26  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_41_52 ;\n  assign \\wire:missing_51  = \\wire:missing_22_51 ;\n  assign \\wire50_:missing_25  = wire50;\n  assign \\wire:missing_edge  = \\wire50_45_:missing_49 ;\n  assign \\wire:missing_48  = \\wire:missing_edge ;\n  assign \\wire:missing_47  = wire34_47;\n  assign \\wire:missing_edge  = \\wire50_46_:missing ;\n  assign \\wire:missing_edge  = \\wire50_45_:missing_49 ;\n  assign \\wire:missing_edge  = wire50_44;\n  assign \\wire:missing_43  = wire29_43;\n  assign wire23_28 = wire8_17_28;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire42_:missing_25  = \\wire50_:missing_25 ;\n  assign wire7_24 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire23_28;\n  assign \\wire:missing_22  = wire13_22;\n  assign wire15_17_21 = wire7_21;\n  assign wire20 = \\wire4_20_:missing_26 ;\n  assign wire13_14_16_19 = wire1_19;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:3.1-113.10\" *)\nmodule postsynth(\\wire:missing_edge , wire1_19, wire3_22, wire29_43, wire30_22);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:6.8-6.23\" *)\n  (* unused_bits = \"0\" *)\n  wire wire13_14_16_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:7.8-7.17\" *)\n  wire wire13_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:8.8-8.20\" *)\n  wire wire15_17_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:9.8-9.17\" *)\n  wire wire16_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:10.9-10.17\" *)\n  input wire1_19;\n  wire wire1_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:12.8-12.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:13.8-13.17\" *)\n  wire wire23_28;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:14.9-14.18\" *)\n  input wire29_43;\n  wire wire29_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:16.10-16.19\" *)\n  output wire30_22;\n  wire wire30_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:22.8-22.17\" *)\n  wire wire34_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:23.8-23.17\" *)\n  wire wire34_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:24.8-24.24\" *)\n  wire \\wire36_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:25.8-25.17\" *)\n  wire wire39_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:26.10-26.18\" *)\n  output wire3_22;\n  wire wire3_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:29.8-29.29\" *)\n  wire \\wire4_20_:missing_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:38.8-38.17\" *)\n  wire wire50_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:39.8-39.30\" *)\n  wire \\wire50_45_:missing_49 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:40.8-40.27\" *)\n  wire \\wire50_46_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:48.8-48.16\" *)\n  wire wire7_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:49.8-49.16\" *)\n  wire wire7_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:50.8-50.19\" *)\n  wire wire8_17_28;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:52.8-52.24\" *)\n  wire \\wire:missing_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:53.8-53.24\" *)\n  wire \\wire:missing_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:54.8-54.24\" *)\n  wire \\wire:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:57.8-57.27\" *)\n  wire \\wire:missing_41_52 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:58.8-58.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:59.8-59.24\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:60.8-60.24\" *)\n  wire \\wire:missing_48 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:62.8-62.23\" *)\n  wire \\wire:missing_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2F477C23.v:63.9-63.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_14_16_19 = wire1_19;\n  assign wire13_22 = 1'hx;\n  assign wire15_17_21 = 1'hx;\n  assign wire16_17 = 1'hx;\n  assign wire20 = 1'h1;\n  assign wire23_28 = 1'hx;\n  assign wire30_22 = 1'hx;\n  assign wire34_42 = 1'hx;\n  assign wire34_47 = 1'hx;\n  assign \\wire36_:missing  = 1'hx;\n  assign wire39_41 = 1'hx;\n  assign wire3_22 = 1'hx;\n  assign \\wire4_20_:missing_26  = 1'h1;\n  assign wire50_44 = 1'hx;\n  assign \\wire50_45_:missing_49  = 1'hx;\n  assign \\wire50_46_:missing  = 1'hx;\n  assign wire7_21 = 1'hx;\n  assign wire7_24 = 1'hx;\n  assign wire8_17_28 = 1'hx;\n  assign \\wire:missing_14  = 1'hx;\n  assign \\wire:missing_15  = 1'hx;\n  assign \\wire:missing_22  = 1'hx;\n  assign \\wire:missing_41_52  = 1'hx;\n  assign \\wire:missing_43  = wire29_43;\n  assign \\wire:missing_47  = 1'hx;\n  assign \\wire:missing_48  = 1'hx;\n  assign \\wire:missing_9  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  3:30:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9/src/top.v'.\nSBY  3:30:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] Copy '/tmp/fuzzmount2DDF5D8C/2F477C23.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9/src/2F477C23.v'.\nSBY  3:30:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] Copy '/tmp/fuzzmount2DDF5D8C/2F477C23.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9/src/2F477C23.post.v'.\nSBY  3:30:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] engine_0: abc pdr\nSBY  3:30:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:30:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2F477C23.v:76$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2F477C23.v:76$34.Y and constant 1'x in presynth: Resolved using constant.\nSBY  3:30:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2F477C23.v:74$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2F477C23.v:74$32.Y and constant 1'x in presynth: Resolved using constant.\nSBY  3:30:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2F477C23.v:72$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2F477C23.v:72$30.Y and constant 1'x in presynth: Resolved using constant.\nSBY  3:30:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] base: Warning: Wire presynth.\\wire3_22 is used but has no driver.\nSBY  3:30:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] base: Warning: Wire presynth.\\wire30_22 is used but has no driver.\nSBY  3:30:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] base: finished (returncode=0)\nSBY  3:30:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:30:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] aig: Warning: Wire presynth.\\wire3_22 is used but has no driver.\nSBY  3:30:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] aig: Warning: Wire presynth.\\wire30_22 is used but has no driver.\nSBY  3:30:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] aig: finished (returncode=0)\nSBY  3:30:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:30:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:30:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] engine_0: Warning: The network has no constraints.\nSBY  3:30:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:30:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] engine_0: finished (returncode=0)\nSBY  3:30:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] engine_0: Status returned by engine: FAIL\nSBY  3:30:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:30:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:30:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:30:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9'.\nSBY  3:30:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4fbix7t9] DONE (FAIL, rc=2)\n", :err ""}}}