# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VHDL.srcs/sim_1/new/TB_DSP.vhd" \

# Do not sort compile order
nosort
