0 == _r_ in {ACLK, AR_ADDR_VALID, AR_ADDR_VALID_FLAG, AR_CH_DIS, AR_EN_RST, AR_ILLEGAL_REQ, AR_ILL_TRANS_FIL_PTR, AR_ILL_TRANS_SRV_PTR, AR_STATE, AW_ADDR_VALID, AW_ADDR_VALID_FLAG, AW_CH_DIS, AW_EN_RST, AW_ILLEGAL_REQ, AW_ILL_DATA_TRANS_SRV_PTR, AW_ILL_TRANS_FIL_PTR, AW_ILL_TRANS_SRV_PTR, AW_STATE, B_STATE, INTR_LINE_R, INTR_LINE_W, M_AXI_ARADDR, M_AXI_ARADDR_INT, M_AXI_ARADDR_wire, M_AXI_ARBURST, M_AXI_ARBURST_INT, M_AXI_ARCACHE, M_AXI_ARCACHE_INT, M_AXI_ARID, M_AXI_ARID_INT, M_AXI_ARID_wire, M_AXI_ARLEN, M_AXI_ARLEN_INT, M_AXI_ARLOCK, M_AXI_ARLOCK_INT, M_AXI_ARLOCK_wire, M_AXI_ARPROT, M_AXI_ARPROT_INT, M_AXI_ARPROT_wire, M_AXI_ARQOS, M_AXI_ARQOS_INT, M_AXI_ARQOS_wire, M_AXI_ARSIZE, M_AXI_ARSIZE_INT, M_AXI_ARUSER, M_AXI_ARUSER_INT, M_AXI_ARUSER_wire, M_AXI_ARVALID, M_AXI_ARVALID_wire, M_AXI_AWADDR, M_AXI_AWADDR_INT, M_AXI_AWADDR_wire, M_AXI_AWBURST, M_AXI_AWBURST_INT, M_AXI_AWCACHE, M_AXI_AWCACHE_INT, M_AXI_AWID, M_AXI_AWID_INT, M_AXI_AWID_wire, M_AXI_AWLEN, M_AXI_AWLEN_INT, M_AXI_AWLOCK, M_AXI_AWLOCK_INT, M_AXI_AWLOCK_wire, M_AXI_AWPROT, M_AXI_AWPROT_INT, M_AXI_AWPROT_wire, M_AXI_AWQOS, M_AXI_AWQOS_INT, M_AXI_AWQOS_wire, M_AXI_AWSIZE, M_AXI_AWSIZE_INT, M_AXI_AWUSER, M_AXI_AWUSER_INT, M_AXI_AWUSER_wire, M_AXI_AWVALID, M_AXI_AWVALID_wire, M_AXI_BID, M_AXI_BID_wire, M_AXI_BRESP, M_AXI_BRESP_wire, M_AXI_BUSER, M_AXI_BUSER_wire, M_AXI_BVALID, M_AXI_BVALID_wire, M_AXI_RDATA, M_AXI_RDATA_wire, M_AXI_RID, M_AXI_RID_wire, M_AXI_RLAST, M_AXI_RLAST_wire, M_AXI_RRESP, M_AXI_RRESP_wire, M_AXI_RUSER, M_AXI_RUSER_wire, M_AXI_RVALID, M_AXI_RVALID_wire, M_AXI_WDATA, M_AXI_WDATA_wire, M_AXI_WLAST, M_AXI_WLAST_wire, M_AXI_WSTRB, M_AXI_WUSER, M_AXI_WUSER_wire, M_AXI_WVALID, M_AXI_WVALID_wire, R_STATE, S_AXI_CTRL_ARADDR, S_AXI_CTRL_ARPROT, S_AXI_CTRL_ARREADY, S_AXI_CTRL_ARVALID, S_AXI_CTRL_AWPROT, S_AXI_CTRL_BRESP, S_AXI_CTRL_BVALID, S_AXI_CTRL_RDATA, S_AXI_CTRL_RRESP, S_AXI_CTRL_RVALID, W_B_TO_SERVE, W_CH_EN, W_DATA_TO_SERVE, aw_en, axi_araddr, axi_arready, axi_bresp, axi_bvalid, axi_rdata, axi_rresp, axi_rvalid, i_config, r_done_wire, r_misb_clk_cycle_wire, r_start_wire, reg00_config, reg01_config, reg02_r_anomaly, reg03_r_anomaly, reg04_w_anomaly, reg05_w_anomaly, reg06_r_config, reg07_r_config, reg08_r_config, reg09_r_config, reg0_config, reg10_r_config, reg11_r_config, reg12_r_config, reg13_r_config, reg14_r_config, reg15_r_config, reg16_r_config, reg17_r_config, reg18_r_config, reg19_r_config, reg20_r_config, reg21_r_config, reg22_w_config, reg23_w_config, reg24_w_config, reg25_w_config, reg26_w_config, reg27_w_config, reg28_w_config, reg29_w_config, reg30_w_config, reg31_w_config, reg32_w_config, reg33_w_config, reg34_w_config, reg35_w_config, reg36_w_config, reg37_w_config, regXX_rden, reg_data_out, reset_wire, w_done_wire, w_misb_clk_cycle_wire, w_start_wire
0 != _r_ in {ADDR_LSB, ARESETN, AR_CH_EN, AR_HIGH_ADDR, AW_CH_EN, AW_HIGH_ADDR, C_LOG_BUS_SIZE_BYTE, C_M_AXI_ADDR_WIDTH, C_M_AXI_ARUSER_WIDTH, C_M_AXI_AWUSER_WIDTH, C_M_AXI_BURST_LEN, C_M_AXI_BUSER_WIDTH, C_M_AXI_DATA_WIDTH, C_M_AXI_ID_WIDTH, C_M_AXI_RUSER_WIDTH, C_M_AXI_WUSER_WIDTH, C_S_CTRL_AXI, C_S_CTRL_AXI_ADDR_WIDTH, LOG_MAX_OUTS_TRAN, MAX_OUTS_TRANS, M_AXI_ARBURST_wire, M_AXI_ARCACHE_wire, M_AXI_ARLEN_wire, M_AXI_ARREADY, M_AXI_ARREADY_wire, M_AXI_ARSIZE_wire, M_AXI_AWBURST_wire, M_AXI_AWCACHE_wire, M_AXI_AWLEN_wire, M_AXI_AWREADY, M_AXI_AWREADY_wire, M_AXI_AWSIZE_wire, M_AXI_BREADY, M_AXI_BREADY_wire, M_AXI_RREADY, M_AXI_RREADY_wire, M_AXI_WREADY, M_AXI_WREADY_wire, M_AXI_WSTRB_wire, OPT_MEM_ADDR_BITS, S_AXI_CTRL_AWADDR, S_AXI_CTRL_AWREADY, S_AXI_CTRL_AWVALID, S_AXI_CTRL_BREADY, S_AXI_CTRL_RREADY, S_AXI_CTRL_WDATA, S_AXI_CTRL_WREADY, S_AXI_CTRL_WSTRB, S_AXI_CTRL_WVALID, axi_awaddr, axi_awready, axi_wready, data_val_wire, internal_data, r_burst_len_wire, r_displ_wire, r_max_outs_wire, r_num_trans_wire, r_phase_wire, regXX_wren, w_burst_len_wire, w_displ_wire, w_max_outs_wire, w_num_trans_wire, w_phase_wire
