$date
	Mon Oct 26 22:02:40 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " CLK $end
$scope module sync $end
$var wire 1 " CLK $end
$var wire 1 # w0 $end
$var wire 1 $ w1 $end
$var wire 4 % Q [3:0] $end
$scope module j1 $end
$var wire 1 " CLK $end
$var wire 1 & J $end
$var wire 1 ' K $end
$var reg 1 ( Q $end
$upscope $end
$scope module j2 $end
$var wire 1 " CLK $end
$var wire 1 ) J $end
$var wire 1 * K $end
$var reg 1 + Q $end
$upscope $end
$scope module j3 $end
$var wire 1 " CLK $end
$var wire 1 # J $end
$var wire 1 # K $end
$var reg 1 , Q $end
$upscope $end
$scope module j4 $end
$var wire 1 " CLK $end
$var wire 1 $ J $end
$var wire 1 $ K $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module sync $end
$scope module j1 $end
$upscope $end
$scope module j2 $end
$upscope $end
$scope module j3 $end
$upscope $end
$scope module j4 $end
$upscope $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module sync $end
$scope module j1 $end
$upscope $end
$scope module j2 $end
$upscope $end
$scope module j3 $end
$upscope $end
$scope module j4 $end
$upscope $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module sync $end
$scope module j1 $end
$upscope $end
$scope module j2 $end
$upscope $end
$scope module j3 $end
$upscope $end
$scope module j4 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
0)
0(
1'
1&
b0 %
0$
0#
0"
b0 !
$end
#2
1*
1)
b1 !
b1 %
1(
1"
#4
0"
#6
0*
0)
1+
b10 !
b10 %
0(
1"
#8
0"
#10
1#
1*
1)
b11 !
b11 %
1(
1"
#12
0"
#14
0#
0*
0)
1,
0+
b100 !
b100 %
0(
1"
#16
0"
#18
1*
1)
b101 !
b101 %
1(
1"
#20
0"
#22
0*
0)
1+
b110 !
b110 %
0(
1"
#24
0"
#26
1$
1#
1*
1)
b111 !
b111 %
1(
1"
#28
0"
#30
0$
0#
0*
0)
1-
0,
0+
b1000 !
b1000 %
0(
1"
#32
0"
#34
1*
1)
b1001 !
b1001 %
1(
1"
#36
0"
#38
0*
0)
1+
b1010 !
b1010 %
0(
1"
#40
0"
#42
1#
1*
1)
b1011 !
b1011 %
1(
1"
#44
0"
#46
0#
0*
0)
1,
0+
b1100 !
b1100 %
0(
1"
#48
0"
#50
1*
1)
b1101 !
b1101 %
1(
1"
#52
0"
#54
0*
0)
1+
b1110 !
b1110 %
0(
1"
#56
0"
#58
1$
1#
1*
1)
b1111 !
b1111 %
1(
1"
#60
0"
#62
0$
0#
0*
0)
0-
0,
0+
b0 !
b0 %
0(
1"
#64
0"
