d:\Programming\github\vunit\vunit\vhdl\check\test\test_support.vhd:297:5:@1ns:(report note): 
-----------
Test result
-----------
d:\Programming\github\vunit\vunit\vhdl\check\test\test_support.vhd:303:5:@1ns:(report note): Number of assertions: 7
d:\Programming\github\vunit\vunit\vhdl\check\test\test_support.vhd:304:5:@1ns:(report note): Number of errors: 0
simulation stopped @1ns with status 0
