;redcode
;assert 1
	SPL 0, #82
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 270, 60
	SPL 12, #510
	CMP @0, @1
	SPL -7, @-420
	SUB #72, @221
	JMP @12, #206
	CMP -7, <-420
	CMP -7, <-420
	CMP @0, @1
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	JMP -7, @-20
	MOV 12, @15
	SUB 121, 61
	SPL 0, #82
	JMP @12, #206
	JMP @12, #206
	MOV 100, 90
	ADD 270, 60
	ADD 210, 60
	ADD 210, 30
	ADD 10, 9
	ADD 270, 1
	MOV 870, @1
	CMP #12, @206
	JMP @12, #206
	CMP -7, <-420
	JMP @-12, #200
	MOV 100, 90
	SUB #-1, <-20
	ADD 0, @42
	SPL 0, #82
	JMP @-12, #200
	CMP @121, 106
	SPL 0, #82
	CMP @121, 106
	JMP @12, #206
	SPL -700, -600
	MOV 100, 90
	CMP -7, <-420
	JMZ -1, @-20
	CMP @127, 106
	SLT 270, 60
	JMZ 12, #15
	CMP @127, 106
	SPL 12, #510
