{"vcs1":{"timestamp_begin":1680384377.091088941, "rt":0.81, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1680384377.933947338, "rt":1.18, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680384379.136392841, "rt":0.50, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680384376.805152598}
{"VCS_COMP_START_TIME": 1680384376.805152598}
{"VCS_COMP_END_TIME": 1680384380.928652129}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339576}}
{"stitch_vcselab": {"peak_mem": 239092}}
