{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728961531618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728961531619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 23:05:31 2024 " "Processing started: Mon Oct 14 23:05:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728961531619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961531619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off russian_core -c russian_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off russian_core -c russian_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961531619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728961531884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728961531884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apu/verilog/noise_table.v 1 1 " "Found 1 design units, including 1 entities, in source file apu/verilog/noise_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOISE_TABLE " "Found entity 1: NOISE_TABLE" {  } { { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apu/verilog/length_table.v 1 1 " "Found 1 design units, including 1 entities, in source file apu/verilog/length_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 LENGTH_TABLE " "Found entity 1: LENGTH_TABLE" {  } { { "apu/Verilog/LENGTH_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apu/verilog/dpcm_table.v 1 1 " "Found 1 design units, including 1 entities, in source file apu/verilog/dpcm_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 DPCM_TABLE " "Found entity 1: DPCM_TABLE" {  } { { "apu/Verilog/DPCM_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/verilog/palette_rgb_table.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/verilog/palette_rgb_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 PALETTE_RGB_TABLE " "Found entity 1: PALETTE_RGB_TABLE" {  } { { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/verilog/palette_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/verilog/palette_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 PALETTE_RAM " "Found entity 1: PALETTE_RAM" {  } { { "ppu/Verilog/PALETTE_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/verilog/oam2_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/verilog/oam2_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 OAM2_RAM " "Found entity 1: OAM2_RAM" {  } { { "ppu/Verilog/OAM2_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/verilog/oam_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ppu/verilog/oam_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 OAM_RAM " "Found entity 1: OAM_RAM" {  } { { "ppu/Verilog/OAM_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/verilog/mos6502_wbcd.v 15 15 " "Found 15 design units, including 15 entities, in source file cpu/verilog/mos6502_wbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MOS6502_WBCD " "Found entity 1: MOS6502_WBCD" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""} { "Info" "ISGN_ENTITY_NAME" "2 PREDECODE_IR " "Found entity 2: PREDECODE_IR" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 372 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""} { "Info" "ISGN_ENTITY_NAME" "3 EXTRA_COUNTER " "Found entity 3: EXTRA_COUNTER" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""} { "Info" "ISGN_ENTITY_NAME" "4 DECODER " "Found entity 4: DECODER" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""} { "Info" "ISGN_ENTITY_NAME" "5 RANDOM_LOGIC " "Found entity 5: RANDOM_LOGIC" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""} { "Info" "ISGN_ENTITY_NAME" "6 FLAGS " "Found entity 6: FLAGS" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""} { "Info" "ISGN_ENTITY_NAME" "7 BUS_CONTROL " "Found entity 7: BUS_CONTROL" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1013 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""} { "Info" "ISGN_ENTITY_NAME" "8 INT_RESET_CONTROL " "Found entity 8: INT_RESET_CONTROL" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""} { "Info" "ISGN_ENTITY_NAME" "9 REGS_CONTROL " "Found entity 9: REGS_CONTROL" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""} { "Info" "ISGN_ENTITY_NAME" "10 PC_SETUP " "Found entity 10: PC_SETUP" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""} { "Info" "ISGN_ENTITY_NAME" "11 ALU_SETUP " "Found entity 11: ALU_SETUP" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""} { "Info" "ISGN_ENTITY_NAME" "12 DISPATCH " "Found entity 12: DISPATCH" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""} { "Info" "ISGN_ENTITY_NAME" "13 BUS_MUX " "Found entity 13: BUS_MUX" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""} { "Info" "ISGN_ENTITY_NAME" "14 ALU " "Found entity 14: ALU" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""} { "Info" "ISGN_ENTITY_NAME" "15 PC " "Found entity 15: PC" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu/verilog/rp2c02.v 15 15 " "Found 15 design units, including 15 entities, in source file ppu/verilog/rp2c02.v" { { "Info" "ISGN_ENTITY_NAME" "1 RP2C02 " "Found entity 1: RP2C02" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""} { "Info" "ISGN_ENTITY_NAME" "2 REGISTER_SELECT " "Found entity 2: REGISTER_SELECT" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""} { "Info" "ISGN_ENTITY_NAME" "3 REG2000_2001 " "Found entity 3: REG2000_2001" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""} { "Info" "ISGN_ENTITY_NAME" "4 READBUSMUX " "Found entity 4: READBUSMUX" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""} { "Info" "ISGN_ENTITY_NAME" "5 TIMING_COUNTER " "Found entity 5: TIMING_COUNTER" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""} { "Info" "ISGN_ENTITY_NAME" "6 ADDRESS_BUS_CONTROL " "Found entity 6: ADDRESS_BUS_CONTROL" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""} { "Info" "ISGN_ENTITY_NAME" "7 BG_COLOR " "Found entity 7: BG_COLOR" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 898 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""} { "Info" "ISGN_ENTITY_NAME" "8 PAR_GEN " "Found entity 8: PAR_GEN" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""} { "Info" "ISGN_ENTITY_NAME" "9 OBJ_EVAL " "Found entity 9: OBJ_EVAL" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""} { "Info" "ISGN_ENTITY_NAME" "10 OAM " "Found entity 10: OAM" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""} { "Info" "ISGN_ENTITY_NAME" "11 OBJ_FIFO " "Found entity 11: OBJ_FIFO" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""} { "Info" "ISGN_ENTITY_NAME" "12 FIFO_HPOSCNT " "Found entity 12: FIFO_HPOSCNT" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""} { "Info" "ISGN_ENTITY_NAME" "13 SHIFTREG " "Found entity 13: SHIFTREG" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""} { "Info" "ISGN_ENTITY_NAME" "14 VID_MUX " "Found entity 14: VID_MUX" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""} { "Info" "ISGN_ENTITY_NAME" "15 PALETTE " "Found entity 15: PALETTE" {  } { { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1596 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apu/verilog/rp2a03.v 11 11 " "Found 11 design units, including 11 entities, in source file apu/verilog/rp2a03.v" { { "Info" "ISGN_ENTITY_NAME" "1 RP2A03 " "Found entity 1: RP2A03" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537303 ""} { "Info" "ISGN_ENTITY_NAME" "2 CDIV " "Found entity 2: CDIV" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537303 ""} { "Info" "ISGN_ENTITY_NAME" "3 REG_SEL " "Found entity 3: REG_SEL" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537303 ""} { "Info" "ISGN_ENTITY_NAME" "4 LFO " "Found entity 4: LFO" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537303 ""} { "Info" "ISGN_ENTITY_NAME" "5 SQUARE_CHANNEL " "Found entity 5: SQUARE_CHANNEL" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537303 ""} { "Info" "ISGN_ENTITY_NAME" "6 TRIANGLE_CHANNEL " "Found entity 6: TRIANGLE_CHANNEL" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537303 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOISE_CHANNEL " "Found entity 7: NOISE_CHANNEL" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537303 ""} { "Info" "ISGN_ENTITY_NAME" "8 DPCM_CHANNEL " "Found entity 8: DPCM_CHANNEL" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537303 ""} { "Info" "ISGN_ENTITY_NAME" "9 SPRITE_DMA " "Found entity 9: SPRITE_DMA" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 1026 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537303 ""} { "Info" "ISGN_ENTITY_NAME" "10 LENGTH_COUNTER " "Found entity 10: LENGTH_COUNTER" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 1097 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537303 ""} { "Info" "ISGN_ENTITY_NAME" "11 ENVELOPE_GEN " "Found entity 11: ENVELOPE_GEN" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 1148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "russian_core.v 1 1 " "Found 1 design units, including 1 entities, in source file russian_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 russian_core " "Found entity 1: russian_core" {  } { { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nbitlatch " "Found entity 1: nbitlatch" {  } { { "nbitlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537304 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singleportram.v(72) " "Verilog HDL warning at singleportram.v(72): extended using \"x\" or \"z\"" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728961537305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singleportram.v 1 1 " "Found 1 design units, including 1 entities, in source file singleportram.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleportram " "Found entity 1: singleportram" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls139.v 1 1 " "Found 1 design units, including 1 entities, in source file ls139.v" { { "Info" "ISGN_ENTITY_NAME" "1 ls139 " "Found entity 1: ls139" {  } { { "ls139.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ls139.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkpll.v 1 1 " "Found 1 design units, including 1 entities, in source file clkpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkpll " "Found entity 1: clkpll" {  } { { "clkpll.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkpll/clkpll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clkpll/clkpll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkpll_0002 " "Found entity 1: clkpll_0002" {  } { { "clkpll/clkpll_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clock_divider.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "russian_core " "Elaborating entity \"russian_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728961537381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkpll_0002 clkpll_0002:nesclk " "Elaborating entity \"clkpll_0002\" for hierarchy \"clkpll_0002:nesclk\"" {  } { { "russian_core.v" "nesclk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clkpll_0002:nesclk\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clkpll_0002:nesclk\|altera_pll:altera_pll_i\"" {  } { { "clkpll/clkpll_0002.v" "altera_pll_i" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537440 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1728961537442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkpll_0002:nesclk\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clkpll_0002:nesclk\|altera_pll:altera_pll_i\"" {  } { { "clkpll/clkpll_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkpll_0002:nesclk\|altera_pll:altera_pll_i " "Instantiated megafunction \"clkpll_0002:nesclk\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 21.477272 MHz " "Parameter \"output_clock_frequency0\" = \"21.477272 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537443 ""}  } { { "clkpll/clkpll_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728961537443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clkdivider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clkdivider\"" {  } { { "russian_core.v" "clkdivider" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 clock_divider.v(40) " "Verilog HDL assignment warning at clock_divider.v(40): truncated value with size 32 to match size of target (28)" {  } { { "clock_divider.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clock_divider.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728961537445 "|russian_core|clock_divider:clkdivider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP2A03 RP2A03:apu " "Elaborating entity \"RP2A03\" for hierarchy \"RP2A03:apu\"" {  } { { "russian_core.v" "apu" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDIV RP2A03:apu\|CDIV:MOD_CDIV " "Elaborating entity \"CDIV\" for hierarchy \"RP2A03:apu\|CDIV:MOD_CDIV\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_CDIV" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOS6502_WBCD RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD " "Elaborating entity \"MOS6502_WBCD\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_MOS6502_WBCD" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PREDECODE_IR RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|PREDECODE_IR:MOD_PREDECODE_IR " "Elaborating entity \"PREDECODE_IR\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|PREDECODE_IR:MOD_PREDECODE_IR\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_PREDECODE_IR" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTRA_COUNTER RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|EXTRA_COUNTER:MOD_EXTRA_COUNTER " "Elaborating entity \"EXTRA_COUNTER\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|EXTRA_COUNTER:MOD_EXTRA_COUNTER\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_EXTRA_COUNTER" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DECODER:MOD_DECODER " "Elaborating entity \"DECODER\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|DECODER:MOD_DECODER\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_DECODER" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANDOM_LOGIC RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC " "Elaborating entity \"RANDOM_LOGIC\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_RANDOM_LOGIC" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLAGS RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|FLAGS:MOD_FLAGS " "Elaborating entity \"FLAGS\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|FLAGS:MOD_FLAGS\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_FLAGS" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_CONTROL RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|BUS_CONTROL:MOD_BUS_CONTROL " "Elaborating entity \"BUS_CONTROL\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|BUS_CONTROL:MOD_BUS_CONTROL\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_BUS_CONTROL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT_RESET_CONTROL RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL " "Elaborating entity \"INT_RESET_CONTROL\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_INT_RESET_CONTROL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGS_CONTROL RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|REGS_CONTROL:MOD_REGS_CONTROL " "Elaborating entity \"REGS_CONTROL\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|REGS_CONTROL:MOD_REGS_CONTROL\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_REGS_CONTROL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_SETUP RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|PC_SETUP:MOD_PC_SETUP " "Elaborating entity \"PC_SETUP\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|PC_SETUP:MOD_PC_SETUP\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_PC_SETUP" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_SETUP RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|ALU_SETUP:MOD_ALU_SETUP " "Elaborating entity \"ALU_SETUP\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|ALU_SETUP:MOD_ALU_SETUP\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_ALU_SETUP" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPATCH RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|DISPATCH:MOD_DISPATCH " "Elaborating entity \"DISPATCH\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|RANDOM_LOGIC:MOD_RANDOM_LOGIC\|DISPATCH:MOD_DISPATCH\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_DISPATCH" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|ALU:MOD_ALU " "Elaborating entity \"ALU\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|ALU:MOD_ALU\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_ALU" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_MUX RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|BUS_MUX:MOD_BUS_MUX " "Elaborating entity \"BUS_MUX\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|BUS_MUX:MOD_BUS_MUX\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_BUS_MUX" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|PC:MOD_PC " "Elaborating entity \"PC\" for hierarchy \"RP2A03:apu\|MOS6502_WBCD:MOD_MOS6502_WBCD\|PC:MOD_PC\"" {  } { { "cpu/Verilog/MOS6502_WBCD.v" "MOD_PC" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_SEL RP2A03:apu\|REG_SEL:MOD_REG_SEL " "Elaborating entity \"REG_SEL\" for hierarchy \"RP2A03:apu\|REG_SEL:MOD_REG_SEL\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_REG_SEL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFO RP2A03:apu\|LFO:MOD_LFO " "Elaborating entity \"LFO\" for hierarchy \"RP2A03:apu\|LFO:MOD_LFO\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_LFO" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_CHANNEL RP2A03:apu\|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A " "Elaborating entity \"SQUARE_CHANNEL\" for hierarchy \"RP2A03:apu\|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_SQUARE_CHANNEL_A" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENVELOPE_GEN RP2A03:apu\|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A\|ENVELOPE_GEN:MOD_ENVELOPE_GEN " "Elaborating entity \"ENVELOPE_GEN\" for hierarchy \"RP2A03:apu\|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A\|ENVELOPE_GEN:MOD_ENVELOPE_GEN\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_ENVELOPE_GEN" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRIANGLE_CHANNEL RP2A03:apu\|TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL " "Elaborating entity \"TRIANGLE_CHANNEL\" for hierarchy \"RP2A03:apu\|TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_TRIANGLE_CHANNEL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOISE_CHANNEL RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL " "Elaborating entity \"NOISE_CHANNEL\" for hierarchy \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_NOISE_CHANNEL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOISE_TABLE RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE " "Elaborating entity \"NOISE_TABLE\" for hierarchy \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_NOISE_TABLE" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\"" {  } { { "apu/Verilog/NOISE_TABLE.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\"" {  } { { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NOISE_TABLE.mif " "Parameter \"init_file\" = \"NOISE_TABLE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537526 ""}  } { { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728961537526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cud1 " "Found entity 1: altsyncram_cud1" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cud1 RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated " "Elaborating entity \"altsyncram_cud1\" for hierarchy \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPCM_CHANNEL RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL " "Elaborating entity \"DPCM_CHANNEL\" for hierarchy \"RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_DPCM_CHANNEL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPCM_TABLE RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE " "Elaborating entity \"DPCM_TABLE\" for hierarchy \"RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_DPCM_TABLE" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component\"" {  } { { "apu/Verilog/DPCM_TABLE.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component\"" {  } { { "apu/Verilog/DPCM_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DPCM_TABLE.mif " "Parameter \"init_file\" = \"DPCM_TABLE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537577 ""}  } { { "apu/Verilog/DPCM_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728961537577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9pd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9pd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9pd1 " "Found entity 1: altsyncram_9pd1" {  } { { "db/altsyncram_9pd1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_9pd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9pd1 RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component\|altsyncram_9pd1:auto_generated " "Elaborating entity \"altsyncram_9pd1\" for hierarchy \"RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component\|altsyncram_9pd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPRITE_DMA RP2A03:apu\|SPRITE_DMA:MOD_SPRITE_DMA " "Elaborating entity \"SPRITE_DMA\" for hierarchy \"RP2A03:apu\|SPRITE_DMA:MOD_SPRITE_DMA\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_SPRITE_DMA" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LENGTH_TABLE RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE " "Elaborating entity \"LENGTH_TABLE\" for hierarchy \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\"" {  } { { "apu/Verilog/RP2A03.v" "MOD_LENGTH_TABLE" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\"" {  } { { "apu/Verilog/LENGTH_TABLE.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\"" {  } { { "apu/Verilog/LENGTH_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LENGTH_TABLE.mif " "Parameter \"init_file\" = \"LENGTH_TABLE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537617 ""}  } { { "apu/Verilog/LENGTH_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728961537617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60e1 " "Found entity 1: altsyncram_60e1" {  } { { "db/altsyncram_60e1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_60e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60e1 RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated " "Elaborating entity \"altsyncram_60e1\" for hierarchy \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LENGTH_COUNTER RP2A03:apu\|LENGTH_COUNTER:LENGTH_COUNTER_SQA " "Elaborating entity \"LENGTH_COUNTER\" for hierarchy \"RP2A03:apu\|LENGTH_COUNTER:LENGTH_COUNTER_SQA\"" {  } { { "apu/Verilog/RP2A03.v" "LENGTH_COUNTER_SQA" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP2C02 RP2C02:PPU " "Elaborating entity \"RP2C02\" for hierarchy \"RP2C02:PPU\"" {  } { { "russian_core.v" "PPU" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_SELECT RP2C02:PPU\|REGISTER_SELECT:MOD_REGISTER_SELECT " "Elaborating entity \"REGISTER_SELECT\" for hierarchy \"RP2C02:PPU\|REGISTER_SELECT:MOD_REGISTER_SELECT\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_REGISTER_SELECT" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG2000_2001 RP2C02:PPU\|REG2000_2001:MOD_REG2000_2001 " "Elaborating entity \"REG2000_2001\" for hierarchy \"RP2C02:PPU\|REG2000_2001:MOD_REG2000_2001\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_REG2000_2001" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READBUSMUX RP2C02:PPU\|READBUSMUX:MOD_READBUSMUX " "Elaborating entity \"READBUSMUX\" for hierarchy \"RP2C02:PPU\|READBUSMUX:MOD_READBUSMUX\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_READBUSMUX" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMING_COUNTER RP2C02:PPU\|TIMING_COUNTER:MOD_TIMING_COUNTER " "Elaborating entity \"TIMING_COUNTER\" for hierarchy \"RP2C02:PPU\|TIMING_COUNTER:MOD_TIMING_COUNTER\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_TIMING_COUNTER" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRESS_BUS_CONTROL RP2C02:PPU\|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL " "Elaborating entity \"ADDRESS_BUS_CONTROL\" for hierarchy \"RP2C02:PPU\|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_ADDRESS_BUS_CONTROL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BG_COLOR RP2C02:PPU\|BG_COLOR:MOD_BG_COLOR " "Elaborating entity \"BG_COLOR\" for hierarchy \"RP2C02:PPU\|BG_COLOR:MOD_BG_COLOR\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_BG_COLOR" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTREG RP2C02:PPU\|BG_COLOR:MOD_BG_COLOR\|SHIFTREG:SREG_TA " "Elaborating entity \"SHIFTREG\" for hierarchy \"RP2C02:PPU\|BG_COLOR:MOD_BG_COLOR\|SHIFTREG:SREG_TA\"" {  } { { "ppu/Verilog/RP2C02.v" "SREG_TA" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PAR_GEN RP2C02:PPU\|PAR_GEN:MOD_PAR_GEN " "Elaborating entity \"PAR_GEN\" for hierarchy \"RP2C02:PPU\|PAR_GEN:MOD_PAR_GEN\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_PAR_GEN" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OBJ_EVAL RP2C02:PPU\|OBJ_EVAL:MOD_OBJ_EVAL " "Elaborating entity \"OBJ_EVAL\" for hierarchy \"RP2C02:PPU\|OBJ_EVAL:MOD_OBJ_EVAL\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_OBJ_EVAL" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OAM RP2C02:PPU\|OAM:MOD_OAM " "Elaborating entity \"OAM\" for hierarchy \"RP2C02:PPU\|OAM:MOD_OAM\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_OAM" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OAM_RAM RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM " "Elaborating entity \"OAM_RAM\" for hierarchy \"RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_OAM_RAM" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\"" {  } { { "ppu/Verilog/OAM_RAM.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\"" {  } { { "ppu/Verilog/OAM_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537667 ""}  } { { "ppu/Verilog/OAM_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728961537667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i6h1 " "Found entity 1: altsyncram_i6h1" {  } { { "db/altsyncram_i6h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i6h1 RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated " "Elaborating entity \"altsyncram_i6h1\" for hierarchy \"RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OAM2_RAM RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM " "Elaborating entity \"OAM2_RAM\" for hierarchy \"RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_OAM2_RAM" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\"" {  } { { "ppu/Verilog/OAM2_RAM.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\"" {  } { { "ppu/Verilog/OAM2_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537701 ""}  } { { "ppu/Verilog/OAM2_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728961537701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n4h1 " "Found entity 1: altsyncram_n4h1" {  } { { "db/altsyncram_n4h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n4h1 RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated " "Elaborating entity \"altsyncram_n4h1\" for hierarchy \"RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OBJ_FIFO RP2C02:PPU\|OBJ_FIFO:MOD_OBJ_FIFO " "Elaborating entity \"OBJ_FIFO\" for hierarchy \"RP2C02:PPU\|OBJ_FIFO:MOD_OBJ_FIFO\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_OBJ_FIFO" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_HPOSCNT RP2C02:PPU\|OBJ_FIFO:MOD_OBJ_FIFO\|FIFO_HPOSCNT:HPOSCNT0 " "Elaborating entity \"FIFO_HPOSCNT\" for hierarchy \"RP2C02:PPU\|OBJ_FIFO:MOD_OBJ_FIFO\|FIFO_HPOSCNT:HPOSCNT0\"" {  } { { "ppu/Verilog/RP2C02.v" "HPOSCNT0" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VID_MUX RP2C02:PPU\|VID_MUX:MOD_VID_MUX " "Elaborating entity \"VID_MUX\" for hierarchy \"RP2C02:PPU\|VID_MUX:MOD_VID_MUX\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_VID_MUX" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PALETTE RP2C02:PPU\|PALETTE:MOD_PALETTE " "Elaborating entity \"PALETTE\" for hierarchy \"RP2C02:PPU\|PALETTE:MOD_PALETTE\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_PALETTE" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PALETTE_RAM RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM " "Elaborating entity \"PALETTE_RAM\" for hierarchy \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_PALETTE_RAM" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\"" {  } { { "ppu/Verilog/PALETTE_RAM.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\"" {  } { { "ppu/Verilog/PALETTE_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537747 ""}  } { { "ppu/Verilog/PALETTE_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728961537747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0eg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0eg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0eg1 " "Found entity 1: altsyncram_0eg1" {  } { { "db/altsyncram_0eg1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0eg1 RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated " "Elaborating entity \"altsyncram_0eg1\" for hierarchy \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PALETTE_RGB_TABLE RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE " "Elaborating entity \"PALETTE_RGB_TABLE\" for hierarchy \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\"" {  } { { "ppu/Verilog/RP2C02.v" "MOD_RGB_TABLE" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\"" {  } { { "ppu/Verilog/PALETTE_RGB_TABLE.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\"" {  } { { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PALETTE_RGB_TABLE_NTSC.mif " "Parameter \"init_file\" = \"PALETTE_RGB_TABLE_NTSC.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728961537782 ""}  } { { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728961537782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2f1 " "Found entity 1: altsyncram_o2f1" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728961537820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o2f1 RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated " "Elaborating entity \"altsyncram_o2f1\" for hierarchy \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitlatch nbitlatch:ppulatch " "Elaborating entity \"nbitlatch\" for hierarchy \"nbitlatch:ppulatch\"" {  } { { "russian_core.v" "ppulatch" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537825 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outputenablen nbitlatch.v(22) " "Verilog HDL Always Construct warning at nbitlatch.v(22): variable \"outputenablen\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nbitlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1728961537826 "|russian_core|nbitlatch:ppulatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data nbitlatch.v(24) " "Verilog HDL Always Construct warning at nbitlatch.v(24): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nbitlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1728961537826 "|russian_core|nbitlatch:ppulatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q nbitlatch.v(28) " "Verilog HDL Always Construct warning at nbitlatch.v(28): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nbitlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1728961537826 "|russian_core|nbitlatch:ppulatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q nbitlatch.v(19) " "Verilog HDL Always Construct warning at nbitlatch.v(19): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "nbitlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1728961537826 "|russian_core|nbitlatch:ppulatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] nbitlatch.v(19) " "Inferred latch for \"Q\[0\]\" at nbitlatch.v(19)" {  } { { "nbitlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537826 "|russian_core|nbitlatch:ppulatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] nbitlatch.v(19) " "Inferred latch for \"Q\[1\]\" at nbitlatch.v(19)" {  } { { "nbitlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537826 "|russian_core|nbitlatch:ppulatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] nbitlatch.v(19) " "Inferred latch for \"Q\[2\]\" at nbitlatch.v(19)" {  } { { "nbitlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537826 "|russian_core|nbitlatch:ppulatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] nbitlatch.v(19) " "Inferred latch for \"Q\[3\]\" at nbitlatch.v(19)" {  } { { "nbitlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537826 "|russian_core|nbitlatch:ppulatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] nbitlatch.v(19) " "Inferred latch for \"Q\[4\]\" at nbitlatch.v(19)" {  } { { "nbitlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537826 "|russian_core|nbitlatch:ppulatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] nbitlatch.v(19) " "Inferred latch for \"Q\[5\]\" at nbitlatch.v(19)" {  } { { "nbitlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537826 "|russian_core|nbitlatch:ppulatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] nbitlatch.v(19) " "Inferred latch for \"Q\[6\]\" at nbitlatch.v(19)" {  } { { "nbitlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537826 "|russian_core|nbitlatch:ppulatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] nbitlatch.v(19) " "Inferred latch for \"Q\[7\]\" at nbitlatch.v(19)" {  } { { "nbitlatch.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537827 "|russian_core|nbitlatch:ppulatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleportram singleportram:vram " "Elaborating entity \"singleportram\" for hierarchy \"singleportram:vram\"" {  } { { "russian_core.v" "vram" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537827 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data singleportram.v(62) " "Verilog HDL Always Construct warning at singleportram.v(62): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1728961537829 "|russian_core|singleportram:vram"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address singleportram.v(62) " "Verilog HDL Always Construct warning at singleportram.v(62): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1728961537829 "|russian_core|singleportram:vram"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address singleportram.v(67) " "Verilog HDL Always Construct warning at singleportram.v(67): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1728961537829 "|russian_core|singleportram:vram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 singleportram.v(72) " "Verilog HDL assignment warning at singleportram.v(72): truncated value with size 32 to match size of target (8)" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728961537829 "|russian_core|singleportram:vram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_data singleportram.v(57) " "Verilog HDL Always Construct warning at singleportram.v(57): inferring latch(es) for variable \"temp_data\", which holds its previous value in one or more paths through the always construct" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1728961537829 "|russian_core|singleportram:vram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[0\] singleportram.v(57) " "Inferred latch for \"temp_data\[0\]\" at singleportram.v(57)" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537829 "|russian_core|singleportram:vram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[1\] singleportram.v(57) " "Inferred latch for \"temp_data\[1\]\" at singleportram.v(57)" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537829 "|russian_core|singleportram:vram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[2\] singleportram.v(57) " "Inferred latch for \"temp_data\[2\]\" at singleportram.v(57)" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537829 "|russian_core|singleportram:vram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[3\] singleportram.v(57) " "Inferred latch for \"temp_data\[3\]\" at singleportram.v(57)" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537829 "|russian_core|singleportram:vram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[4\] singleportram.v(57) " "Inferred latch for \"temp_data\[4\]\" at singleportram.v(57)" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537829 "|russian_core|singleportram:vram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[5\] singleportram.v(57) " "Inferred latch for \"temp_data\[5\]\" at singleportram.v(57)" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537829 "|russian_core|singleportram:vram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[6\] singleportram.v(57) " "Inferred latch for \"temp_data\[6\]\" at singleportram.v(57)" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537829 "|russian_core|singleportram:vram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[7\] singleportram.v(57) " "Inferred latch for \"temp_data\[7\]\" at singleportram.v(57)" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961537829 "|russian_core|singleportram:vram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls139 ls139:dmx " "Elaborating entity \"ls139\" for hierarchy \"ls139:dmx\"" {  } { { "russian_core.v" "dmx" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961537830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "singleportram:wram\|temp_data\[0\]_88 " "LATCH primitive \"singleportram:wram\|temp_data\[0\]_88\" is permanently enabled" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728961538022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "singleportram:wram\|temp_data\[1\]~0 " "LATCH primitive \"singleportram:wram\|temp_data\[1\]~0\" is permanently enabled" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728961538022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "singleportram:wram\|temp_data\[2\]~1 " "LATCH primitive \"singleportram:wram\|temp_data\[2\]~1\" is permanently enabled" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728961538022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "singleportram:wram\|temp_data\[3\]~2 " "LATCH primitive \"singleportram:wram\|temp_data\[3\]~2\" is permanently enabled" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728961538022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "singleportram:wram\|temp_data\[4\]~3 " "LATCH primitive \"singleportram:wram\|temp_data\[4\]~3\" is permanently enabled" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728961538022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "singleportram:wram\|temp_data\[5\]~4 " "LATCH primitive \"singleportram:wram\|temp_data\[5\]~4\" is permanently enabled" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728961538022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "singleportram:wram\|temp_data\[6\]~5 " "LATCH primitive \"singleportram:wram\|temp_data\[6\]~5\" is permanently enabled" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728961538022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "singleportram:wram\|temp_data\[7\]~7 " "LATCH primitive \"singleportram:wram\|temp_data\[7\]~7\" is permanently enabled" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728961538022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "singleportram:wram\|temp_data\[0\] " "LATCH primitive \"singleportram:wram\|temp_data\[0\]\" is permanently enabled" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728961538022 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[0\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[1\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[2\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[3\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[4\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[5\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[6\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[7\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[8\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[9\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[10\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[11\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[12\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[13\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[14\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[15\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[16\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[17\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[18\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[19\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[20\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[21\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[22\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[23\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_o2f1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RGB_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v" 81 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1628 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\|q_a\[0\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0eg1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1627 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\|q_a\[1\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0eg1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1627 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\|q_a\[2\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0eg1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1627 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\|q_a\[3\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0eg1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1627 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\|q_a\[4\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0eg1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1627 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\|q_a\[5\] " "Synthesized away node \"RP2C02:PPU\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0eg1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_0eg1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/PALETTE_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1627 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 437 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[0\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_n4h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM2_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1311 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[1\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_n4h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM2_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1311 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[2\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_n4h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM2_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1311 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[3\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_n4h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM2_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1311 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[4\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_n4h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM2_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1311 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[5\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_n4h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM2_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1311 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[6\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_n4h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM2_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1311 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[7\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_n4h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_n4h1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM2_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1311 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[0\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_i6h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1310 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[1\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_i6h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1310 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[2\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_i6h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1310 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[3\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_i6h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1310 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[4\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_i6h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1310 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[5\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_i6h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1310 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[6\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_i6h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1310 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[7\] " "Synthesized away node \"RP2C02:PPU\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_i6h1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_i6h1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ppu/Verilog/OAM_RAM.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v" 85 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 1310 0 0 } } { "ppu/Verilog/RP2C02.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v" 385 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[0\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[1\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[2\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[3\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[4\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[5\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[6\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[7\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[8\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[9\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[10\] " "Synthesized away node \"RP2A03:apu\|NOISE_CHANNEL:MOD_NOISE_CHANNEL\|NOISE_TABLE:MOD_NOISE_TABLE\|altsyncram:altsyncram_component\|altsyncram_cud1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_cud1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_cud1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/NOISE_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 835 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 273 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728961538033 "|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1728961538033 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1728961538033 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728961538576 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[0\] RP2C02:PPU\|REGISTER_SELECT:MOD_REGISTER_SELECT\|ADR\[0\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[0\]\" to the node \"RP2C02:PPU\|REGISTER_SELECT:MOD_REGISTER_SELECT\|ADR\[0\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728961538597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[1\] RP2C02:PPU\|REGISTER_SELECT:MOD_REGISTER_SELECT\|ADR\[1\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[1\]\" to the node \"RP2C02:PPU\|REGISTER_SELECT:MOD_REGISTER_SELECT\|ADR\[1\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728961538597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[2\] RP2C02:PPU\|REGISTER_SELECT:MOD_REGISTER_SELECT\|ADR\[2\] " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[2\]\" to the node \"RP2C02:PPU\|REGISTER_SELECT:MOD_REGISTER_SELECT\|ADR\[2\]\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728961538597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[13\] ls139:dmx\|Mux6 " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[13\]\" to the node \"ls139:dmx\|Mux6\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728961538597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[14\] ls139:dmx\|Mux6 " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[14\]\" to the node \"ls139:dmx\|Mux6\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728961538597 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RP2A03:apu\|ADDR_BUS\[15\] ls139:dmx\|Mux2 " "Converted the fan-out from the tri-state buffer \"RP2A03:apu\|ADDR_BUS\[15\]\" to the node \"ls139:dmx\|Mux2\" into an OR gate" {  } { { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 44 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728961538597 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1728961538597 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "singleportram:wram\|temp_data\[0\] RP2A03:apu\|LENGTH_COUNTER:LENGTH_COUNTER_SQA\|ENABLE_REG1 " "Converted the fan-out from the tri-state buffer \"singleportram:wram\|temp_data\[0\]\" to the node \"RP2A03:apu\|LENGTH_COUNTER:LENGTH_COUNTER_SQA\|ENABLE_REG1\" into an OR gate" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728961538598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "singleportram:wram\|temp_data\[1\] RP2A03:apu\|LENGTH_COUNTER:LENGTH_COUNTER_SQB\|ENABLE_REG1 " "Converted the fan-out from the tri-state buffer \"singleportram:wram\|temp_data\[1\]\" to the node \"RP2A03:apu\|LENGTH_COUNTER:LENGTH_COUNTER_SQB\|ENABLE_REG1\" into an OR gate" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728961538598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "singleportram:wram\|temp_data\[2\] RP2A03:apu\|LENGTH_COUNTER:LENGTH_COUNTER_TRI\|ENABLE_REG1 " "Converted the fan-out from the tri-state buffer \"singleportram:wram\|temp_data\[2\]\" to the node \"RP2A03:apu\|LENGTH_COUNTER:LENGTH_COUNTER_TRI\|ENABLE_REG1\" into an OR gate" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728961538598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "singleportram:wram\|temp_data\[3\] RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"singleportram:wram\|temp_data\[3\]\" to the node \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728961538598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "singleportram:wram\|temp_data\[4\] RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"singleportram:wram\|temp_data\[4\]\" to the node \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728961538598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "singleportram:wram\|temp_data\[5\] RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"singleportram:wram\|temp_data\[5\]\" to the node \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728961538598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "singleportram:wram\|temp_data\[6\] RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"singleportram:wram\|temp_data\[6\]\" to the node \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728961538598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "singleportram:wram\|temp_data\[7\] RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"singleportram:wram\|temp_data\[7\]\" to the node \"RP2A03:apu\|LENGTH_TABLE:MOD_LENGTH_TABLE\|altsyncram:altsyncram_component\|altsyncram_60e1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "singleportram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v" 57 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728961538598 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1728961538598 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728961539006 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "821 " "821 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728961539482 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component\|altsyncram_9pd1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RP2A03:apu\|DPCM_CHANNEL:MOD_DPCM_CHANNEL\|DPCM_TABLE:MOD_DPCM_TABLE\|altsyncram:altsyncram_component\|altsyncram_9pd1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_9pd1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/altsyncram_9pd1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "apu/Verilog/DPCM_TABLE.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v" 81 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 963 0 0 } } { "apu/Verilog/RP2A03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v" 297 0 0 } } { "russian_core.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v" 82 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961539489 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clkpll 16 " "Ignored 16 assignments for entity \"clkpll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clkpll -sip clkpll.sip -library lib_clkpll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728961539512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity clkpll -sip clkpll.sip -library lib_clkpll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728961539512 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clkpll -sip clkpll.sip -library lib_clkpll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728961539512 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1728961539512 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/output_files/russian_core.map.smsg " "Generated suppressed messages file C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/output_files/russian_core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961539557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728961539709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728961539709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1044 " "Implemented 1044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728961539825 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728961539825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "999 " "Implemented 999 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728961539825 ""} { "Info" "ICUT_CUT_TM_RAMS" "17 " "Implemented 17 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1728961539825 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1728961539825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728961539825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728961539851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 23:05:39 2024 " "Processing ended: Mon Oct 14 23:05:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728961539851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728961539851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728961539851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728961539851 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1728961540985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728961540985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 23:05:40 2024 " "Processing started: Mon Oct 14 23:05:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728961540985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1728961540985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off russian_core -c russian_core " "Command: quartus_fit --read_settings_files=off --write_settings_files=off russian_core -c russian_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1728961540985 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1728961541038 ""}
{ "Info" "0" "" "Project  = russian_core" {  } {  } 0 0 "Project  = russian_core" 0 0 "Fitter" 0 0 1728961541038 ""}
{ "Info" "0" "" "Revision = russian_core" {  } {  } 0 0 "Revision = russian_core" 0 0 "Fitter" 0 0 1728961541038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1728961541142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1728961541142 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "russian_core 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"russian_core\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1728961541150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728961541185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728961541185 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK clkpll_0002:nesclk\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"clkpll_0002:nesclk\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1728961541256 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1728961541499 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1728961541515 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1728961541605 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1728961541616 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 27 " "No exact pin location assignment(s) for 8 pins of 27 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1728961541797 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1728961548435 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clkpll_0002:nesclk\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 29 global CLKCTRL_G0 " "clkpll_0002:nesclk\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 29 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1728961548493 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1728961548493 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728961548493 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "russian_core.sdc " "Synopsys Design Constraints File file not found: 'russian_core.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1728961549259 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1728961549259 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1728961549262 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961549266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961549266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961549266 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1728961549266 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1728961549272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1728961549272 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1728961549272 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1728961549293 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728961549294 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728961549296 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1728961549299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1728961549299 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1728961549300 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1728961549385 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1728961549386 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1728961549386 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728961549424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1728961553429 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1728961553646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:34 " "Fitter placement preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728961587888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1728961600216 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1728961602095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728961602095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1728961603260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1728961606462 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1728961606462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1728961615450 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1728961615450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728961615456 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.54 " "Total time spent on timing analysis during the Fitter is 1.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1728961617244 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728961617284 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728961617795 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728961617795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728961619009 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728961622532 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/output_files/russian_core.fit.smsg " "Generated suppressed messages file C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/output_files/russian_core.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1728961623040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7002 " "Peak virtual memory: 7002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728961623722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 23:07:03 2024 " "Processing ended: Mon Oct 14 23:07:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728961623722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728961623722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728961623722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1728961623722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1728961624863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728961624864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 23:07:04 2024 " "Processing started: Mon Oct 14 23:07:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728961624864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1728961624864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off russian_core -c russian_core " "Command: quartus_asm --read_settings_files=off --write_settings_files=off russian_core -c russian_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1728961624864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1728961625391 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1728961629122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728961629536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 23:07:09 2024 " "Processing ended: Mon Oct 14 23:07:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728961629536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728961629536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728961629536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1728961629536 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1728961630203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1728961630592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728961630594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 23:07:10 2024 " "Processing started: Mon Oct 14 23:07:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728961630594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1728961630594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta russian_core -c russian_core " "Command: quartus_sta russian_core -c russian_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1728961630594 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1728961630652 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clkpll 16 " "Ignored 16 assignments for entity \"clkpll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clkpll -sip clkpll.sip -library lib_clkpll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728961630973 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity clkpll -sip clkpll.sip -library lib_clkpll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728961630973 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clkpll -sip clkpll.sip -library lib_clkpll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clkpll -sip clkpll.sip -library lib_clkpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1728961630973 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1728961630973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1728961631233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1728961631233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961631282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961631282 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "russian_core.sdc " "Synopsys Design Constraints File file not found: 'russian_core.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1728961631800 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961631801 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50mhz clk50mhz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50mhz clk50mhz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1728961631806 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 189 -duty_cycle 50.00 -name \{nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 189 -duty_cycle 50.00 -name \{nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1728961631806 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 44 -duty_cycle 50.00 -name \{nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 44 -duty_cycle 50.00 -name \{nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1728961631806 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728961631806 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961631806 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clkdivider\|out clock_divider:clkdivider\|out " "create_clock -period 1.000 -name clock_divider:clkdivider\|out clock_divider:clkdivider\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1728961631807 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728961631807 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961631811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961631811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961631811 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1728961631811 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1728961631812 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728961632669 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1728961632673 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1728961632682 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1728961632757 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1728961632757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.057 " "Worst-case setup slack is -8.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961632758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961632758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.057              -8.057 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -8.057              -8.057 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961632758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.346           -2273.685 clock_divider:clkdivider\|out  " "   -5.346           -2273.685 clock_divider:clkdivider\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961632758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961632758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.366 " "Worst-case hold slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961632770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961632770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 clock_divider:clkdivider\|out  " "    0.366               0.000 clock_divider:clkdivider\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961632770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.441               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961632770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961632770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728961632775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728961632778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961632782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961632782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -675.960 clock_divider:clkdivider\|out  " "   -2.636            -675.960 clock_divider:clkdivider\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961632782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.529               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961632782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.944               0.000 clk50mhz  " "    9.944               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961632782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.555               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   22.555               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961632782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961632782 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728961632807 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728961632807 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1728961632816 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1728961632844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1728961634701 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961634809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961634809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961634809 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1728961634809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728961635637 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1728961635662 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1728961635662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.014 " "Worst-case setup slack is -7.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961635663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961635663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.014              -7.014 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.014              -7.014 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961635663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.468           -2208.880 clock_divider:clkdivider\|out  " "   -5.468           -2208.880 clock_divider:clkdivider\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961635663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961635663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.460 " "Worst-case hold slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961635672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961635672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.460               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961635672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 clock_divider:clkdivider\|out  " "    0.476               0.000 clock_divider:clkdivider\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961635672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961635672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728961635674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728961635676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961635678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961635678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -651.613 clock_divider:clkdivider\|out  " "   -2.636            -651.613 clock_divider:clkdivider\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961635678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.529               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961635678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.968               0.000 clk50mhz  " "    9.968               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961635678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.475               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   22.475               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961635678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961635678 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728961635697 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728961635697 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1728961635705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1728961635904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1728961636909 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961636980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961636980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961636980 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1728961636980 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728961637811 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1728961637815 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1728961637815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.343 " "Worst-case setup slack is -6.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961637818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961637818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.343              -6.343 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.343              -6.343 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961637818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.544            -984.502 clock_divider:clkdivider\|out  " "   -2.544            -984.502 clock_divider:clkdivider\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961637818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961637818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961637825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961637825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 clock_divider:clkdivider\|out  " "    0.176               0.000 clock_divider:clkdivider\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961637825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.206               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961637825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961637825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728961637827 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728961637830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961637832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961637832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -113.609 clock_divider:clkdivider\|out  " "   -2.174            -113.609 clock_divider:clkdivider\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961637832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.529               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961637832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 clk50mhz  " "    9.646               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961637832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.839               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   22.839               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961637832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961637832 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728961637850 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728961637850 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1728961637857 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961637992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961637992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: nesclk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728961637992 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1728961637992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728961638808 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1728961638814 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1728961638814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.604 " "Worst-case setup slack is -4.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961638823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961638823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.604              -4.604 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.604              -4.604 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961638823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.027            -773.327 clock_divider:clkdivider\|out  " "   -2.027            -773.327 clock_divider:clkdivider\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961638823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961638823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961638829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961638829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 clock_divider:clkdivider\|out  " "    0.157               0.000 clock_divider:clkdivider\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961638829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.188               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961638829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961638829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728961638832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728961638837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961638841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961638841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -94.395 clock_divider:clkdivider\|out  " "   -2.174             -94.395 clock_divider:clkdivider\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961638841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.529               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961638841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.634               0.000 clk50mhz  " "    9.634               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961638841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.827               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   22.827               0.000 nesclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728961638841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728961638841 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1728961638862 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728961638862 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1728961639874 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1728961639875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5340 " "Peak virtual memory: 5340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728961639962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 23:07:19 2024 " "Processing ended: Mon Oct 14 23:07:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728961639962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728961639962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728961639962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1728961639962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1728961640944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728961640944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 23:07:20 2024 " "Processing started: Mon Oct 14 23:07:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728961640944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1728961640944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off russian_core -c russian_core " "Command: quartus_eda --read_settings_files=off --write_settings_files=off russian_core -c russian_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1728961640945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1728961641549 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "russian_core.vo C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/simulation/modelsim/ simulation " "Generated file russian_core.vo in folder \"C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728961641923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728961641990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 23:07:21 2024 " "Processing ended: Mon Oct 14 23:07:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728961641990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728961641990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728961641990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1728961641990 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus Prime Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1728961642656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728961742849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728961742850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 23:09:02 2024 " "Processing started: Mon Oct 14 23:09:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728961742850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1728961742850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp russian_core -c russian_core --netlist_type=sgate " "Command: quartus_npp russian_core -c russian_core --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1728961742850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1728961742969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728961743136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 23:09:03 2024 " "Processing ended: Mon Oct 14 23:09:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728961743136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728961743136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728961743136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1728961743136 ""}
