---
title: Microprocessor Design
summary:  Designed and implemented a 32-bit, 6-stage pipelined RISC processor with hazard mitigation and data forwarding. Implemented the processor using VHDL and verified the performance by running on an actual FPGA.
date: "2016-04-27T00:00:00Z"

# Optional external URL for project (replaces project detail page).
external_link: ""

image:
  caption: Microprocessor
  focal_point: Smart

links:
- icon: github
  icon_pack: fab
  name: Code
  url: https://twitter.com/georgecushen
- icon: ""
  icon_pack: ""
  name: Report
  url: https://twitter.com/georgecushen
- icon: ""
  icon_pack: ""
  name: Presentation
  url: https://twitter.com/georgecushen
url_code: ""
url_pdf: ""
url_slides: ""
url_video: ""

# Slides (optional).
#   Associate this project with Markdown slides.
#   Simply enter your slide deck's filename without extension.
#   E.g. `slides = "example-slides"` references `content/slides/example-slides.md`.
#   Otherwise, set `slides = ""`.
slides: ""
---

