(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2021-02-26T08:42:13Z")
 (DESIGN "Robot_PSoC_test")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Robot_PSoC_test")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_RESET\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_L\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_R\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_L0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ENCODER_R0_OVF_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_R0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ENCODER_L0_OVF_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:TXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb tx_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb rx_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ENC_R0_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ENC_L0_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ENC_L1_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ENC_R1_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_RESET\:Sync\:ctrl_reg\\.control_1 \\PWM_L\:PWMUDB\:runmode_enable\\.ar_0 (3.250:3.250:3.250))
    (INTERCONNECT \\PWM_RESET\:Sync\:ctrl_reg\\.control_1 \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_0 (3.236:3.236:3.236))
    (INTERCONNECT Net_1398.q ENC_L0_ISR.interrupt (7.705:7.705:7.705))
    (INTERCONNECT Net_1427.q ENC_R0_ISR.interrupt (8.596:8.596:8.596))
    (INTERCONNECT Net_1428.q ENCODER_R0_OVF_ISR.interrupt (8.465:8.465:8.465))
    (INTERCONNECT Net_1466.q Tx_1\(0\).pin_input (6.562:6.562:6.562))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_0\\.main_2 (4.919:4.919:4.919))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_1\\.main_3 (4.927:4.927:4.927))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_last\\.main_0 (6.623:6.623:6.623))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_postpoll\\.main_1 (4.927:4.927:4.927))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_2\\.main_5 (6.623:6.623:6.623))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxSts\\.interrupt \\UART\:TXInternalInterrupt\\.interrupt (8.064:8.064:8.064))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxSts\\.interrupt tx_isr.interrupt (7.349:7.349:7.349))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt \\UART\:RXInternalInterrupt\\.interrupt (8.546:8.546:8.546))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt rx_isr.interrupt (7.521:7.521:7.521))
    (INTERCONNECT Net_1481.q ENCODER_L0_OVF_ISR.interrupt (7.263:7.263:7.263))
    (INTERCONNECT DIP_0\(0\).fb \\ROBOT_ID_REG\:sts\:sts_reg\\.status_0 (4.593:4.593:4.593))
    (INTERCONNECT DIP_1\(0\).fb \\ROBOT_ID_REG\:sts\:sts_reg\\.status_1 (4.565:4.565:4.565))
    (INTERCONNECT DIP_2\(0\).fb \\ROBOT_ID_REG\:sts\:sts_reg\\.status_2 (4.579:4.579:4.579))
    (INTERCONNECT DIP_3\(0\).fb \\ROBOT_ID_REG\:sts\:sts_reg\\.status_3 (5.601:5.601:5.601))
    (INTERCONNECT Net_1541.q PWM_L_CCW\(0\).pin_input (6.587:6.587:6.587))
    (INTERCONNECT Net_1542.q PWM_L_CW\(0\).pin_input (7.421:7.421:7.421))
    (INTERCONNECT Net_1543.q PWM_R_CW\(0\).pin_input (5.546:5.546:5.546))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_1541.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_1542.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_1543.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_976.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_L\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_L\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_R\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_R\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Encoder_L1.interrupt ENC_L1_ISR.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Encoder_R1.interrupt ENC_R1_ISR.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.sof_int \\USBUART\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Encoder_R0\(0\).fb Net_1427.main_0 (5.929:5.929:5.929))
    (INTERCONNECT Encoder_R0\(0\).fb \\Encoder_R0_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (5.918:5.918:5.918))
    (INTERCONNECT Encoder_R0\(0\).fb \\Encoder_R0_Timer\:TimerUDB\:capture_last\\.main_0 (6.773:6.773:6.773))
    (INTERCONNECT Encoder_L0\(0\).fb Net_1398.main_0 (6.141:6.141:6.141))
    (INTERCONNECT Encoder_L0\(0\).fb \\Encoder_L0_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (6.160:6.160:6.160))
    (INTERCONNECT Encoder_L0\(0\).fb \\Encoder_L0_Timer\:TimerUDB\:capture_last\\.main_0 (6.031:6.031:6.031))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_1398.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_1427.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_1428.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_1481.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Encoder_L0_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Encoder_L0_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Encoder_L0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Encoder_R0_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Encoder_R0_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Encoder_R0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_1 \\Encoder_L0_Timer\:TimerUDB\:rstSts\:stsreg\\.reset (3.446:3.446:3.446))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_1 \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (3.418:3.418:3.418))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_1 \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (3.427:3.427:3.427))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_0 \\Encoder_R0_Timer\:TimerUDB\:rstSts\:stsreg\\.reset (3.143:3.143:3.143))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_0 \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (3.161:3.161:3.161))
    (INTERCONNECT \\ENCODER_TMR_RESET\:Sync\:ctrl_reg\\.control_0 \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (3.133:3.133:3.133))
    (INTERCONNECT \\PWM_RESET\:Sync\:ctrl_reg\\.control_0 \\PWM_R\:PWMUDB\:runmode_enable\\.ar_0 (2.786:2.786:2.786))
    (INTERCONNECT \\PWM_RESET\:Sync\:ctrl_reg\\.control_0 \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_0 (2.805:2.805:2.805))
    (INTERCONNECT Net_976.q PWM_R_CCW\(0\).pin_input (6.375:6.375:6.375))
    (INTERCONNECT PWM_L_CCW\(0\).pad_out PWM_L_CCW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_L_CW\(0\).pad_out PWM_L_CW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_R_CCW\(0\).pad_out PWM_R_CCW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_R_CW\(0\).pad_out PWM_R_CW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:capt_fifo_load\\.q \\Encoder_L0_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.971:2.971:2.971))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:capt_fifo_load\\.q \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.096:3.096:3.096))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:capt_fifo_load\\.q \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (3.095:3.095:3.095))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:capture_last\\.q Net_1398.main_2 (2.619:2.619:2.619))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:capture_last\\.q \\Encoder_L0_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (2.617:2.617:2.617))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_1398.main_1 (3.431:3.431:3.431))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_1481.main_0 (4.049:4.049:4.049))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_L0_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (4.053:4.053:4.053))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.038:4.038:4.038))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (4.043:4.043:4.043))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_L0_Timer\:TimerUDB\:status_tc\\.main_0 (4.063:4.063:4.063))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb Net_1481.main_1 (3.445:3.445:3.445))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.564:3.564:3.564))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.563:3.563:3.563))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_L0_Timer\:TimerUDB\:status_tc\\.main_1 (3.457:3.457:3.457))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Encoder_L0_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Encoder_L0_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:status_tc\\.q \\Encoder_L0_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.315:2.315:2.315))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:capt_fifo_load\\.q \\Encoder_R0_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.985:2.985:2.985))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:capt_fifo_load\\.q \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.848:2.848:2.848))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:capt_fifo_load\\.q \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.974:2.974:2.974))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:capture_last\\.q Net_1427.main_2 (4.278:4.278:4.278))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:capture_last\\.q \\Encoder_R0_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (3.750:3.750:3.750))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_1427.main_1 (3.480:3.480:3.480))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_1428.main_0 (3.480:3.480:3.480))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_R0_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.795:3.795:3.795))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (3.494:3.494:3.494))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.787:3.787:3.787))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Encoder_R0_Timer\:TimerUDB\:status_tc\\.main_0 (3.808:3.808:3.808))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb Net_1428.main_1 (3.307:3.307:3.307))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (3.294:3.294:3.294))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.293:3.293:3.293))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Encoder_R0_Timer\:TimerUDB\:status_tc\\.main_1 (3.037:3.037:3.037))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Encoder_R0_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.240:2.240:2.240))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Encoder_R0_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.242:2.242:2.242))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:status_tc\\.q \\Encoder_R0_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.251:2.251:2.251))
    (INTERCONNECT \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_1542.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_1541.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_L\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_L\:PWMUDB\:runmode_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_L\:PWMUDB\:runmode_enable\\.q Net_1541.main_0 (2.588:2.588:2.588))
    (INTERCONNECT \\PWM_L\:PWMUDB\:runmode_enable\\.q Net_1542.main_0 (2.588:2.588:2.588))
    (INTERCONNECT \\PWM_L\:PWMUDB\:runmode_enable\\.q \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.592:2.592:2.592))
    (INTERCONNECT \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_L\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.286:2.286:2.286))
    (INTERCONNECT \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.ce0_comb Net_1543.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_1543.main_2 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.ce1_comb Net_976.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_976.main_2 (2.332:2.332:2.332))
    (INTERCONNECT \\PWM_R\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_R\:PWMUDB\:runmode_enable\\.main_0 (2.836:2.836:2.836))
    (INTERCONNECT \\PWM_R\:PWMUDB\:runmode_enable\\.q Net_1543.main_0 (2.582:2.582:2.582))
    (INTERCONNECT \\PWM_R\:PWMUDB\:runmode_enable\\.q Net_976.main_0 (2.582:2.582:2.582))
    (INTERCONNECT \\PWM_R\:PWMUDB\:runmode_enable\\.q \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.592:2.592:2.592))
    (INTERCONNECT \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_R\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.304:2.304:2.304))
    (INTERCONNECT \\UART\:BUART\:counter_load_not\\.q \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.312:2.312:2.312))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_0\\.main_3 (2.530:2.530:2.530))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_1\\.main_4 (2.529:2.529:2.529))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_postpoll\\.main_2 (2.529:2.529:2.529))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:pollcount_1\\.main_2 (2.224:2.224:2.224))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_postpoll\\.main_0 (2.224:2.224:2.224))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_load_fifo\\.main_2 (9.198:9.198:9.198))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_parity_bit\\.main_2 (6.906:6.906:6.906))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_2 (6.906:6.906:6.906))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_0\\.main_2 (3.964:3.964:3.964))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_2\\.main_2 (8.331:8.331:8.331))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_3\\.main_2 (3.964:3.964:3.964))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_2\\.main_2 (6.906:6.906:6.906))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_3\\.main_2 (3.964:3.964:3.964))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (6.900:6.900:6.900))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART\:BUART\:rx_bitclk_enable\\.main_2 (2.250:2.250:2.250))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_0\\.main_1 (2.691:2.691:2.691))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_1\\.main_1 (2.715:2.715:2.715))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:rx_bitclk_enable\\.main_1 (2.691:2.691:2.691))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_0\\.main_0 (2.570:2.570:2.570))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_1\\.main_0 (2.578:2.578:2.578))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:rx_bitclk_enable\\.main_0 (2.570:2.570:2.570))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_0\\.main_8 (2.259:2.259:2.259))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_3\\.main_7 (2.259:2.259:2.259))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_0\\.main_7 (2.262:2.262:2.262))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_3\\.main_6 (2.262:2.262:2.262))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_0\\.main_6 (2.253:2.253:2.253))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_3\\.main_5 (2.253:2.253:2.253))
    (INTERCONNECT \\UART\:BUART\:rx_counter_load\\.q \\UART\:BUART\:sRX\:RxBitCounter\\.load (6.779:6.779:6.779))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:rx_status_4\\.main_1 (2.842:2.842:2.842))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:rx_status_5\\.main_0 (2.857:2.857:2.857))
    (INTERCONNECT \\UART\:BUART\:rx_last\\.q \\UART\:BUART\:rx_state_2\\.main_6 (2.227:2.227:2.227))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:rx_status_4\\.main_0 (6.064:6.064:6.064))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (6.907:6.907:6.907))
    (INTERCONNECT \\UART\:BUART\:rx_parity_bit\\.q \\UART\:BUART\:rx_parity_bit\\.main_6 (2.235:2.235:2.235))
    (INTERCONNECT \\UART\:BUART\:rx_parity_bit\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_7 (2.235:2.235:2.235))
    (INTERCONNECT \\UART\:BUART\:rx_parity_error_pre\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_6 (2.243:2.243:2.243))
    (INTERCONNECT \\UART\:BUART\:rx_parity_error_pre\\.q \\UART\:BUART\:rx_status_2\\.main_5 (2.243:2.243:2.243))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_parity_bit\\.main_3 (2.692:2.692:2.692))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_3 (2.692:2.692:2.692))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_state_0\\.main_3 (2.691:2.691:2.691))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_status_3\\.main_3 (2.691:2.691:2.691))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.259:2.259:2.259))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_counter_load\\.main_1 (9.018:9.018:9.018))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_load_fifo\\.main_1 (9.005:9.005:9.005))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_parity_bit\\.main_1 (4.537:4.537:4.537))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_1 (4.537:4.537:4.537))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_0\\.main_1 (6.311:6.311:6.311))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_2\\.main_1 (7.981:7.981:7.981))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_3\\.main_1 (6.311:6.311:6.311))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_1 (7.170:7.170:7.170))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_2\\.main_1 (4.537:4.537:4.537))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_3\\.main_1 (6.311:6.311:6.311))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (6.299:6.299:6.299))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_counter_load\\.main_3 (4.260:4.260:4.260))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_load_fifo\\.main_4 (4.243:4.243:4.243))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_parity_bit\\.main_5 (8.167:8.167:8.167))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_5 (8.167:8.167:8.167))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_0\\.main_5 (8.179:8.179:8.179))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_2\\.main_4 (2.516:2.516:2.516))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_3\\.main_4 (8.179:8.179:8.179))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_3 (7.259:7.259:7.259))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_2\\.main_4 (8.167:8.167:8.167))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_3\\.main_5 (8.179:8.179:8.179))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_counter_load\\.main_2 (7.767:7.767:7.767))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_load_fifo\\.main_3 (7.754:7.754:7.754))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_parity_bit\\.main_4 (3.860:3.860:3.860))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_4 (3.860:3.860:3.860))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_0\\.main_4 (3.314:3.314:3.314))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_2\\.main_3 (6.732:6.732:6.732))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_3\\.main_3 (3.314:3.314:3.314))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_2 (4.837:4.837:4.837))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_2\\.main_3 (3.860:3.860:3.860))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_3\\.main_4 (3.314:3.314:3.314))
    (INTERCONNECT \\UART\:BUART\:rx_state_stop1_reg\\.q \\UART\:BUART\:rx_status_5\\.main_1 (2.283:2.283:2.283))
    (INTERCONNECT \\UART\:BUART\:rx_status_2\\.q \\UART\:BUART\:sRX\:RxSts\\.status_2 (2.878:2.878:2.878))
    (INTERCONNECT \\UART\:BUART\:rx_status_3\\.q \\UART\:BUART\:sRX\:RxSts\\.status_3 (2.868:2.868:2.868))
    (INTERCONNECT \\UART\:BUART\:rx_status_4\\.q \\UART\:BUART\:sRX\:RxSts\\.status_4 (4.173:4.173:4.173))
    (INTERCONNECT \\UART\:BUART\:rx_status_5\\.q \\UART\:BUART\:sRX\:RxSts\\.status_5 (4.194:4.194:4.194))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_parity_bit\\.main_4 (2.575:2.575:2.575))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_0\\.main_6 (3.505:3.505:3.505))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_1\\.main_4 (3.505:3.505:3.505))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_2\\.main_4 (2.575:2.575:2.575))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn\\.main_6 (2.576:2.576:2.576))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:counter_load_not\\.main_2 (2.644:2.644:2.644))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (3.578:3.578:3.578))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_bitclk\\.main_2 (3.576:3.576:3.576))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_0\\.main_2 (2.644:2.644:2.644))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_1\\.main_2 (2.644:2.644:2.644))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_2\\.main_2 (3.576:3.576:3.576))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_status_0\\.main_2 (3.576:3.576:3.576))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_0\\.main_5 (2.324:2.324:2.324))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:txn\\.main_5 (3.202:3.202:3.202))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_counter_load\\.main_0 (4.413:4.413:4.413))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_load_fifo\\.main_0 (4.397:4.397:4.397))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_parity_bit\\.main_0 (8.489:8.489:8.489))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_0 (8.489:8.489:8.489))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_0\\.main_0 (8.496:8.496:8.496))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_2\\.main_0 (4.341:4.341:4.341))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_3\\.main_0 (8.496:8.496:8.496))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_0 (7.262:7.262:7.262))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_status_2\\.main_0 (8.489:8.489:8.489))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_status_3\\.main_0 (8.496:8.496:8.496))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (8.478:8.478:8.478))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_1 (6.107:6.107:6.107))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_state_0\\.main_3 (4.649:4.649:4.649))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_status_0\\.main_3 (3.717:3.717:3.717))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:tx_status_2\\.main_0 (2.323:2.323:2.323))
    (INTERCONNECT \\UART\:BUART\:tx_parity_bit\\.q \\UART\:BUART\:tx_parity_bit\\.main_5 (2.585:2.585:2.585))
    (INTERCONNECT \\UART\:BUART\:tx_parity_bit\\.q \\UART\:BUART\:txn\\.main_7 (2.586:2.586:2.586))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART\:BUART\:txn\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:counter_load_not\\.main_1 (2.616:2.616:2.616))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.328:5.328:5.328))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_bitclk\\.main_1 (4.605:4.605:4.605))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_parity_bit\\.main_2 (4.605:4.605:4.605))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_0\\.main_1 (2.616:2.616:2.616))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_1\\.main_1 (2.616:2.616:2.616))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_2\\.main_1 (4.605:4.605:4.605))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_status_0\\.main_1 (4.605:4.605:4.605))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:txn\\.main_2 (5.325:5.325:5.325))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:counter_load_not\\.main_0 (2.634:2.634:2.634))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.300:5.300:5.300))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_bitclk\\.main_0 (4.608:4.608:4.608))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_parity_bit\\.main_1 (4.608:4.608:4.608))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_0\\.main_0 (2.634:2.634:2.634))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_1\\.main_0 (2.634:2.634:2.634))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_2\\.main_0 (4.608:4.608:4.608))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_status_0\\.main_0 (4.608:4.608:4.608))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn\\.main_1 (5.299:5.299:5.299))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:counter_load_not\\.main_3 (3.507:3.507:3.507))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_bitclk\\.main_3 (2.581:2.581:2.581))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_parity_bit\\.main_3 (2.581:2.581:2.581))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_0\\.main_4 (3.507:3.507:3.507))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_1\\.main_3 (3.507:3.507:3.507))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_2\\.main_3 (2.581:2.581:2.581))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_status_0\\.main_4 (2.581:2.581:2.581))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn\\.main_4 (2.584:2.584:2.584))
    (INTERCONNECT \\UART\:BUART\:tx_status_0\\.q \\UART\:BUART\:sTX\:TxSts\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\UART\:BUART\:tx_status_2\\.q \\UART\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\UART\:BUART\:txn\\.q Net_1466.main_0 (3.705:3.705:3.705))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:tx_parity_bit\\.main_0 (2.801:2.801:2.801))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn\\.main_0 (2.778:2.778:2.778))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_parity_error_pre\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBUART\:Dp\\.interrupt \\USBUART\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.usb_int \\USBUART\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.arb_int \\USBUART\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_0 \\USBUART\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_1 \\USBUART\:ep_1\\.interrupt (8.316:8.316:8.316))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_2 \\USBUART\:ep_2\\.interrupt (7.967:7.967:7.967))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_3 \\USBUART\:ep_3\\.interrupt (7.659:7.659:7.659))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Encoder_L0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Encoder_R0_Timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT PWM_R_CW\(0\).pad_out PWM_R_CW\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PWM_R_CW\(0\)_PAD PWM_R_CW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_L_CW\(0\).pad_out PWM_L_CW\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PWM_L_CW\(0\)_PAD PWM_L_CW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_R_CCW\(0\).pad_out PWM_R_CCW\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PWM_R_CCW\(0\)_PAD PWM_R_CCW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_L_CCW\(0\).pad_out PWM_L_CCW\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PWM_L_CCW\(0\)_PAD PWM_L_CCW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Encoder_L0\(0\)_PAD Encoder_L0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Encoder_R0\(0\)_PAD Encoder_R0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIP_0\(0\)_PAD DIP_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIP_1\(0\)_PAD DIP_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIP_2\(0\)_PAD DIP_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIP_3\(0\)_PAD DIP_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Encoder_R1\(0\)_PAD Encoder_R1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Encoder_L1\(0\)_PAD Encoder_L1\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
