
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045470                       # Number of seconds simulated
sim_ticks                                 45470351500                       # Number of ticks simulated
final_tick                                45470351500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 101322                       # Simulator instruction rate (inst/s)
host_op_rate                                   165232                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46071616                       # Simulator tick rate (ticks/s)
host_mem_usage                                2209280                       # Number of bytes of host memory used
host_seconds                                   986.95                       # Real time elapsed on the host
sim_insts                                   100000002                       # Number of instructions simulated
sim_ops                                     163075149                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             15616                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             11392                       # Number of bytes read from this memory
system.physmem.bytes_read::total                27008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        15616                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           15616                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                244                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                178                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   422                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               343433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               250537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  593969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          343433                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             343433                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              343433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              250537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 593969                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        345.818898                       # Cycle average of tags in use
system.l2.total_refs                                6                       # Total number of references to valid blocks.
system.l2.sampled_refs                            346                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.017341                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::cpu.inst             243.848451                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             101.970447                       # Average occupied blocks per requestor
system.l2.occ_percent::cpu.inst              0.014883                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.006224                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.021107                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    4                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       4                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                2                       # number of Writeback hits
system.l2.Writeback_hits::total                     2                       # number of Writeback hits
system.l2.demand_hits::cpu.inst                     4                       # number of demand (read+write) hits
system.l2.demand_hits::total                        4                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    4                       # number of overall hits
system.l2.overall_hits::total                       4                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                244                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                102                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   346                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               76                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  76                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 244                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 178                       # number of demand (read+write) misses
system.l2.demand_misses::total                    422                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                244                       # number of overall misses
system.l2.overall_misses::cpu.data                178                       # number of overall misses
system.l2.overall_misses::total                   422                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     13053000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      5571000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        18624000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      4080500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4080500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      13053000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       9651500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         22704500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     13053000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      9651500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        22704500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              248                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              102                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 350                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            2                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 2                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             76                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                76                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               248                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               178                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  426                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              248                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              178                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 426                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.983871                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.988571                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.983871                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.990610                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.983871                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.990610                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53495.901639                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54617.647059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53826.589595                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53690.789474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53690.789474                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53495.901639                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54221.910112                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53802.132701                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53495.901639                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54221.910112                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53802.132701                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           244                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              346                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           76                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             76                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               422                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              422                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     10080500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      4331000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     14411500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3165500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3165500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     10080500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      7496500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     17577000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     10080500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      7496500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     17577000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.983871                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.988571                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.983871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990610                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.983871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990610                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41313.524590                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42460.784314                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41651.734104                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41651.315789                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41651.315789                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41313.524590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42115.168539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41651.658768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41313.524590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42115.168539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41651.658768                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                20543059                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20543059                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1523997                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9854505                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9586248                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.277824                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 4325                       # Number of system calls
system.cpu.numCycles                         90940704                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16313395                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      138882005                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20543059                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9586248                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      63158240                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                12670799                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 309366                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            15                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  15266639                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                320905                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           90927802                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.465284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.821849                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 28973436     31.86%     31.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3076461      3.38%     35.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5140095      5.65%     40.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4145028      4.56%     45.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 49592782     54.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             90927802                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.225895                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.527171                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 18733291                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                261058                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  60749565                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 37105                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               11146783                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              219740847                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               11146783                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 20052498                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   22620                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          66491                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  59464923                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                174487                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              214915013                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    28                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 129213                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                   333                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           344790043                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             635393249                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        635392673                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               576                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             257876884                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 86913080                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               4338                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           4340                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    359888                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              7568302                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1236205                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                12                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  205071462                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4349                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 181345395                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3554832                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        41901921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     96690296                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             23                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      90927802                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.994389                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.288099                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20616209     22.67%     22.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9434401     10.38%     33.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15127720     16.64%     49.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            41342334     45.47%     95.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4407138      4.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        90927802                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                27697172    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    56      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2161      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             173688165     95.78%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 140      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6538820      3.61%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1116109      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              181345395                       # Type of FU issued
system.cpu.iq.rate                           1.994106                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    27697228                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.152732                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          484870223                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         246977434                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    180741329                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 426                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                299                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          166                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              209040227                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     235                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               48                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1057905                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       130049                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               11146783                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2695                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    74                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           205075811                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 9                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               7568302                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1236205                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               4335                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     31                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         904867                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       739711                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1644578                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             180746808                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               6516149                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            598584                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      7631678                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17002426                       # Number of branches executed
system.cpu.iew.exec_stores                    1115529                       # Number of stores executed
system.cpu.iew.exec_rate                     1.987524                       # Inst execution rate
system.cpu.iew.wb_sent                      180746104                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     180741495                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 148353401                       # num instructions producing a value
system.cpu.iew.wb_consumers                 292016519                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.987465                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.508031                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        42000624                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            4326                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1523999                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     79781019                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.044034                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.592915                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     19194210     24.06%     24.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     18019212     22.59%     46.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6583163      8.25%     54.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     12048125     15.10%     70.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     23936309     30.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     79781019                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000002                       # Number of instructions committed
system.cpu.commit.committedOps              163075149                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        7616552                       # Number of memory references committed
system.cpu.commit.loads                       6510396                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16231301                       # Number of branches committed
system.cpu.commit.fp_insts                        135                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 163075043                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              23936309                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    260920483                       # The number of ROB reads
system.cpu.rob.rob_writes                   421298565                       # The number of ROB writes
system.cpu.timesIdled                             169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           12902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000002                       # Number of Instructions Simulated
system.cpu.committedOps                     163075149                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000002                       # Number of Instructions Simulated
system.cpu.cpi                               0.909407                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.909407                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.099618                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.099618                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                460618953                       # number of integer regfile reads
system.cpu.int_regfile_writes               288330277                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       258                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      137                       # number of floating regfile writes
system.cpu.misc_regfile_reads                43410734                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     14                       # number of replacements
system.cpu.icache.tagsinuse                233.851653                       # Cycle average of tags in use
system.cpu.icache.total_refs                 15266307                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    248                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               61557.689516                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     233.851653                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.456742                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.456742                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     15266307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15266307                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15266307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15266307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15266307                       # number of overall hits
system.cpu.icache.overall_hits::total        15266307                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          332                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           332                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          332                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            332                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          332                       # number of overall misses
system.cpu.icache.overall_misses::total           332                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     17085000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17085000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     17085000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17085000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     17085000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17085000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15266639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15266639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15266639                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15266639                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15266639                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15266639                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51460.843373                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51460.843373                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51460.843373                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51460.843373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51460.843373                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51460.843373                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           84                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           84                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          248                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          248                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          248                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          248                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          248                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     13341500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13341500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     13341500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13341500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     13341500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13341500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53796.370968                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53796.370968                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53796.370968                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53796.370968                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53796.370968                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53796.370968                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.tagsinuse                175.956043                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7622003                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    178                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               42820.241573                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     175.956043                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.343664                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.343664                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      6515924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6515924                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1106079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1106079                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       7622003                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7622003                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      7622003                       # number of overall hits
system.cpu.dcache.overall_hits::total         7622003                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           143                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           77                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          220                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            220                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          220                       # number of overall misses
system.cpu.dcache.overall_misses::total           220                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      7394000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7394000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      4348000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4348000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     11742000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11742000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     11742000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11742000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      6516067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6516067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1106156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1106156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      7622223                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7622223                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      7622223                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7622223                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000070                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000029                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000029                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51706.293706                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51706.293706                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56467.532468                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56467.532468                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53372.727273                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53372.727273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53372.727273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53372.727273                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          231                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           42                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           42                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           76                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          178                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          178                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5673500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5673500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4156500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4156500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      9830000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9830000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      9830000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9830000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000023                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55622.549020                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55622.549020                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54690.789474                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54690.789474                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55224.719101                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55224.719101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55224.719101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55224.719101                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
