# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Oct 23 2022 10:02:39

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_0
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_0:R vs. clk_0:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: rst_n
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led[0]
		6.3::PI to PO Path Details
			6.3.1::Path details for port: usb_tx
		6.4::Hold Times Path Details
			6.4.1::Path details for port: rst_n
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led[0]
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: usb_tx
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: clk_0  | Frequency: 179.80 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_0         clk_0          10000            4438        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
rst_n      clk         1252         clk_0:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
led[0]     clk         10872         clk_0:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
usb_rx             usb_tx              6976        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
rst_n      clk         -683        clk_0:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
led[0]     clk         10474                 clk_0:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
usb_rx             usb_tx              6471                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for clk_0
***********************************
Clock: clk_0
Frequency: 179.80 MHz | Target: 100.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_19_LC_17_25_4/in0
Capture Clock    : slow_clock.M_count_q_19_LC_17_25_4/clk
Setup Constraint : 10000p
Path slack       : 4438p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                           LocalMux                       0              3455   4438  RISE       1
I__165/O                                                           LocalMux                     330              3785   4438  RISE       1
I__168/I                                                           InMux                          0              3785   4438  RISE       1
I__168/O                                                           InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                  LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout             LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                          LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                         LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                          LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                         LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                          LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                         LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                          LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                         LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                          LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                         LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin    LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout   LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                          LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                         LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin    LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout   LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin    LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout   LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
slow_clock.M_count_q_11_LC_18_24_2/carryin                         LogicCell40_SEQ_MODE_1000      0              5636   4438  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                        LogicCell40_SEQ_MODE_1000    126              5763   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryin   LogicCell40_SEQ_MODE_0000      0              5763   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    126              5889   4438  RISE       2
slow_clock.M_count_q_13_LC_18_24_4/carryin                         LogicCell40_SEQ_MODE_1000      0              5889   4438  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/carryout                        LogicCell40_SEQ_MODE_1000    126              6015   4438  RISE       2
slow_clock.M_count_q_14_LC_18_24_5/carryin                         LogicCell40_SEQ_MODE_1000      0              6015   4438  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/carryout                        LogicCell40_SEQ_MODE_1000    126              6141   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryin   LogicCell40_SEQ_MODE_0000      0              6141   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryout  LogicCell40_SEQ_MODE_0000    126              6268   4438  RISE       2
slow_clock.M_count_q_16_LC_18_24_7/carryin                         LogicCell40_SEQ_MODE_1000      0              6268   4438  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/carryout                        LogicCell40_SEQ_MODE_1000    126              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              6590   4438  RISE       2
slow_clock.M_count_q_17_LC_18_25_0/carryin                         LogicCell40_SEQ_MODE_1000      0              6590   4438  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/carryout                        LogicCell40_SEQ_MODE_1000    126              6716   4438  RISE       2
slow_clock.M_count_q_18_LC_18_25_1/carryin                         LogicCell40_SEQ_MODE_1000      0              6716   4438  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/carryout                        LogicCell40_SEQ_MODE_1000    126              6843   4438  RISE       2
I__317/I                                                           InMux                          0              6843   4438  RISE       1
I__317/O                                                           InMux                        259              7102   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/in3       LogicCell40_SEQ_MODE_0000      0              7102   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/lcout     LogicCell40_SEQ_MODE_0000    316              7418   4438  RISE       1
I__318/I                                                           LocalMux                       0              7418   4438  RISE       1
I__318/O                                                           LocalMux                     330              7747   4438  RISE       1
I__319/I                                                           InMux                          0              7747   4438  RISE       1
I__319/O                                                           InMux                        259              8007   4438  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/in0                             LogicCell40_SEQ_MODE_1000      0              8007   4438  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_0:R vs. clk_0:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_19_LC_17_25_4/in0
Capture Clock    : slow_clock.M_count_q_19_LC_17_25_4/clk
Setup Constraint : 10000p
Path slack       : 4438p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                           LocalMux                       0              3455   4438  RISE       1
I__165/O                                                           LocalMux                     330              3785   4438  RISE       1
I__168/I                                                           InMux                          0              3785   4438  RISE       1
I__168/O                                                           InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                  LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout             LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                          LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                         LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                          LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                         LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                          LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                         LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                          LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                         LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                          LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                         LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin    LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout   LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                          LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                         LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin    LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout   LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin    LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout   LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
slow_clock.M_count_q_11_LC_18_24_2/carryin                         LogicCell40_SEQ_MODE_1000      0              5636   4438  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                        LogicCell40_SEQ_MODE_1000    126              5763   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryin   LogicCell40_SEQ_MODE_0000      0              5763   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    126              5889   4438  RISE       2
slow_clock.M_count_q_13_LC_18_24_4/carryin                         LogicCell40_SEQ_MODE_1000      0              5889   4438  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/carryout                        LogicCell40_SEQ_MODE_1000    126              6015   4438  RISE       2
slow_clock.M_count_q_14_LC_18_24_5/carryin                         LogicCell40_SEQ_MODE_1000      0              6015   4438  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/carryout                        LogicCell40_SEQ_MODE_1000    126              6141   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryin   LogicCell40_SEQ_MODE_0000      0              6141   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryout  LogicCell40_SEQ_MODE_0000    126              6268   4438  RISE       2
slow_clock.M_count_q_16_LC_18_24_7/carryin                         LogicCell40_SEQ_MODE_1000      0              6268   4438  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/carryout                        LogicCell40_SEQ_MODE_1000    126              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              6590   4438  RISE       2
slow_clock.M_count_q_17_LC_18_25_0/carryin                         LogicCell40_SEQ_MODE_1000      0              6590   4438  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/carryout                        LogicCell40_SEQ_MODE_1000    126              6716   4438  RISE       2
slow_clock.M_count_q_18_LC_18_25_1/carryin                         LogicCell40_SEQ_MODE_1000      0              6716   4438  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/carryout                        LogicCell40_SEQ_MODE_1000    126              6843   4438  RISE       2
I__317/I                                                           InMux                          0              6843   4438  RISE       1
I__317/O                                                           InMux                        259              7102   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/in3       LogicCell40_SEQ_MODE_0000      0              7102   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/lcout     LogicCell40_SEQ_MODE_0000    316              7418   4438  RISE       1
I__318/I                                                           LocalMux                       0              7418   4438  RISE       1
I__318/O                                                           LocalMux                     330              7747   4438  RISE       1
I__319/I                                                           InMux                          0              7747   4438  RISE       1
I__319/O                                                           InMux                        259              8007   4438  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/in0                             LogicCell40_SEQ_MODE_1000      0              8007   4438  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: rst_n     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_n
Clock Port        : clk
Clock Reference   : clk_0:R
Setup Time        : 1252


Data Path Delay                3697
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1252

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_n                                  cu_top_0                   0      0                  RISE  1       
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
rst_n_ibuf_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__93/I                                Odrv12                     0      1207               RISE  1       
I__93/O                                Odrv12                     491    1698               RISE  1       
I__94/I                                Span12Mux_v                0      1698               RISE  1       
I__94/O                                Span12Mux_v                491    2189               RISE  1       
I__95/I                                Span12Mux_v                0      2189               RISE  1       
I__95/O                                Span12Mux_v                491    2680               RISE  1       
I__96/I                                Sp12to4                    0      2680               RISE  1       
I__96/O                                Sp12to4                    428    3108               RISE  1       
I__97/I                                LocalMux                   0      3108               RISE  1       
I__97/O                                LocalMux                   330    3437               RISE  1       
I__100/I                               InMux                      0      3437               RISE  1       
I__100/O                               InMux                      259    3697               RISE  1       
reset_cond.M_stage_q_2_LC_16_25_7/in0  LogicCell40_SEQ_MODE_1000  0      3697               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__244/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__244/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__245/I                                          GlobalMux                  0      2452               RISE  1       
I__245/O                                          GlobalMux                  154    2607               RISE  1       
I__248/I                                          ClkMux                     0      2607               RISE  1       
I__248/O                                          ClkMux                     309    2915               RISE  1       
reset_cond.M_stage_q_2_LC_16_25_7/clk             LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[0]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10872


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7417
---------------------------- ------
Clock To Out Delay            10872

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__244/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__244/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__245/I                                          GlobalMux                  0      2452               RISE  1       
I__245/O                                          GlobalMux                  154    2607               RISE  1       
I__249/I                                          ClkMux                     0      2607               RISE  1       
I__249/O                                          ClkMux                     309    2915               RISE  1       
slow_clock.M_slow_clock_value_q_LC_17_24_3/clk    LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
slow_clock.M_slow_clock_value_q_LC_17_24_3/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__71/I                                           Odrv12                     0      3455               FALL  1       
I__71/O                                           Odrv12                     540    3995               FALL  1       
I__73/I                                           Span12Mux_h                0      3995               FALL  1       
I__73/O                                           Span12Mux_h                540    4535               FALL  1       
I__74/I                                           Span12Mux_v                0      4535               FALL  1       
I__74/O                                           Span12Mux_v                540    5075               FALL  1       
I__75/I                                           Sp12to4                    0      5075               FALL  1       
I__75/O                                           Sp12to4                    449    5524               FALL  1       
I__76/I                                           Span4Mux_s3_h              0      5524               FALL  1       
I__76/O                                           Span4Mux_s3_h              231    5756               FALL  1       
I__77/I                                           LocalMux                   0      5756               FALL  1       
I__77/O                                           LocalMux                   309    6064               FALL  1       
I__78/I                                           IoInMux                    0      6064               FALL  1       
I__78/O                                           IoInMux                    217    6282               FALL  1       
led_obuf_0_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      6282               FALL  1       
led_obuf_0_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2237   8519               FALL  1       
led_obuf_0_iopad/DIN                              IO_PAD                     0      8519               FALL  1       
led_obuf_0_iopad/PACKAGEPIN:out                   IO_PAD                     2353   10872              FALL  1       
led[0]                                            cu_top_0                   0      10872              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: usb_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : usb_tx
Input Port       : usb_rx
Pad to Pad Delay : 6976

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
usb_rx                            cu_top_0                0      0                  RISE  1       
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                  0      0                  RISE  1       
usb_rx_ibuf_iopad/DOUT            IO_PAD                  590    590                RISE  1       
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__64/I                           Odrv12                  0      1207               RISE  1       
I__64/O                           Odrv12                  491    1698               RISE  1       
I__65/I                           Span12Mux_s0_v          0      1698               RISE  1       
I__65/O                           Span12Mux_s0_v          98     1796               RISE  1       
I__66/I                           LocalMux                0      1796               RISE  1       
I__66/O                           LocalMux                330    2126               RISE  1       
I__67/I                           IoInMux                 0      2126               RISE  1       
I__67/O                           IoInMux                 259    2385               RISE  1       
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2385               RISE  1       
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2237   4623               FALL  1       
usb_tx_obuf_iopad/DIN             IO_PAD                  0      4623               FALL  1       
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2353   6976               FALL  1       
usb_tx                            cu_top_0                0      6976               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: rst_n     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_n
Clock Port        : clk
Clock Reference   : clk_0:R
Hold Time         : -683


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3598
---------------------------- ------
Hold Time                      -683

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_n                                  cu_top_0                   0      0                  FALL  1       
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
rst_n_ibuf_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__93/I                                Odrv12                     0      1003               FALL  1       
I__93/O                                Odrv12                     540    1543               FALL  1       
I__94/I                                Span12Mux_v                0      1543               FALL  1       
I__94/O                                Span12Mux_v                540    2083               FALL  1       
I__95/I                                Span12Mux_v                0      2083               FALL  1       
I__95/O                                Span12Mux_v                540    2623               FALL  1       
I__96/I                                Sp12to4                    0      2623               FALL  1       
I__96/O                                Sp12to4                    449    3072               FALL  1       
I__97/I                                LocalMux                   0      3072               FALL  1       
I__97/O                                LocalMux                   309    3380               FALL  1       
I__98/I                                InMux                      0      3380               FALL  1       
I__98/O                                InMux                      217    3598               FALL  1       
reset_cond.M_stage_q_0_LC_16_25_2/in3  LogicCell40_SEQ_MODE_1000  0      3598               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__244/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__244/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__245/I                                          GlobalMux                  0      2452               RISE  1       
I__245/O                                          GlobalMux                  154    2607               RISE  1       
I__248/I                                          ClkMux                     0      2607               RISE  1       
I__248/O                                          ClkMux                     309    2915               RISE  1       
reset_cond.M_stage_q_0_LC_16_25_2/clk             LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[0]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10474


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7019
---------------------------- ------
Clock To Out Delay            10474

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__244/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__244/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__245/I                                          GlobalMux                  0      2452               RISE  1       
I__245/O                                          GlobalMux                  154    2607               RISE  1       
I__249/I                                          ClkMux                     0      2607               RISE  1       
I__249/O                                          ClkMux                     309    2915               RISE  1       
slow_clock.M_slow_clock_value_q_LC_17_24_3/clk    LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
slow_clock.M_slow_clock_value_q_LC_17_24_3/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__71/I                                           Odrv12                     0      3455               RISE  1       
I__71/O                                           Odrv12                     491    3946               RISE  1       
I__73/I                                           Span12Mux_h                0      3946               RISE  1       
I__73/O                                           Span12Mux_h                491    4437               RISE  1       
I__74/I                                           Span12Mux_v                0      4437               RISE  1       
I__74/O                                           Span12Mux_v                491    4928               RISE  1       
I__75/I                                           Sp12to4                    0      4928               RISE  1       
I__75/O                                           Sp12to4                    428    5356               RISE  1       
I__76/I                                           Span4Mux_s3_h              0      5356               RISE  1       
I__76/O                                           Span4Mux_s3_h              231    5587               RISE  1       
I__77/I                                           LocalMux                   0      5587               RISE  1       
I__77/O                                           LocalMux                   330    5917               RISE  1       
I__78/I                                           IoInMux                    0      5917               RISE  1       
I__78/O                                           IoInMux                    259    6176               RISE  1       
led_obuf_0_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      6176               RISE  1       
led_obuf_0_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2006   8182               RISE  1       
led_obuf_0_iopad/DIN                              IO_PAD                     0      8182               RISE  1       
led_obuf_0_iopad/PACKAGEPIN:out                   IO_PAD                     2292   10474              RISE  1       
led[0]                                            cu_top_0                   0      10474              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: usb_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : usb_tx
Input Port       : usb_rx
Pad to Pad Delay : 6471

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
usb_rx                            cu_top_0                0      0                  FALL  1       
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                  0      0                  FALL  1       
usb_rx_ibuf_iopad/DOUT            IO_PAD                  540    540                FALL  1       
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__64/I                           Odrv12                  0      1003               FALL  1       
I__64/O                           Odrv12                  540    1543               FALL  1       
I__65/I                           Span12Mux_s0_v          0      1543               FALL  1       
I__65/O                           Span12Mux_s0_v          105    1648               FALL  1       
I__66/I                           LocalMux                0      1648               FALL  1       
I__66/O                           LocalMux                309    1957               FALL  1       
I__67/I                           IoInMux                 0      1957               FALL  1       
I__67/O                           IoInMux                 217    2174               FALL  1       
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2174               FALL  1       
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2006   4180               RISE  1       
usb_tx_obuf_iopad/DIN             IO_PAD                  0      4180               RISE  1       
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2292   6471               RISE  1       
usb_tx                            cu_top_0                0      6471               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_19_LC_17_25_4/in0
Capture Clock    : slow_clock.M_count_q_19_LC_17_25_4/clk
Setup Constraint : 10000p
Path slack       : 4438p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                           LocalMux                       0              3455   4438  RISE       1
I__165/O                                                           LocalMux                     330              3785   4438  RISE       1
I__168/I                                                           InMux                          0              3785   4438  RISE       1
I__168/O                                                           InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                  LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout             LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                          LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                         LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                          LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                         LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                          LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                         LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                          LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                         LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                          LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                         LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin    LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout   LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                          LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                         LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin    LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout   LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin    LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout   LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
slow_clock.M_count_q_11_LC_18_24_2/carryin                         LogicCell40_SEQ_MODE_1000      0              5636   4438  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                        LogicCell40_SEQ_MODE_1000    126              5763   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryin   LogicCell40_SEQ_MODE_0000      0              5763   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    126              5889   4438  RISE       2
slow_clock.M_count_q_13_LC_18_24_4/carryin                         LogicCell40_SEQ_MODE_1000      0              5889   4438  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/carryout                        LogicCell40_SEQ_MODE_1000    126              6015   4438  RISE       2
slow_clock.M_count_q_14_LC_18_24_5/carryin                         LogicCell40_SEQ_MODE_1000      0              6015   4438  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/carryout                        LogicCell40_SEQ_MODE_1000    126              6141   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryin   LogicCell40_SEQ_MODE_0000      0              6141   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryout  LogicCell40_SEQ_MODE_0000    126              6268   4438  RISE       2
slow_clock.M_count_q_16_LC_18_24_7/carryin                         LogicCell40_SEQ_MODE_1000      0              6268   4438  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/carryout                        LogicCell40_SEQ_MODE_1000    126              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              6590   4438  RISE       2
slow_clock.M_count_q_17_LC_18_25_0/carryin                         LogicCell40_SEQ_MODE_1000      0              6590   4438  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/carryout                        LogicCell40_SEQ_MODE_1000    126              6716   4438  RISE       2
slow_clock.M_count_q_18_LC_18_25_1/carryin                         LogicCell40_SEQ_MODE_1000      0              6716   4438  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/carryout                        LogicCell40_SEQ_MODE_1000    126              6843   4438  RISE       2
I__317/I                                                           InMux                          0              6843   4438  RISE       1
I__317/O                                                           InMux                        259              7102   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/in3       LogicCell40_SEQ_MODE_0000      0              7102   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/lcout     LogicCell40_SEQ_MODE_0000    316              7418   4438  RISE       1
I__318/I                                                           LocalMux                       0              7418   4438  RISE       1
I__318/O                                                           LocalMux                     330              7747   4438  RISE       1
I__319/I                                                           InMux                          0              7747   4438  RISE       1
I__319/O                                                           InMux                        259              8007   4438  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/in0                             LogicCell40_SEQ_MODE_1000      0              8007   4438  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_20_LC_17_25_5/in3
Capture Clock    : slow_clock.M_count_q_20_LC_17_25_5/clk
Setup Constraint : 10000p
Path slack       : 4509p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           8133
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                           LocalMux                       0              3455   4438  RISE       1
I__165/O                                                           LocalMux                     330              3785   4438  RISE       1
I__168/I                                                           InMux                          0              3785   4438  RISE       1
I__168/O                                                           InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                  LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout             LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                          LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                         LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                          LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                         LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                          LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                         LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                          LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                         LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                          LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                         LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin    LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout   LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                          LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                         LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin    LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout   LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin    LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout   LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
slow_clock.M_count_q_11_LC_18_24_2/carryin                         LogicCell40_SEQ_MODE_1000      0              5636   4438  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                        LogicCell40_SEQ_MODE_1000    126              5763   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryin   LogicCell40_SEQ_MODE_0000      0              5763   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    126              5889   4438  RISE       2
slow_clock.M_count_q_13_LC_18_24_4/carryin                         LogicCell40_SEQ_MODE_1000      0              5889   4438  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/carryout                        LogicCell40_SEQ_MODE_1000    126              6015   4438  RISE       2
slow_clock.M_count_q_14_LC_18_24_5/carryin                         LogicCell40_SEQ_MODE_1000      0              6015   4438  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/carryout                        LogicCell40_SEQ_MODE_1000    126              6141   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryin   LogicCell40_SEQ_MODE_0000      0              6141   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryout  LogicCell40_SEQ_MODE_0000    126              6268   4438  RISE       2
slow_clock.M_count_q_16_LC_18_24_7/carryin                         LogicCell40_SEQ_MODE_1000      0              6268   4438  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/carryout                        LogicCell40_SEQ_MODE_1000    126              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              6590   4438  RISE       2
slow_clock.M_count_q_17_LC_18_25_0/carryin                         LogicCell40_SEQ_MODE_1000      0              6590   4438  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/carryout                        LogicCell40_SEQ_MODE_1000    126              6716   4438  RISE       2
slow_clock.M_count_q_18_LC_18_25_1/carryin                         LogicCell40_SEQ_MODE_1000      0              6716   4438  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/carryout                        LogicCell40_SEQ_MODE_1000    126              6843   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/carryin   LogicCell40_SEQ_MODE_0000      0              6843   4508  RISE       1
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/carryout  LogicCell40_SEQ_MODE_0000    126              6969   4508  RISE       2
I__308/I                                                           InMux                          0              6969   4508  RISE       1
I__308/O                                                           InMux                        259              7228   4508  RISE       1
slow_clock.un1_M_count_d_1_cry_19_THRU_LUT4_0_LC_18_25_3/in3       LogicCell40_SEQ_MODE_0000      0              7228   4508  RISE       1
slow_clock.un1_M_count_d_1_cry_19_THRU_LUT4_0_LC_18_25_3/lcout     LogicCell40_SEQ_MODE_0000    316              7544   4508  RISE       1
I__309/I                                                           LocalMux                       0              7544   4508  RISE       1
I__309/O                                                           LocalMux                     330              7874   4508  RISE       1
I__310/I                                                           InMux                          0              7874   4508  RISE       1
I__310/O                                                           InMux                        259              8133   4508  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/in3                             LogicCell40_SEQ_MODE_1000      0              8133   4508  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_4_LC_18_23_3/lcout
Path End         : slow_clock.M_count_q_9_LC_17_22_1/in0
Capture Clock    : slow_clock.M_count_q_9_LC_17_22_1/clk
Setup Constraint : 10000p
Path slack       : 5020p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_4_LC_18_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4817  RISE       2
I__142/I                                          Odrv4                          0              3455   5020  RISE       1
I__142/O                                          Odrv4                        351              3806   5020  RISE       1
I__144/I                                          Span4Mux_h                     0              3806   5020  RISE       1
I__144/O                                          Span4Mux_h                   302              4107   5020  RISE       1
I__145/I                                          LocalMux                       0              4107   5020  RISE       1
I__145/O                                          LocalMux                     330              4437   5020  RISE       1
I__146/I                                          InMux                          0              4437   5020  RISE       1
I__146/O                                          InMux                        259              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   5020  RISE       1
I__86/I                                           Odrv4                          0              5145   5020  RISE       1
I__86/O                                           Odrv4                        351              5496   5020  RISE       1
I__87/I                                           LocalMux                       0              5496   5020  RISE       1
I__87/O                                           LocalMux                     330              5826   5020  RISE       1
I__88/I                                           InMux                          0              5826   5020  RISE       1
I__88/O                                           InMux                        259              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    400              6485   5020  RISE       9
I__281/I                                          Odrv4                          0              6485   5020  RISE       1
I__281/O                                          Odrv4                        351              6836   5020  RISE       1
I__286/I                                          LocalMux                       0              6836   5020  RISE       1
I__286/O                                          LocalMux                     330              7165   5020  RISE       1
I__293/I                                          InMux                          0              7165   5020  RISE       1
I__293/O                                          InMux                        259              7425   5020  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/in0             LogicCell40_SEQ_MODE_1000      0              7425   5020  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__246/I                                          ClkMux                         0              2607  RISE       1
I__246/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_4_LC_18_23_3/lcout
Path End         : slow_clock.M_count_q_10_LC_17_25_6/in0
Capture Clock    : slow_clock.M_count_q_10_LC_17_25_6/clk
Setup Constraint : 10000p
Path slack       : 5020p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_4_LC_18_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4817  RISE       2
I__142/I                                          Odrv4                          0              3455   5020  RISE       1
I__142/O                                          Odrv4                        351              3806   5020  RISE       1
I__144/I                                          Span4Mux_h                     0              3806   5020  RISE       1
I__144/O                                          Span4Mux_h                   302              4107   5020  RISE       1
I__145/I                                          LocalMux                       0              4107   5020  RISE       1
I__145/O                                          LocalMux                     330              4437   5020  RISE       1
I__146/I                                          InMux                          0              4437   5020  RISE       1
I__146/O                                          InMux                        259              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   5020  RISE       1
I__86/I                                           Odrv4                          0              5145   5020  RISE       1
I__86/O                                           Odrv4                        351              5496   5020  RISE       1
I__87/I                                           LocalMux                       0              5496   5020  RISE       1
I__87/O                                           LocalMux                     330              5826   5020  RISE       1
I__88/I                                           InMux                          0              5826   5020  RISE       1
I__88/O                                           InMux                        259              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    400              6485   5020  RISE       9
I__283/I                                          Odrv4                          0              6485   5020  RISE       1
I__283/O                                          Odrv4                        351              6836   5020  RISE       1
I__290/I                                          LocalMux                       0              6836   5020  RISE       1
I__290/O                                          LocalMux                     330              7165   5020  RISE       1
I__296/I                                          InMux                          0              7165   5020  RISE       1
I__296/O                                          InMux                        259              7425   5020  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/in0            LogicCell40_SEQ_MODE_1000      0              7425   5020  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_23_LC_18_25_6/in3
Capture Clock    : slow_clock.M_count_q_23_LC_18_25_6/clk
Setup Constraint : 10000p
Path slack       : 5035p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7607
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                           LocalMux                       0              3455   4438  RISE       1
I__165/O                                                           LocalMux                     330              3785   4438  RISE       1
I__168/I                                                           InMux                          0              3785   4438  RISE       1
I__168/O                                                           InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                  LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout             LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                          LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                         LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                          LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                         LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                          LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                         LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                          LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                         LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                          LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                         LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin    LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout   LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                          LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                         LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin    LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout   LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin    LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout   LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
slow_clock.M_count_q_11_LC_18_24_2/carryin                         LogicCell40_SEQ_MODE_1000      0              5636   4438  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                        LogicCell40_SEQ_MODE_1000    126              5763   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryin   LogicCell40_SEQ_MODE_0000      0              5763   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    126              5889   4438  RISE       2
slow_clock.M_count_q_13_LC_18_24_4/carryin                         LogicCell40_SEQ_MODE_1000      0              5889   4438  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/carryout                        LogicCell40_SEQ_MODE_1000    126              6015   4438  RISE       2
slow_clock.M_count_q_14_LC_18_24_5/carryin                         LogicCell40_SEQ_MODE_1000      0              6015   4438  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/carryout                        LogicCell40_SEQ_MODE_1000    126              6141   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryin   LogicCell40_SEQ_MODE_0000      0              6141   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryout  LogicCell40_SEQ_MODE_0000    126              6268   4438  RISE       2
slow_clock.M_count_q_16_LC_18_24_7/carryin                         LogicCell40_SEQ_MODE_1000      0              6268   4438  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/carryout                        LogicCell40_SEQ_MODE_1000    126              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              6590   4438  RISE       2
slow_clock.M_count_q_17_LC_18_25_0/carryin                         LogicCell40_SEQ_MODE_1000      0              6590   4438  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/carryout                        LogicCell40_SEQ_MODE_1000    126              6716   4438  RISE       2
slow_clock.M_count_q_18_LC_18_25_1/carryin                         LogicCell40_SEQ_MODE_1000      0              6716   4438  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/carryout                        LogicCell40_SEQ_MODE_1000    126              6843   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/carryin   LogicCell40_SEQ_MODE_0000      0              6843   4508  RISE       1
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/carryout  LogicCell40_SEQ_MODE_0000    126              6969   4508  RISE       2
slow_clock.un1_M_count_d_1_cry_19_THRU_LUT4_0_LC_18_25_3/carryin   LogicCell40_SEQ_MODE_0000      0              6969   5034  RISE       1
slow_clock.un1_M_count_d_1_cry_19_THRU_LUT4_0_LC_18_25_3/carryout  LogicCell40_SEQ_MODE_0000    126              7095   5034  RISE       2
slow_clock.M_count_q_21_LC_18_25_4/carryin                         LogicCell40_SEQ_MODE_1000      0              7095   5034  RISE       1
slow_clock.M_count_q_21_LC_18_25_4/carryout                        LogicCell40_SEQ_MODE_1000    126              7221   5034  RISE       2
slow_clock.M_count_q_22_LC_18_25_5/carryin                         LogicCell40_SEQ_MODE_1000      0              7221   5034  RISE       1
slow_clock.M_count_q_22_LC_18_25_5/carryout                        LogicCell40_SEQ_MODE_1000    126              7348   5034  RISE       1
I__259/I                                                           InMux                          0              7348   5034  RISE       1
I__259/O                                                           InMux                        259              7607   5034  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/in3                             LogicCell40_SEQ_MODE_1000      0              7607   5034  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_4_LC_18_23_3/lcout
Path End         : slow_clock.M_count_q_15_LC_17_25_1/in1
Capture Clock    : slow_clock.M_count_q_15_LC_17_25_1/clk
Setup Constraint : 10000p
Path slack       : 5090p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_4_LC_18_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4817  RISE       2
I__142/I                                          Odrv4                          0              3455   5020  RISE       1
I__142/O                                          Odrv4                        351              3806   5020  RISE       1
I__144/I                                          Span4Mux_h                     0              3806   5020  RISE       1
I__144/O                                          Span4Mux_h                   302              4107   5020  RISE       1
I__145/I                                          LocalMux                       0              4107   5020  RISE       1
I__145/O                                          LocalMux                     330              4437   5020  RISE       1
I__146/I                                          InMux                          0              4437   5020  RISE       1
I__146/O                                          InMux                        259              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   5020  RISE       1
I__86/I                                           Odrv4                          0              5145   5020  RISE       1
I__86/O                                           Odrv4                        351              5496   5020  RISE       1
I__87/I                                           LocalMux                       0              5496   5020  RISE       1
I__87/O                                           LocalMux                     330              5826   5020  RISE       1
I__88/I                                           InMux                          0              5826   5020  RISE       1
I__88/O                                           InMux                        259              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    400              6485   5020  RISE       9
I__283/I                                          Odrv4                          0              6485   5020  RISE       1
I__283/O                                          Odrv4                        351              6836   5020  RISE       1
I__290/I                                          LocalMux                       0              6836   5020  RISE       1
I__290/O                                          LocalMux                     330              7165   5020  RISE       1
I__294/I                                          InMux                          0              7165   5091  RISE       1
I__294/O                                          InMux                        259              7425   5091  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/in1            LogicCell40_SEQ_MODE_1000      0              7425   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_4_LC_18_23_3/lcout
Path End         : slow_clock.M_count_q_20_LC_17_25_5/in1
Capture Clock    : slow_clock.M_count_q_20_LC_17_25_5/clk
Setup Constraint : 10000p
Path slack       : 5090p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7425
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_4_LC_18_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4817  RISE       2
I__142/I                                          Odrv4                          0              3455   5020  RISE       1
I__142/O                                          Odrv4                        351              3806   5020  RISE       1
I__144/I                                          Span4Mux_h                     0              3806   5020  RISE       1
I__144/O                                          Span4Mux_h                   302              4107   5020  RISE       1
I__145/I                                          LocalMux                       0              4107   5020  RISE       1
I__145/O                                          LocalMux                     330              4437   5020  RISE       1
I__146/I                                          InMux                          0              4437   5020  RISE       1
I__146/O                                          InMux                        259              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   5020  RISE       1
I__86/I                                           Odrv4                          0              5145   5020  RISE       1
I__86/O                                           Odrv4                        351              5496   5020  RISE       1
I__87/I                                           LocalMux                       0              5496   5020  RISE       1
I__87/O                                           LocalMux                     330              5826   5020  RISE       1
I__88/I                                           InMux                          0              5826   5020  RISE       1
I__88/O                                           InMux                        259              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    400              6485   5020  RISE       9
I__283/I                                          Odrv4                          0              6485   5020  RISE       1
I__283/O                                          Odrv4                        351              6836   5020  RISE       1
I__290/I                                          LocalMux                       0              6836   5020  RISE       1
I__290/O                                          LocalMux                     330              7165   5020  RISE       1
I__295/I                                          InMux                          0              7165   5091  RISE       1
I__295/O                                          InMux                        259              7425   5091  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/in1            LogicCell40_SEQ_MODE_1000      0              7425   5091  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_22_LC_18_25_5/in3
Capture Clock    : slow_clock.M_count_q_22_LC_18_25_5/clk
Setup Constraint : 10000p
Path slack       : 5161p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                           LocalMux                       0              3455   4438  RISE       1
I__165/O                                                           LocalMux                     330              3785   4438  RISE       1
I__168/I                                                           InMux                          0              3785   4438  RISE       1
I__168/O                                                           InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                  LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout             LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                          LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                         LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                          LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                         LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                          LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                         LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                          LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                         LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                          LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                         LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin    LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout   LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                          LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                         LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin    LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout   LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin    LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout   LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
slow_clock.M_count_q_11_LC_18_24_2/carryin                         LogicCell40_SEQ_MODE_1000      0              5636   4438  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                        LogicCell40_SEQ_MODE_1000    126              5763   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryin   LogicCell40_SEQ_MODE_0000      0              5763   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    126              5889   4438  RISE       2
slow_clock.M_count_q_13_LC_18_24_4/carryin                         LogicCell40_SEQ_MODE_1000      0              5889   4438  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/carryout                        LogicCell40_SEQ_MODE_1000    126              6015   4438  RISE       2
slow_clock.M_count_q_14_LC_18_24_5/carryin                         LogicCell40_SEQ_MODE_1000      0              6015   4438  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/carryout                        LogicCell40_SEQ_MODE_1000    126              6141   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryin   LogicCell40_SEQ_MODE_0000      0              6141   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryout  LogicCell40_SEQ_MODE_0000    126              6268   4438  RISE       2
slow_clock.M_count_q_16_LC_18_24_7/carryin                         LogicCell40_SEQ_MODE_1000      0              6268   4438  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/carryout                        LogicCell40_SEQ_MODE_1000    126              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              6590   4438  RISE       2
slow_clock.M_count_q_17_LC_18_25_0/carryin                         LogicCell40_SEQ_MODE_1000      0              6590   4438  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/carryout                        LogicCell40_SEQ_MODE_1000    126              6716   4438  RISE       2
slow_clock.M_count_q_18_LC_18_25_1/carryin                         LogicCell40_SEQ_MODE_1000      0              6716   4438  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/carryout                        LogicCell40_SEQ_MODE_1000    126              6843   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/carryin   LogicCell40_SEQ_MODE_0000      0              6843   4508  RISE       1
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/carryout  LogicCell40_SEQ_MODE_0000    126              6969   4508  RISE       2
slow_clock.un1_M_count_d_1_cry_19_THRU_LUT4_0_LC_18_25_3/carryin   LogicCell40_SEQ_MODE_0000      0              6969   5034  RISE       1
slow_clock.un1_M_count_d_1_cry_19_THRU_LUT4_0_LC_18_25_3/carryout  LogicCell40_SEQ_MODE_0000    126              7095   5034  RISE       2
slow_clock.M_count_q_21_LC_18_25_4/carryin                         LogicCell40_SEQ_MODE_1000      0              7095   5034  RISE       1
slow_clock.M_count_q_21_LC_18_25_4/carryout                        LogicCell40_SEQ_MODE_1000    126              7221   5034  RISE       2
I__297/I                                                           InMux                          0              7221   5161  RISE       1
I__297/O                                                           InMux                        259              7481   5161  RISE       1
slow_clock.M_count_q_22_LC_18_25_5/in3                             LogicCell40_SEQ_MODE_1000      0              7481   5161  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_22_LC_18_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_21_LC_18_25_4/in3
Capture Clock    : slow_clock.M_count_q_21_LC_18_25_4/clk
Setup Constraint : 10000p
Path slack       : 5287p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           7355
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                           LocalMux                       0              3455   4438  RISE       1
I__165/O                                                           LocalMux                     330              3785   4438  RISE       1
I__168/I                                                           InMux                          0              3785   4438  RISE       1
I__168/O                                                           InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                  LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout             LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                          LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                         LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                          LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                         LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                          LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                         LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                          LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                         LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                          LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                         LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin    LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout   LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                          LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                         LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin    LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout   LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin    LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout   LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
slow_clock.M_count_q_11_LC_18_24_2/carryin                         LogicCell40_SEQ_MODE_1000      0              5636   4438  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                        LogicCell40_SEQ_MODE_1000    126              5763   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryin   LogicCell40_SEQ_MODE_0000      0              5763   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    126              5889   4438  RISE       2
slow_clock.M_count_q_13_LC_18_24_4/carryin                         LogicCell40_SEQ_MODE_1000      0              5889   4438  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/carryout                        LogicCell40_SEQ_MODE_1000    126              6015   4438  RISE       2
slow_clock.M_count_q_14_LC_18_24_5/carryin                         LogicCell40_SEQ_MODE_1000      0              6015   4438  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/carryout                        LogicCell40_SEQ_MODE_1000    126              6141   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryin   LogicCell40_SEQ_MODE_0000      0              6141   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryout  LogicCell40_SEQ_MODE_0000    126              6268   4438  RISE       2
slow_clock.M_count_q_16_LC_18_24_7/carryin                         LogicCell40_SEQ_MODE_1000      0              6268   4438  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/carryout                        LogicCell40_SEQ_MODE_1000    126              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              6590   4438  RISE       2
slow_clock.M_count_q_17_LC_18_25_0/carryin                         LogicCell40_SEQ_MODE_1000      0              6590   4438  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/carryout                        LogicCell40_SEQ_MODE_1000    126              6716   4438  RISE       2
slow_clock.M_count_q_18_LC_18_25_1/carryin                         LogicCell40_SEQ_MODE_1000      0              6716   4438  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/carryout                        LogicCell40_SEQ_MODE_1000    126              6843   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/carryin   LogicCell40_SEQ_MODE_0000      0              6843   4508  RISE       1
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/carryout  LogicCell40_SEQ_MODE_0000    126              6969   4508  RISE       2
slow_clock.un1_M_count_d_1_cry_19_THRU_LUT4_0_LC_18_25_3/carryin   LogicCell40_SEQ_MODE_0000      0              6969   5034  RISE       1
slow_clock.un1_M_count_d_1_cry_19_THRU_LUT4_0_LC_18_25_3/carryout  LogicCell40_SEQ_MODE_0000    126              7095   5034  RISE       2
I__303/I                                                           InMux                          0              7095   5287  RISE       1
I__303/O                                                           InMux                        259              7355   5287  RISE       1
slow_clock.M_count_q_21_LC_18_25_4/in3                             LogicCell40_SEQ_MODE_1000      0              7355   5287  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_21_LC_18_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_15_LC_17_25_1/in3
Capture Clock    : slow_clock.M_count_q_15_LC_17_25_1/clk
Setup Constraint : 10000p
Path slack       : 5336p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           7306
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                           LocalMux                       0              3455   4438  RISE       1
I__165/O                                                           LocalMux                     330              3785   4438  RISE       1
I__168/I                                                           InMux                          0              3785   4438  RISE       1
I__168/O                                                           InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                  LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout             LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                          LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                         LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                          LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                         LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                          LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                         LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                          LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                         LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                          LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                         LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin    LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout   LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                          LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                         LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin    LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout   LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin    LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout   LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
slow_clock.M_count_q_11_LC_18_24_2/carryin                         LogicCell40_SEQ_MODE_1000      0              5636   4438  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                        LogicCell40_SEQ_MODE_1000    126              5763   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryin   LogicCell40_SEQ_MODE_0000      0              5763   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    126              5889   4438  RISE       2
slow_clock.M_count_q_13_LC_18_24_4/carryin                         LogicCell40_SEQ_MODE_1000      0              5889   4438  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/carryout                        LogicCell40_SEQ_MODE_1000    126              6015   4438  RISE       2
slow_clock.M_count_q_14_LC_18_24_5/carryin                         LogicCell40_SEQ_MODE_1000      0              6015   4438  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/carryout                        LogicCell40_SEQ_MODE_1000    126              6141   4438  RISE       2
I__178/I                                                           InMux                          0              6141   5336  RISE       1
I__178/O                                                           InMux                        259              6401   5336  RISE       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/in3       LogicCell40_SEQ_MODE_0000      0              6401   5336  RISE       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/lcout     LogicCell40_SEQ_MODE_0000    316              6716   5336  RISE       1
I__179/I                                                           LocalMux                       0              6716   5336  RISE       1
I__179/O                                                           LocalMux                     330              7046   5336  RISE       1
I__180/I                                                           InMux                          0              7046   5336  RISE       1
I__180/O                                                           InMux                        259              7306   5336  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/in3                             LogicCell40_SEQ_MODE_1000      0              7306   5336  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_4_LC_18_23_3/lcout
Path End         : slow_clock.M_count_q_12_LC_17_23_1/in0
Capture Clock    : slow_clock.M_count_q_12_LC_17_23_1/clk
Setup Constraint : 10000p
Path slack       : 5371p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3619
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_4_LC_18_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4817  RISE       2
I__142/I                                          Odrv4                          0              3455   5020  RISE       1
I__142/O                                          Odrv4                        351              3806   5020  RISE       1
I__144/I                                          Span4Mux_h                     0              3806   5020  RISE       1
I__144/O                                          Span4Mux_h                   302              4107   5020  RISE       1
I__145/I                                          LocalMux                       0              4107   5020  RISE       1
I__145/O                                          LocalMux                     330              4437   5020  RISE       1
I__146/I                                          InMux                          0              4437   5020  RISE       1
I__146/O                                          InMux                        259              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   5020  RISE       1
I__86/I                                           Odrv4                          0              5145   5020  RISE       1
I__86/O                                           Odrv4                        351              5496   5020  RISE       1
I__87/I                                           LocalMux                       0              5496   5020  RISE       1
I__87/O                                           LocalMux                     330              5826   5020  RISE       1
I__88/I                                           InMux                          0              5826   5020  RISE       1
I__88/O                                           InMux                        259              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    400              6485   5020  RISE       9
I__282/I                                          LocalMux                       0              6485   5371  RISE       1
I__282/O                                          LocalMux                     330              6815   5371  RISE       1
I__287/I                                          InMux                          0              6815   5371  RISE       1
I__287/O                                          InMux                        259              7074   5371  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/in0            LogicCell40_SEQ_MODE_1000      0              7074   5371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_4_LC_18_23_3/lcout
Path End         : slow_clock.M_count_q_23_LC_18_25_6/in0
Capture Clock    : slow_clock.M_count_q_23_LC_18_25_6/clk
Setup Constraint : 10000p
Path slack       : 5371p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3619
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_4_LC_18_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4817  RISE       2
I__142/I                                          Odrv4                          0              3455   5020  RISE       1
I__142/O                                          Odrv4                        351              3806   5020  RISE       1
I__144/I                                          Span4Mux_h                     0              3806   5020  RISE       1
I__144/O                                          Span4Mux_h                   302              4107   5020  RISE       1
I__145/I                                          LocalMux                       0              4107   5020  RISE       1
I__145/O                                          LocalMux                     330              4437   5020  RISE       1
I__146/I                                          InMux                          0              4437   5020  RISE       1
I__146/O                                          InMux                        259              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   5020  RISE       1
I__86/I                                           Odrv4                          0              5145   5020  RISE       1
I__86/O                                           Odrv4                        351              5496   5020  RISE       1
I__87/I                                           LocalMux                       0              5496   5020  RISE       1
I__87/O                                           LocalMux                     330              5826   5020  RISE       1
I__88/I                                           InMux                          0              5826   5020  RISE       1
I__88/O                                           InMux                        259              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    400              6485   5020  RISE       9
I__284/I                                          LocalMux                       0              6485   5371  RISE       1
I__284/O                                          LocalMux                     330              6815   5371  RISE       1
I__291/I                                          InMux                          0              6815   5371  RISE       1
I__291/O                                          InMux                        259              7074   5371  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/in0            LogicCell40_SEQ_MODE_1000      0              7074   5371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_4_LC_18_23_3/lcout
Path End         : slow_clock.M_count_q_7_LC_17_23_5/in0
Capture Clock    : slow_clock.M_count_q_7_LC_17_23_5/clk
Setup Constraint : 10000p
Path slack       : 5371p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3619
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_4_LC_18_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4817  RISE       2
I__142/I                                          Odrv4                          0              3455   5020  RISE       1
I__142/O                                          Odrv4                        351              3806   5020  RISE       1
I__144/I                                          Span4Mux_h                     0              3806   5020  RISE       1
I__144/O                                          Span4Mux_h                   302              4107   5020  RISE       1
I__145/I                                          LocalMux                       0              4107   5020  RISE       1
I__145/O                                          LocalMux                     330              4437   5020  RISE       1
I__146/I                                          InMux                          0              4437   5020  RISE       1
I__146/O                                          InMux                        259              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   5020  RISE       1
I__86/I                                           Odrv4                          0              5145   5020  RISE       1
I__86/O                                           Odrv4                        351              5496   5020  RISE       1
I__87/I                                           LocalMux                       0              5496   5020  RISE       1
I__87/O                                           LocalMux                     330              5826   5020  RISE       1
I__88/I                                           InMux                          0              5826   5020  RISE       1
I__88/O                                           InMux                        259              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    400              6485   5020  RISE       9
I__282/I                                          LocalMux                       0              6485   5371  RISE       1
I__282/O                                          LocalMux                     330              6815   5371  RISE       1
I__288/I                                          InMux                          0              6815   5371  RISE       1
I__288/O                                          InMux                        259              7074   5371  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/in0             LogicCell40_SEQ_MODE_1000      0              7074   5371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_4_LC_18_23_3/lcout
Path End         : slow_clock.M_count_q_0_LC_17_23_4/in1
Capture Clock    : slow_clock.M_count_q_0_LC_17_23_4/clk
Setup Constraint : 10000p
Path slack       : 5441p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3619
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_4_LC_18_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4817  RISE       2
I__142/I                                          Odrv4                          0              3455   5020  RISE       1
I__142/O                                          Odrv4                        351              3806   5020  RISE       1
I__144/I                                          Span4Mux_h                     0              3806   5020  RISE       1
I__144/O                                          Span4Mux_h                   302              4107   5020  RISE       1
I__145/I                                          LocalMux                       0              4107   5020  RISE       1
I__145/O                                          LocalMux                     330              4437   5020  RISE       1
I__146/I                                          InMux                          0              4437   5020  RISE       1
I__146/O                                          InMux                        259              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   5020  RISE       1
I__86/I                                           Odrv4                          0              5145   5020  RISE       1
I__86/O                                           Odrv4                        351              5496   5020  RISE       1
I__87/I                                           LocalMux                       0              5496   5020  RISE       1
I__87/O                                           LocalMux                     330              5826   5020  RISE       1
I__88/I                                           InMux                          0              5826   5020  RISE       1
I__88/O                                           InMux                        259              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    400              6485   5020  RISE       9
I__282/I                                          LocalMux                       0              6485   5371  RISE       1
I__282/O                                          LocalMux                     330              6815   5371  RISE       1
I__289/I                                          InMux                          0              6815   5441  RISE       1
I__289/O                                          InMux                        259              7074   5441  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/in1             LogicCell40_SEQ_MODE_1000      0              7074   5441  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_4_LC_18_23_3/lcout
Path End         : slow_clock.M_count_q_19_LC_17_25_4/in3
Capture Clock    : slow_clock.M_count_q_19_LC_17_25_4/clk
Setup Constraint : 10000p
Path slack       : 5568p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3619
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_4_LC_18_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4817  RISE       2
I__142/I                                          Odrv4                          0              3455   5020  RISE       1
I__142/O                                          Odrv4                        351              3806   5020  RISE       1
I__144/I                                          Span4Mux_h                     0              3806   5020  RISE       1
I__144/O                                          Span4Mux_h                   302              4107   5020  RISE       1
I__145/I                                          LocalMux                       0              4107   5020  RISE       1
I__145/O                                          LocalMux                     330              4437   5020  RISE       1
I__146/I                                          InMux                          0              4437   5020  RISE       1
I__146/O                                          InMux                        259              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   5020  RISE       1
I__86/I                                           Odrv4                          0              5145   5020  RISE       1
I__86/O                                           Odrv4                        351              5496   5020  RISE       1
I__87/I                                           LocalMux                       0              5496   5020  RISE       1
I__87/O                                           LocalMux                     330              5826   5020  RISE       1
I__88/I                                           InMux                          0              5826   5020  RISE       1
I__88/O                                           InMux                        259              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    400              6485   5020  RISE       9
I__285/I                                          LocalMux                       0              6485   5567  RISE       1
I__285/O                                          LocalMux                     330              6815   5567  RISE       1
I__292/I                                          InMux                          0              6815   5567  RISE       1
I__292/O                                          InMux                        259              7074   5567  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/in3            LogicCell40_SEQ_MODE_1000      0              7074   5567  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_9_LC_17_22_1/in2
Capture Clock    : slow_clock.M_count_q_9_LC_17_22_1/clk
Setup Constraint : 10000p
Path slack       : 5644p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6899
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                          LocalMux                       0              3455   4438  RISE       1
I__165/O                                                          LocalMux                     330              3785   4438  RISE       1
I__168/I                                                          InMux                          0              3785   4438  RISE       1
I__168/O                                                          InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                         LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                        LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                         LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                        LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                         LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                        LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                         LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                        LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                         LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                        LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin   LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout  LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                         LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                        LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
I__224/I                                                          InMux                          0              5384   5645  RISE       1
I__224/O                                                          InMux                        259              5643   5645  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/in3       LogicCell40_SEQ_MODE_0000      0              5643   5645  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/lcout     LogicCell40_SEQ_MODE_0000    316              5959   5645  RISE       1
I__225/I                                                          Odrv4                          0              5959   5645  RISE       1
I__225/O                                                          Odrv4                        351              6310   5645  RISE       1
I__226/I                                                          LocalMux                       0              6310   5645  RISE       1
I__226/O                                                          LocalMux                     330              6639   5645  RISE       1
I__227/I                                                          InMux                          0              6639   5645  RISE       1
I__227/O                                                          InMux                        259              6899   5645  RISE       1
I__228/I                                                          CascadeMux                     0              6899   5645  RISE       1
I__228/O                                                          CascadeMux                     0              6899   5645  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/in2                             LogicCell40_SEQ_MODE_1000      0              6899   5645  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__246/I                                          ClkMux                         0              2607  RISE       1
I__246/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_18_LC_18_25_1/in3
Capture Clock    : slow_clock.M_count_q_18_LC_18_25_1/clk
Setup Constraint : 10000p
Path slack       : 5666p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3521
-------------------------------------   ---- 
End-of-path arrival time (ps)           6976
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                           LocalMux                       0              3455   4438  RISE       1
I__165/O                                                           LocalMux                     330              3785   4438  RISE       1
I__168/I                                                           InMux                          0              3785   4438  RISE       1
I__168/O                                                           InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                  LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout             LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                          LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                         LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                          LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                         LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                          LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                         LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                          LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                         LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                          LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                         LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin    LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout   LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                          LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                         LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin    LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout   LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin    LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout   LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
slow_clock.M_count_q_11_LC_18_24_2/carryin                         LogicCell40_SEQ_MODE_1000      0              5636   4438  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                        LogicCell40_SEQ_MODE_1000    126              5763   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryin   LogicCell40_SEQ_MODE_0000      0              5763   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    126              5889   4438  RISE       2
slow_clock.M_count_q_13_LC_18_24_4/carryin                         LogicCell40_SEQ_MODE_1000      0              5889   4438  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/carryout                        LogicCell40_SEQ_MODE_1000    126              6015   4438  RISE       2
slow_clock.M_count_q_14_LC_18_24_5/carryin                         LogicCell40_SEQ_MODE_1000      0              6015   4438  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/carryout                        LogicCell40_SEQ_MODE_1000    126              6141   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryin   LogicCell40_SEQ_MODE_0000      0              6141   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryout  LogicCell40_SEQ_MODE_0000    126              6268   4438  RISE       2
slow_clock.M_count_q_16_LC_18_24_7/carryin                         LogicCell40_SEQ_MODE_1000      0              6268   4438  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/carryout                        LogicCell40_SEQ_MODE_1000    126              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              6590   4438  RISE       2
slow_clock.M_count_q_17_LC_18_25_0/carryin                         LogicCell40_SEQ_MODE_1000      0              6590   4438  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/carryout                        LogicCell40_SEQ_MODE_1000    126              6716   4438  RISE       2
I__326/I                                                           InMux                          0              6716   5666  RISE       1
I__326/O                                                           InMux                        259              6976   5666  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/in3                             LogicCell40_SEQ_MODE_1000      0              6976   5666  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_12_LC_17_23_1/in3
Capture Clock    : slow_clock.M_count_q_12_LC_17_23_1/clk
Setup Constraint : 10000p
Path slack       : 5715p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                          LocalMux                       0              3455   4438  RISE       1
I__165/O                                                          LocalMux                     330              3785   4438  RISE       1
I__168/I                                                          InMux                          0              3785   4438  RISE       1
I__168/O                                                          InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                         LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                        LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                         LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                        LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                         LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                        LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                         LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                        LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                         LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                        LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin   LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout  LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                         LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                        LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin   LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout  LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin   LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout  LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
slow_clock.M_count_q_11_LC_18_24_2/carryin                        LogicCell40_SEQ_MODE_1000      0              5636   4438  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                       LogicCell40_SEQ_MODE_1000    126              5763   4438  RISE       2
I__198/I                                                          InMux                          0              5763   5715  RISE       1
I__198/O                                                          InMux                        259              6022   5715  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/in3      LogicCell40_SEQ_MODE_0000      0              6022   5715  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/lcout    LogicCell40_SEQ_MODE_0000    316              6338   5715  RISE       1
I__199/I                                                          LocalMux                       0              6338   5715  RISE       1
I__199/O                                                          LocalMux                     330              6667   5715  RISE       1
I__200/I                                                          InMux                          0              6667   5715  RISE       1
I__200/O                                                          InMux                        259              6927   5715  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/in3                            LogicCell40_SEQ_MODE_1000      0              6927   5715  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_17_LC_18_25_0/in3
Capture Clock    : slow_clock.M_count_q_17_LC_18_25_0/clk
Setup Constraint : 10000p
Path slack       : 5792p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                           LocalMux                       0              3455   4438  RISE       1
I__165/O                                                           LocalMux                     330              3785   4438  RISE       1
I__168/I                                                           InMux                          0              3785   4438  RISE       1
I__168/O                                                           InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                  LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout             LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                          LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                         LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                          LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                         LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                          LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                         LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                          LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                         LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                          LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                         LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin    LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout   LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                          LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                         LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin    LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout   LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin    LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout   LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
slow_clock.M_count_q_11_LC_18_24_2/carryin                         LogicCell40_SEQ_MODE_1000      0              5636   4438  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                        LogicCell40_SEQ_MODE_1000    126              5763   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryin   LogicCell40_SEQ_MODE_0000      0              5763   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    126              5889   4438  RISE       2
slow_clock.M_count_q_13_LC_18_24_4/carryin                         LogicCell40_SEQ_MODE_1000      0              5889   4438  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/carryout                        LogicCell40_SEQ_MODE_1000    126              6015   4438  RISE       2
slow_clock.M_count_q_14_LC_18_24_5/carryin                         LogicCell40_SEQ_MODE_1000      0              6015   4438  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/carryout                        LogicCell40_SEQ_MODE_1000    126              6141   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryin   LogicCell40_SEQ_MODE_0000      0              6141   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryout  LogicCell40_SEQ_MODE_0000    126              6268   4438  RISE       2
slow_clock.M_count_q_16_LC_18_24_7/carryin                         LogicCell40_SEQ_MODE_1000      0              6268   4438  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/carryout                        LogicCell40_SEQ_MODE_1000    126              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              6394   4438  RISE       1
IN_MUX_bfv_18_25_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              6590   4438  RISE       2
I__332/I                                                           InMux                          0              6590   5792  RISE       1
I__332/O                                                           InMux                        259              6850   5792  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/in3                             LogicCell40_SEQ_MODE_1000      0              6850   5792  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_10_LC_17_25_6/in2
Capture Clock    : slow_clock.M_count_q_10_LC_17_25_6/clk
Setup Constraint : 10000p
Path slack       : 5869p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                          LocalMux                       0              3455   4438  RISE       1
I__165/O                                                          LocalMux                     330              3785   4438  RISE       1
I__168/I                                                          InMux                          0              3785   4438  RISE       1
I__168/O                                                          InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                         LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                        LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                         LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                        LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                         LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                        LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                         LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                        LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                         LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                        LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin   LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout  LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                         LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                        LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin   LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout  LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
I__213/I                                                          InMux                          0              5510   5869  RISE       1
I__213/O                                                          InMux                        259              5770   5869  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/in3       LogicCell40_SEQ_MODE_0000      0              5770   5869  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/lcout     LogicCell40_SEQ_MODE_0000    316              6085   5869  RISE       1
I__214/I                                                          LocalMux                       0              6085   5869  RISE       1
I__214/O                                                          LocalMux                     330              6415   5869  RISE       1
I__215/I                                                          InMux                          0              6415   5869  RISE       1
I__215/O                                                          InMux                        259              6674   5869  RISE       1
I__216/I                                                          CascadeMux                     0              6674   5869  RISE       1
I__216/O                                                          CascadeMux                     0              6674   5869  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/in2                            LogicCell40_SEQ_MODE_1000      0              6674   5869  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_16_LC_18_24_7/lcout
Path End         : slow_clock.M_count_q_12_LC_17_23_1/in2
Capture Clock    : slow_clock.M_count_q_12_LC_17_23_1/clk
Setup Constraint : 10000p
Path slack       : 5925p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_16_LC_18_24_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5925  RISE       2
I__172/I                                          Odrv4                          0              3455   5925  RISE       1
I__172/O                                          Odrv4                        351              3806   5925  RISE       1
I__174/I                                          LocalMux                       0              3806   5925  RISE       1
I__174/O                                          LocalMux                     330              4136   5925  RISE       1
I__176/I                                          InMux                          0              4136   5925  RISE       1
I__176/O                                          InMux                        259              4395   5925  RISE       1
I__177/I                                          CascadeMux                     0              4395   5925  RISE       1
I__177/O                                          CascadeMux                     0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/in2    LogicCell40_SEQ_MODE_0000      0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/lcout  LogicCell40_SEQ_MODE_0000    379              4774   5925  RISE       1
I__103/I                                          LocalMux                       0              4774   5925  RISE       1
I__103/O                                          LocalMux                     330              5103   5925  RISE       1
I__104/I                                          InMux                          0              5103   5925  RISE       1
I__104/O                                          InMux                        259              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in3     LogicCell40_SEQ_MODE_0000      0              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout   LogicCell40_SEQ_MODE_0000    316              5678   5925  RISE       9
I__260/I                                          Odrv4                          0              5678   5925  RISE       1
I__260/O                                          Odrv4                        351              6029   5925  RISE       1
I__265/I                                          LocalMux                       0              6029   5925  RISE       1
I__265/O                                          LocalMux                     330              6359   5925  RISE       1
I__272/I                                          InMux                          0              6359   5925  RISE       1
I__272/O                                          InMux                        259              6618   5925  RISE       1
I__279/I                                          CascadeMux                     0              6618   5925  RISE       1
I__279/O                                          CascadeMux                     0              6618   5925  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/in2            LogicCell40_SEQ_MODE_1000      0              6618   5925  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_16_LC_18_24_7/lcout
Path End         : slow_clock.M_count_q_7_LC_17_23_5/in2
Capture Clock    : slow_clock.M_count_q_7_LC_17_23_5/clk
Setup Constraint : 10000p
Path slack       : 5925p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_16_LC_18_24_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5925  RISE       2
I__172/I                                          Odrv4                          0              3455   5925  RISE       1
I__172/O                                          Odrv4                        351              3806   5925  RISE       1
I__174/I                                          LocalMux                       0              3806   5925  RISE       1
I__174/O                                          LocalMux                     330              4136   5925  RISE       1
I__176/I                                          InMux                          0              4136   5925  RISE       1
I__176/O                                          InMux                        259              4395   5925  RISE       1
I__177/I                                          CascadeMux                     0              4395   5925  RISE       1
I__177/O                                          CascadeMux                     0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/in2    LogicCell40_SEQ_MODE_0000      0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/lcout  LogicCell40_SEQ_MODE_0000    379              4774   5925  RISE       1
I__103/I                                          LocalMux                       0              4774   5925  RISE       1
I__103/O                                          LocalMux                     330              5103   5925  RISE       1
I__104/I                                          InMux                          0              5103   5925  RISE       1
I__104/O                                          InMux                        259              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in3     LogicCell40_SEQ_MODE_0000      0              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout   LogicCell40_SEQ_MODE_0000    316              5678   5925  RISE       9
I__260/I                                          Odrv4                          0              5678   5925  RISE       1
I__260/O                                          Odrv4                        351              6029   5925  RISE       1
I__265/I                                          LocalMux                       0              6029   5925  RISE       1
I__265/O                                          LocalMux                     330              6359   5925  RISE       1
I__273/I                                          InMux                          0              6359   5925  RISE       1
I__273/O                                          InMux                        259              6618   5925  RISE       1
I__280/I                                          CascadeMux                     0              6618   5925  RISE       1
I__280/O                                          CascadeMux                     0              6618   5925  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/in2             LogicCell40_SEQ_MODE_1000      0              6618   5925  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_16_LC_18_24_7/lcout
Path End         : slow_clock.M_count_q_9_LC_17_22_1/in3
Capture Clock    : slow_clock.M_count_q_9_LC_17_22_1/clk
Setup Constraint : 10000p
Path slack       : 6024p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_16_LC_18_24_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5925  RISE       2
I__172/I                                          Odrv4                          0              3455   5925  RISE       1
I__172/O                                          Odrv4                        351              3806   5925  RISE       1
I__174/I                                          LocalMux                       0              3806   5925  RISE       1
I__174/O                                          LocalMux                     330              4136   5925  RISE       1
I__176/I                                          InMux                          0              4136   5925  RISE       1
I__176/O                                          InMux                        259              4395   5925  RISE       1
I__177/I                                          CascadeMux                     0              4395   5925  RISE       1
I__177/O                                          CascadeMux                     0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/in2    LogicCell40_SEQ_MODE_0000      0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/lcout  LogicCell40_SEQ_MODE_0000    379              4774   5925  RISE       1
I__103/I                                          LocalMux                       0              4774   5925  RISE       1
I__103/O                                          LocalMux                     330              5103   5925  RISE       1
I__104/I                                          InMux                          0              5103   5925  RISE       1
I__104/O                                          InMux                        259              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in3     LogicCell40_SEQ_MODE_0000      0              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout   LogicCell40_SEQ_MODE_0000    316              5678   5925  RISE       9
I__261/I                                          Odrv4                          0              5678   6023  RISE       1
I__261/O                                          Odrv4                        351              6029   6023  RISE       1
I__266/I                                          LocalMux                       0              6029   6023  RISE       1
I__266/O                                          LocalMux                     330              6359   6023  RISE       1
I__275/I                                          InMux                          0              6359   6023  RISE       1
I__275/O                                          InMux                        259              6618   6023  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/in3             LogicCell40_SEQ_MODE_1000      0              6618   6023  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__246/I                                          ClkMux                         0              2607  RISE       1
I__246/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_16_LC_18_24_7/lcout
Path End         : slow_clock.M_count_q_0_LC_17_23_4/in3
Capture Clock    : slow_clock.M_count_q_0_LC_17_23_4/clk
Setup Constraint : 10000p
Path slack       : 6024p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_16_LC_18_24_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5925  RISE       2
I__172/I                                          Odrv4                          0              3455   5925  RISE       1
I__172/O                                          Odrv4                        351              3806   5925  RISE       1
I__174/I                                          LocalMux                       0              3806   5925  RISE       1
I__174/O                                          LocalMux                     330              4136   5925  RISE       1
I__176/I                                          InMux                          0              4136   5925  RISE       1
I__176/O                                          InMux                        259              4395   5925  RISE       1
I__177/I                                          CascadeMux                     0              4395   5925  RISE       1
I__177/O                                          CascadeMux                     0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/in2    LogicCell40_SEQ_MODE_0000      0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/lcout  LogicCell40_SEQ_MODE_0000    379              4774   5925  RISE       1
I__103/I                                          LocalMux                       0              4774   5925  RISE       1
I__103/O                                          LocalMux                     330              5103   5925  RISE       1
I__104/I                                          InMux                          0              5103   5925  RISE       1
I__104/O                                          InMux                        259              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in3     LogicCell40_SEQ_MODE_0000      0              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout   LogicCell40_SEQ_MODE_0000    316              5678   5925  RISE       9
I__260/I                                          Odrv4                          0              5678   5925  RISE       1
I__260/O                                          Odrv4                        351              6029   5925  RISE       1
I__265/I                                          LocalMux                       0              6029   5925  RISE       1
I__265/O                                          LocalMux                     330              6359   5925  RISE       1
I__274/I                                          InMux                          0              6359   6023  RISE       1
I__274/O                                          InMux                        259              6618   6023  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/in3             LogicCell40_SEQ_MODE_1000      0              6618   6023  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_16_LC_18_24_7/in3
Capture Clock    : slow_clock.M_count_q_16_LC_18_24_7/clk
Setup Constraint : 10000p
Path slack       : 6115p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3072
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                           LocalMux                       0              3455   4438  RISE       1
I__165/O                                                           LocalMux                     330              3785   4438  RISE       1
I__168/I                                                           InMux                          0              3785   4438  RISE       1
I__168/O                                                           InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                  LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout             LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                          LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                         LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                          LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                         LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                          LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                         LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                          LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                         LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                          LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                         LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin    LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout   LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                          LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                         LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin    LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout   LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin    LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout   LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
slow_clock.M_count_q_11_LC_18_24_2/carryin                         LogicCell40_SEQ_MODE_1000      0              5636   4438  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                        LogicCell40_SEQ_MODE_1000    126              5763   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryin   LogicCell40_SEQ_MODE_0000      0              5763   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    126              5889   4438  RISE       2
slow_clock.M_count_q_13_LC_18_24_4/carryin                         LogicCell40_SEQ_MODE_1000      0              5889   4438  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/carryout                        LogicCell40_SEQ_MODE_1000    126              6015   4438  RISE       2
slow_clock.M_count_q_14_LC_18_24_5/carryin                         LogicCell40_SEQ_MODE_1000      0              6015   4438  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/carryout                        LogicCell40_SEQ_MODE_1000    126              6141   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryin   LogicCell40_SEQ_MODE_0000      0              6141   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryout  LogicCell40_SEQ_MODE_0000    126              6268   4438  RISE       2
I__171/I                                                           InMux                          0              6268   6115  RISE       1
I__171/O                                                           InMux                        259              6527   6115  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/in3                             LogicCell40_SEQ_MODE_1000      0              6527   6115  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_4_LC_18_23_3/lcout
Path End         : slow_clock.M_slow_clock_value_q_LC_17_24_3/in2
Capture Clock    : slow_clock.M_slow_clock_value_q_LC_17_24_3/clk
Setup Constraint : 10000p
Path slack       : 6129p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           12593

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6464
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_4_LC_18_23_3/lcout           LogicCell40_SEQ_MODE_1000    540              3455   4817  RISE       2
I__142/I                                          Odrv4                          0              3455   5020  RISE       1
I__142/O                                          Odrv4                        351              3806   5020  RISE       1
I__144/I                                          Span4Mux_h                     0              3806   5020  RISE       1
I__144/O                                          Span4Mux_h                   302              4107   5020  RISE       1
I__145/I                                          LocalMux                       0              4107   5020  RISE       1
I__145/O                                          LocalMux                     330              4437   5020  RISE       1
I__146/I                                          InMux                          0              4437   5020  RISE       1
I__146/O                                          InMux                        259              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/in0     LogicCell40_SEQ_MODE_0000      0              4697   5020  RISE       1
slow_clock.M_count_q_RNIUN08_3_LC_17_22_0/lcout   LogicCell40_SEQ_MODE_0000    449              5145   5020  RISE       1
I__86/I                                           Odrv4                          0              5145   5020  RISE       1
I__86/O                                           Odrv4                        351              5496   5020  RISE       1
I__87/I                                           LocalMux                       0              5496   5020  RISE       1
I__87/O                                           LocalMux                     330              5826   5020  RISE       1
I__88/I                                           InMux                          0              5826   5020  RISE       1
I__88/O                                           InMux                        259              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in1    LogicCell40_SEQ_MODE_0000      0              6085   5020  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/ltout  LogicCell40_SEQ_MODE_0000    379              6464   6129  FALL       1
I__79/I                                           CascadeMux                     0              6464   6129  FALL       1
I__79/O                                           CascadeMux                     0              6464   6129  FALL       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/in2    LogicCell40_SEQ_MODE_1000      0              6464   6129  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__249/I                                          ClkMux                         0              2607  RISE       1
I__249/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_16_LC_18_24_7/lcout
Path End         : slow_clock.M_count_q_15_LC_17_25_1/in2
Capture Clock    : slow_clock.M_count_q_15_LC_17_25_1/clk
Setup Constraint : 10000p
Path slack       : 6275p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2813
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_16_LC_18_24_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5925  RISE       2
I__172/I                                          Odrv4                          0              3455   5925  RISE       1
I__172/O                                          Odrv4                        351              3806   5925  RISE       1
I__174/I                                          LocalMux                       0              3806   5925  RISE       1
I__174/O                                          LocalMux                     330              4136   5925  RISE       1
I__176/I                                          InMux                          0              4136   5925  RISE       1
I__176/O                                          InMux                        259              4395   5925  RISE       1
I__177/I                                          CascadeMux                     0              4395   5925  RISE       1
I__177/O                                          CascadeMux                     0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/in2    LogicCell40_SEQ_MODE_0000      0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/lcout  LogicCell40_SEQ_MODE_0000    379              4774   5925  RISE       1
I__103/I                                          LocalMux                       0              4774   5925  RISE       1
I__103/O                                          LocalMux                     330              5103   5925  RISE       1
I__104/I                                          InMux                          0              5103   5925  RISE       1
I__104/O                                          InMux                        259              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in3     LogicCell40_SEQ_MODE_0000      0              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout   LogicCell40_SEQ_MODE_0000    316              5678   5925  RISE       9
I__262/I                                          LocalMux                       0              5678   6276  RISE       1
I__262/O                                          LocalMux                     330              6008   6276  RISE       1
I__267/I                                          InMux                          0              6008   6276  RISE       1
I__267/O                                          InMux                        259              6268   6276  RISE       1
I__276/I                                          CascadeMux                     0              6268   6276  RISE       1
I__276/O                                          CascadeMux                     0              6268   6276  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/in2            LogicCell40_SEQ_MODE_1000      0              6268   6276  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_16_LC_18_24_7/lcout
Path End         : slow_clock.M_count_q_23_LC_18_25_6/in2
Capture Clock    : slow_clock.M_count_q_23_LC_18_25_6/clk
Setup Constraint : 10000p
Path slack       : 6275p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2813
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_16_LC_18_24_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5925  RISE       2
I__172/I                                          Odrv4                          0              3455   5925  RISE       1
I__172/O                                          Odrv4                        351              3806   5925  RISE       1
I__174/I                                          LocalMux                       0              3806   5925  RISE       1
I__174/O                                          LocalMux                     330              4136   5925  RISE       1
I__176/I                                          InMux                          0              4136   5925  RISE       1
I__176/O                                          InMux                        259              4395   5925  RISE       1
I__177/I                                          CascadeMux                     0              4395   5925  RISE       1
I__177/O                                          CascadeMux                     0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/in2    LogicCell40_SEQ_MODE_0000      0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/lcout  LogicCell40_SEQ_MODE_0000    379              4774   5925  RISE       1
I__103/I                                          LocalMux                       0              4774   5925  RISE       1
I__103/O                                          LocalMux                     330              5103   5925  RISE       1
I__104/I                                          InMux                          0              5103   5925  RISE       1
I__104/O                                          InMux                        259              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in3     LogicCell40_SEQ_MODE_0000      0              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout   LogicCell40_SEQ_MODE_0000    316              5678   5925  RISE       9
I__263/I                                          LocalMux                       0              5678   6276  RISE       1
I__263/O                                          LocalMux                     330              6008   6276  RISE       1
I__270/I                                          InMux                          0              6008   6276  RISE       1
I__270/O                                          InMux                        259              6268   6276  RISE       1
I__278/I                                          CascadeMux                     0              6268   6276  RISE       1
I__278/O                                          CascadeMux                     0              6268   6276  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/in2            LogicCell40_SEQ_MODE_1000      0              6268   6276  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_16_LC_18_24_7/lcout
Path End         : slow_clock.M_count_q_20_LC_17_25_5/in2
Capture Clock    : slow_clock.M_count_q_20_LC_17_25_5/clk
Setup Constraint : 10000p
Path slack       : 6275p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2813
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_16_LC_18_24_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5925  RISE       2
I__172/I                                          Odrv4                          0              3455   5925  RISE       1
I__172/O                                          Odrv4                        351              3806   5925  RISE       1
I__174/I                                          LocalMux                       0              3806   5925  RISE       1
I__174/O                                          LocalMux                     330              4136   5925  RISE       1
I__176/I                                          InMux                          0              4136   5925  RISE       1
I__176/O                                          InMux                        259              4395   5925  RISE       1
I__177/I                                          CascadeMux                     0              4395   5925  RISE       1
I__177/O                                          CascadeMux                     0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/in2    LogicCell40_SEQ_MODE_0000      0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/lcout  LogicCell40_SEQ_MODE_0000    379              4774   5925  RISE       1
I__103/I                                          LocalMux                       0              4774   5925  RISE       1
I__103/O                                          LocalMux                     330              5103   5925  RISE       1
I__104/I                                          InMux                          0              5103   5925  RISE       1
I__104/O                                          InMux                        259              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in3     LogicCell40_SEQ_MODE_0000      0              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout   LogicCell40_SEQ_MODE_0000    316              5678   5925  RISE       9
I__262/I                                          LocalMux                       0              5678   6276  RISE       1
I__262/O                                          LocalMux                     330              6008   6276  RISE       1
I__268/I                                          InMux                          0              6008   6276  RISE       1
I__268/O                                          InMux                        259              6268   6276  RISE       1
I__277/I                                          CascadeMux                     0              6268   6276  RISE       1
I__277/O                                          CascadeMux                     0              6268   6276  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/in2            LogicCell40_SEQ_MODE_1000      0              6268   6276  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_14_LC_18_24_5/in3
Capture Clock    : slow_clock.M_count_q_14_LC_18_24_5/clk
Setup Constraint : 10000p
Path slack       : 6367p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2820
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                           LocalMux                       0              3455   4438  RISE       1
I__165/O                                                           LocalMux                     330              3785   4438  RISE       1
I__168/I                                                           InMux                          0              3785   4438  RISE       1
I__168/O                                                           InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                  LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout             LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                          LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                         LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                          LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                         LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                          LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                         LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                          LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                         LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                          LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                         LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin    LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout   LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                          LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                         LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin    LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout   LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin    LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout   LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
slow_clock.M_count_q_11_LC_18_24_2/carryin                         LogicCell40_SEQ_MODE_1000      0              5636   4438  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                        LogicCell40_SEQ_MODE_1000    126              5763   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryin   LogicCell40_SEQ_MODE_0000      0              5763   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    126              5889   4438  RISE       2
slow_clock.M_count_q_13_LC_18_24_4/carryin                         LogicCell40_SEQ_MODE_1000      0              5889   4438  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/carryout                        LogicCell40_SEQ_MODE_1000    126              6015   4438  RISE       2
I__187/I                                                           InMux                          0              6015   6367  RISE       1
I__187/O                                                           InMux                        259              6275   6367  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/in3                             LogicCell40_SEQ_MODE_1000      0              6275   6367  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_16_LC_18_24_7/lcout
Path End         : slow_clock.M_slow_clock_value_q_LC_17_24_3/in3
Capture Clock    : slow_clock.M_slow_clock_value_q_LC_17_24_3/clk
Setup Constraint : 10000p
Path slack       : 6374p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2813
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_16_LC_18_24_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5925  RISE       2
I__172/I                                          Odrv4                          0              3455   5925  RISE       1
I__172/O                                          Odrv4                        351              3806   5925  RISE       1
I__174/I                                          LocalMux                       0              3806   5925  RISE       1
I__174/O                                          LocalMux                     330              4136   5925  RISE       1
I__176/I                                          InMux                          0              4136   5925  RISE       1
I__176/O                                          InMux                        259              4395   5925  RISE       1
I__177/I                                          CascadeMux                     0              4395   5925  RISE       1
I__177/O                                          CascadeMux                     0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/in2    LogicCell40_SEQ_MODE_0000      0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/lcout  LogicCell40_SEQ_MODE_0000    379              4774   5925  RISE       1
I__103/I                                          LocalMux                       0              4774   5925  RISE       1
I__103/O                                          LocalMux                     330              5103   5925  RISE       1
I__104/I                                          InMux                          0              5103   5925  RISE       1
I__104/O                                          InMux                        259              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in3     LogicCell40_SEQ_MODE_0000      0              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout   LogicCell40_SEQ_MODE_0000    316              5678   5925  RISE       9
I__264/I                                          LocalMux                       0              5678   6374  RISE       1
I__264/O                                          LocalMux                     330              6008   6374  RISE       1
I__271/I                                          InMux                          0              6008   6374  RISE       1
I__271/O                                          InMux                        259              6268   6374  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/in3    LogicCell40_SEQ_MODE_1000      0              6268   6374  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__249/I                                          ClkMux                         0              2607  RISE       1
I__249/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_16_LC_18_24_7/lcout
Path End         : slow_clock.M_count_q_10_LC_17_25_6/in3
Capture Clock    : slow_clock.M_count_q_10_LC_17_25_6/clk
Setup Constraint : 10000p
Path slack       : 6374p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2813
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_16_LC_18_24_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5925  RISE       2
I__172/I                                          Odrv4                          0              3455   5925  RISE       1
I__172/O                                          Odrv4                        351              3806   5925  RISE       1
I__174/I                                          LocalMux                       0              3806   5925  RISE       1
I__174/O                                          LocalMux                     330              4136   5925  RISE       1
I__176/I                                          InMux                          0              4136   5925  RISE       1
I__176/O                                          InMux                        259              4395   5925  RISE       1
I__177/I                                          CascadeMux                     0              4395   5925  RISE       1
I__177/O                                          CascadeMux                     0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/in2    LogicCell40_SEQ_MODE_0000      0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/lcout  LogicCell40_SEQ_MODE_0000    379              4774   5925  RISE       1
I__103/I                                          LocalMux                       0              4774   5925  RISE       1
I__103/O                                          LocalMux                     330              5103   5925  RISE       1
I__104/I                                          InMux                          0              5103   5925  RISE       1
I__104/O                                          InMux                        259              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in3     LogicCell40_SEQ_MODE_0000      0              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout   LogicCell40_SEQ_MODE_0000    316              5678   5925  RISE       9
I__262/I                                          LocalMux                       0              5678   6276  RISE       1
I__262/O                                          LocalMux                     330              6008   6276  RISE       1
I__269/I                                          InMux                          0              6008   6374  RISE       1
I__269/O                                          InMux                        259              6268   6374  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/in3            LogicCell40_SEQ_MODE_1000      0              6268   6374  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_13_LC_18_24_4/in3
Capture Clock    : slow_clock.M_count_q_13_LC_18_24_4/clk
Setup Constraint : 10000p
Path slack       : 6494p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                            LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                           LocalMux                       0              3455   4438  RISE       1
I__165/O                                                           LocalMux                     330              3785   4438  RISE       1
I__168/I                                                           InMux                          0              3785   4438  RISE       1
I__168/O                                                           InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                  LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout             LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                          LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                         LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                          LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                         LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                          LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                         LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                          LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                         LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                          LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                         LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin    LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout   LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                          LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                         LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                   ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin    LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout   LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin    LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout   LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
slow_clock.M_count_q_11_LC_18_24_2/carryin                         LogicCell40_SEQ_MODE_1000      0              5636   4438  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                        LogicCell40_SEQ_MODE_1000    126              5763   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryin   LogicCell40_SEQ_MODE_0000      0              5763   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    126              5889   4438  RISE       2
I__193/I                                                           InMux                          0              5889   6493  RISE       1
I__193/O                                                           InMux                        259              6148   6493  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/in3                             LogicCell40_SEQ_MODE_1000      0              6148   6493  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_7_LC_17_23_5/in3
Capture Clock    : slow_clock.M_count_q_7_LC_17_23_5/clk
Setup Constraint : 10000p
Path slack       : 6543p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                        LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                       LocalMux                       0              3455   4438  RISE       1
I__165/O                                                       LocalMux                     330              3785   4438  RISE       1
I__168/I                                                       InMux                          0              3785   4438  RISE       1
I__168/O                                                       InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1              LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout         LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                      LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                     LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                      LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                     LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                      LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                     LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                      LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                     LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                      LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                     LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
I__117/I                                                       InMux                          0              4935   6542  RISE       1
I__117/O                                                       InMux                        259              5195   6542  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/in3    LogicCell40_SEQ_MODE_0000      0              5195   6542  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/lcout  LogicCell40_SEQ_MODE_0000    316              5510   6542  RISE       1
I__118/I                                                       LocalMux                       0              5510   6542  RISE       1
I__118/O                                                       LocalMux                     330              5840   6542  RISE       1
I__119/I                                                       InMux                          0              5840   6542  RISE       1
I__119/O                                                       InMux                        259              6099   6542  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/in3                          LogicCell40_SEQ_MODE_1000      0              6099   6542  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_11_LC_18_24_2/in3
Capture Clock    : slow_clock.M_count_q_11_LC_18_24_2/clk
Setup Constraint : 10000p
Path slack       : 6746p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                          LocalMux                       0              3455   4438  RISE       1
I__165/O                                                          LocalMux                     330              3785   4438  RISE       1
I__168/I                                                          InMux                          0              3785   4438  RISE       1
I__168/O                                                          InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                         LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                        LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                         LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                        LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                         LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                        LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                         LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                        LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                         LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                        LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin   LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout  LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
slow_clock.M_count_q_8_LC_18_23_7/carryin                         LogicCell40_SEQ_MODE_1000      0              5061   4438  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                        LogicCell40_SEQ_MODE_1000    126              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              5188   4438  RISE       1
IN_MUX_bfv_18_24_0_/carryinitout                                  ICE_CARRY_IN_MUX             196              5384   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin   LogicCell40_SEQ_MODE_0000      0              5384   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout  LogicCell40_SEQ_MODE_0000    126              5510   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryin   LogicCell40_SEQ_MODE_0000      0              5510   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout  LogicCell40_SEQ_MODE_0000    126              5636   4438  RISE       2
I__208/I                                                          InMux                          0              5636   6746  RISE       1
I__208/O                                                          InMux                        259              5896   6746  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/in3                            LogicCell40_SEQ_MODE_1000      0              5896   6746  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_16_LC_18_24_7/lcout
Path End         : slow_clock.M_count_q_19_LC_17_25_4/in2
Capture Clock    : slow_clock.M_count_q_19_LC_17_25_4/clk
Setup Constraint : 10000p
Path slack       : 6914p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_16_LC_18_24_7/lcout          LogicCell40_SEQ_MODE_1000    540              3455   5925  RISE       2
I__172/I                                          Odrv4                          0              3455   5925  RISE       1
I__172/O                                          Odrv4                        351              3806   5925  RISE       1
I__174/I                                          LocalMux                       0              3806   5925  RISE       1
I__174/O                                          LocalMux                     330              4136   5925  RISE       1
I__176/I                                          InMux                          0              4136   5925  RISE       1
I__176/O                                          InMux                        259              4395   5925  RISE       1
I__177/I                                          CascadeMux                     0              4395   5925  RISE       1
I__177/O                                          CascadeMux                     0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/in2    LogicCell40_SEQ_MODE_0000      0              4395   5925  RISE       1
slow_clock.M_count_q_RNIKV38_16_LC_17_24_5/lcout  LogicCell40_SEQ_MODE_0000    379              4774   5925  RISE       1
I__103/I                                          LocalMux                       0              4774   5925  RISE       1
I__103/O                                          LocalMux                     330              5103   5925  RISE       1
I__104/I                                          InMux                          0              5103   5925  RISE       1
I__104/O                                          InMux                        259              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in3     LogicCell40_SEQ_MODE_0000      0              5363   5925  RISE       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/ltout   LogicCell40_SEQ_MODE_0000    267              5629   6914  RISE       1
I__102/I                                          CascadeMux                     0              5629   6914  RISE       1
I__102/O                                          CascadeMux                     0              5629   6914  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/in2            LogicCell40_SEQ_MODE_1000      0              5629   6914  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_10_LC_17_25_6/sr
Capture Clock    : slow_clock.M_count_q_10_LC_17_25_6/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__238/I                                                 SRMux                          0              5307   6942  RISE       1
I__238/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/sr                    LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_20_LC_17_25_5/sr
Capture Clock    : slow_clock.M_count_q_20_LC_17_25_5/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__238/I                                                 SRMux                          0              5307   6942  RISE       1
I__238/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/sr                    LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_19_LC_17_25_4/sr
Capture Clock    : slow_clock.M_count_q_19_LC_17_25_4/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__238/I                                                 SRMux                          0              5307   6942  RISE       1
I__238/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/sr                    LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_15_LC_17_25_1/sr
Capture Clock    : slow_clock.M_count_q_15_LC_17_25_1/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__238/I                                                 SRMux                          0              5307   6942  RISE       1
I__238/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/sr                    LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_23_LC_18_25_6/sr
Capture Clock    : slow_clock.M_count_q_23_LC_18_25_6/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__239/I                                                 SRMux                          0              5307   6942  RISE       1
I__239/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/sr                    LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_22_LC_18_25_5/sr
Capture Clock    : slow_clock.M_count_q_22_LC_18_25_5/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__239/I                                                 SRMux                          0              5307   6942  RISE       1
I__239/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_22_LC_18_25_5/sr                    LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_22_LC_18_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_21_LC_18_25_4/sr
Capture Clock    : slow_clock.M_count_q_21_LC_18_25_4/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__239/I                                                 SRMux                          0              5307   6942  RISE       1
I__239/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_21_LC_18_25_4/sr                    LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_21_LC_18_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_18_LC_18_25_1/sr
Capture Clock    : slow_clock.M_count_q_18_LC_18_25_1/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__239/I                                                 SRMux                          0              5307   6942  RISE       1
I__239/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/sr                    LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_17_LC_18_25_0/sr
Capture Clock    : slow_clock.M_count_q_17_LC_18_25_0/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__239/I                                                 SRMux                          0              5307   6942  RISE       1
I__239/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/sr                    LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_1_LC_17_23_7/sr
Capture Clock    : slow_clock.M_count_q_1_LC_17_23_7/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__240/I                                                 SRMux                          0              5307   6942  RISE       1
I__240/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/sr                     LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_7_LC_17_23_5/sr
Capture Clock    : slow_clock.M_count_q_7_LC_17_23_5/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__240/I                                                 SRMux                          0              5307   6942  RISE       1
I__240/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/sr                     LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_0_LC_17_23_4/sr
Capture Clock    : slow_clock.M_count_q_0_LC_17_23_4/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__240/I                                                 SRMux                          0              5307   6942  RISE       1
I__240/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/sr                     LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_12_LC_17_23_1/sr
Capture Clock    : slow_clock.M_count_q_12_LC_17_23_1/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__240/I                                                 SRMux                          0              5307   6942  RISE       1
I__240/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/sr                    LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_16_LC_18_24_7/sr
Capture Clock    : slow_clock.M_count_q_16_LC_18_24_7/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__241/I                                                 SRMux                          0              5307   6942  RISE       1
I__241/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/sr                    LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_14_LC_18_24_5/sr
Capture Clock    : slow_clock.M_count_q_14_LC_18_24_5/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__241/I                                                 SRMux                          0              5307   6942  RISE       1
I__241/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/sr                    LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_13_LC_18_24_4/sr
Capture Clock    : slow_clock.M_count_q_13_LC_18_24_4/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__241/I                                                 SRMux                          0              5307   6942  RISE       1
I__241/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/sr                    LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_11_LC_18_24_2/sr
Capture Clock    : slow_clock.M_count_q_11_LC_18_24_2/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__241/I                                                 SRMux                          0              5307   6942  RISE       1
I__241/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/sr                    LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_9_LC_17_22_1/sr
Capture Clock    : slow_clock.M_count_q_9_LC_17_22_1/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__242/I                                                 SRMux                          0              5307   6942  RISE       1
I__242/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/sr                     LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__246/I                                          ClkMux                         0              2607  RISE       1
I__246/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_8_LC_18_23_7/sr
Capture Clock    : slow_clock.M_count_q_8_LC_18_23_7/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__243/I                                                 SRMux                          0              5307   6942  RISE       1
I__243/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/sr                     LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_6_LC_18_23_5/sr
Capture Clock    : slow_clock.M_count_q_6_LC_18_23_5/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__243/I                                                 SRMux                          0              5307   6942  RISE       1
I__243/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/sr                     LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_5_LC_18_23_4/sr
Capture Clock    : slow_clock.M_count_q_5_LC_18_23_4/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__243/I                                                 SRMux                          0              5307   6942  RISE       1
I__243/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/sr                     LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_4_LC_18_23_3/sr
Capture Clock    : slow_clock.M_count_q_4_LC_18_23_3/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__243/I                                                 SRMux                          0              5307   6942  RISE       1
I__243/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/sr                     LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_3_LC_18_23_2/sr
Capture Clock    : slow_clock.M_count_q_3_LC_18_23_2/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__243/I                                                 SRMux                          0              5307   6942  RISE       1
I__243/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/sr                     LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_2_LC_18_23_1/sr
Capture Clock    : slow_clock.M_count_q_2_LC_18_23_1/clk
Setup Constraint : 10000p
Path slack       : 6942p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__80/I                                                  Odrv12                         0              3455   6942  RISE       1
I__80/O                                                  Odrv12                       491              3946   6942  RISE       1
I__82/I                                                  LocalMux                       0              3946   6942  RISE       1
I__82/O                                                  LocalMux                     330              4276   6942  RISE       1
I__84/I                                                  IoInMux                        0              4276   6942  RISE       1
I__84/O                                                  IoInMux                      259              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4535   6942  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5152   6942  RISE      24
I__236/I                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__236/O                                                 gio2CtrlBuf                    0              5152   6942  RISE       1
I__237/I                                                 GlobalMux                      0              5152   6942  RISE       1
I__237/O                                                 GlobalMux                    154              5307   6942  RISE       1
I__243/I                                                 SRMux                          0              5307   6942  RISE       1
I__243/O                                                 SRMux                        463              5770   6942  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/sr                     LogicCell40_SEQ_MODE_1000      0              5770   6942  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_8_LC_18_23_7/in3
Capture Clock    : slow_clock.M_count_q_8_LC_18_23_7/clk
Setup Constraint : 10000p
Path slack       : 7321p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                          LocalMux                       0              3455   4438  RISE       1
I__165/O                                                          LocalMux                     330              3785   4438  RISE       1
I__168/I                                                          InMux                          0              3785   4438  RISE       1
I__168/O                                                          InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1                 LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout            LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin                         LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout                        LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin                         LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout                        LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin                         LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout                        LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin                         LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout                        LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
slow_clock.M_count_q_6_LC_18_23_5/carryin                         LogicCell40_SEQ_MODE_1000      0              4809   4438  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                        LogicCell40_SEQ_MODE_1000    126              4935   4438  RISE       2
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryin   LogicCell40_SEQ_MODE_0000      0              4935   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout  LogicCell40_SEQ_MODE_0000    126              5061   4438  RISE       2
I__110/I                                                          InMux                          0              5061   7321  RISE       1
I__110/O                                                          InMux                        259              5321   7321  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/in3                             LogicCell40_SEQ_MODE_1000      0              5321   7321  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_6_LC_18_23_5/in3
Capture Clock    : slow_clock.M_count_q_6_LC_18_23_5/clk
Setup Constraint : 10000p
Path slack       : 7574p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                LocalMux                       0              3455   4438  RISE       1
I__165/O                                                LocalMux                     330              3785   4438  RISE       1
I__168/I                                                InMux                          0              3785   4438  RISE       1
I__168/O                                                InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin               LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout              LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin               LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout              LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin               LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout              LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
slow_clock.M_count_q_5_LC_18_23_4/carryin               LogicCell40_SEQ_MODE_1000      0              4683   4438  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/carryout              LogicCell40_SEQ_MODE_1000    126              4809   4438  RISE       2
I__127/I                                                InMux                          0              4809   7573  RISE       1
I__127/O                                                InMux                        259              5068   7573  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/in3                   LogicCell40_SEQ_MODE_1000      0              5068   7573  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_5_LC_18_23_4/in3
Capture Clock    : slow_clock.M_count_q_5_LC_18_23_4/clk
Setup Constraint : 10000p
Path slack       : 7700p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                LocalMux                       0              3455   4438  RISE       1
I__165/O                                                LocalMux                     330              3785   4438  RISE       1
I__168/I                                                InMux                          0              3785   4438  RISE       1
I__168/O                                                InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin               LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout              LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin               LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout              LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
slow_clock.M_count_q_4_LC_18_23_3/carryin               LogicCell40_SEQ_MODE_1000      0              4556   4438  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/carryout              LogicCell40_SEQ_MODE_1000    126              4683   4438  RISE       2
I__133/I                                                InMux                          0              4683   7700  RISE       1
I__133/O                                                InMux                        259              4942   7700  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/in3                   LogicCell40_SEQ_MODE_1000      0              4942   7700  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_4_LC_18_23_3/in3
Capture Clock    : slow_clock.M_count_q_4_LC_18_23_3/clk
Setup Constraint : 10000p
Path slack       : 7826p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                LocalMux                       0              3455   4438  RISE       1
I__165/O                                                LocalMux                     330              3785   4438  RISE       1
I__168/I                                                InMux                          0              3785   4438  RISE       1
I__168/O                                                InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin               LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout              LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
slow_clock.M_count_q_3_LC_18_23_2/carryin               LogicCell40_SEQ_MODE_1000      0              4430   4438  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/carryout              LogicCell40_SEQ_MODE_1000    126              4556   4438  RISE       2
I__140/I                                                InMux                          0              4556   7826  RISE       1
I__140/O                                                InMux                        259              4816   7826  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/in3                   LogicCell40_SEQ_MODE_1000      0              4816   7826  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_3_LC_18_23_2/in3
Capture Clock    : slow_clock.M_count_q_3_LC_18_23_2/clk
Setup Constraint : 10000p
Path slack       : 7952p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                LocalMux                       0              3455   4438  RISE       1
I__165/O                                                LocalMux                     330              3785   4438  RISE       1
I__168/I                                                InMux                          0              3785   4438  RISE       1
I__168/O                                                InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
slow_clock.M_count_q_2_LC_18_23_1/carryin               LogicCell40_SEQ_MODE_1000      0              4304   4438  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/carryout              LogicCell40_SEQ_MODE_1000    126              4430   4438  RISE       2
I__147/I                                                InMux                          0              4430   7952  RISE       1
I__147/O                                                InMux                        259              4690   7952  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/in3                   LogicCell40_SEQ_MODE_1000      0              4690   7952  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_2_LC_18_23_1/in3
Capture Clock    : slow_clock.M_count_q_2_LC_18_23_1/clk
Setup Constraint : 10000p
Path slack       : 8079p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__165/I                                                LocalMux                       0              3455   4438  RISE       1
I__165/O                                                LocalMux                     330              3785   4438  RISE       1
I__168/I                                                InMux                          0              3785   4438  RISE       1
I__168/O                                                InMux                        259              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in1       LogicCell40_SEQ_MODE_0000      0              4044   4438  RISE       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout  LogicCell40_SEQ_MODE_0000    259              4304   4438  RISE       2
I__152/I                                                InMux                          0              4304   8078  RISE       1
I__152/O                                                InMux                        259              4563   8078  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/in3                   LogicCell40_SEQ_MODE_1000      0              4563   8078  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_20_LC_17_25_5/lcout
Path End         : slow_clock.M_count_q_20_LC_17_25_5/in0
Capture Clock    : slow_clock.M_count_q_20_LC_17_25_5/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_20_LC_17_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6023  RISE       3
I__311/I                                  LocalMux                       0              3455   6023  RISE       1
I__311/O                                  LocalMux                     330              3785   6023  RISE       1
I__314/I                                  InMux                          0              3785   8401  RISE       1
I__314/O                                  InMux                        259              4044   8401  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_15_LC_17_25_1/lcout
Path End         : slow_clock.M_count_q_15_LC_17_25_1/in0
Capture Clock    : slow_clock.M_count_q_15_LC_17_25_1/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_15_LC_17_25_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6108  RISE       3
I__182/I                                  LocalMux                       0              3455   6108  RISE       1
I__182/O                                  LocalMux                     330              3785   6108  RISE       1
I__185/I                                  InMux                          0              3785   8401  RISE       1
I__185/O                                  InMux                        259              4044   8401  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_slow_clock_value_q_LC_17_24_3/lcout
Path End         : slow_clock.M_slow_clock_value_q_LC_17_24_3/in0
Capture Clock    : slow_clock.M_slow_clock_value_q_LC_17_24_3/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__249/I                                          ClkMux                         0              2607  RISE       1
I__249/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_slow_clock_value_q_LC_17_24_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8401  RISE       2
I__70/I                                           LocalMux                       0              3455   8401  RISE       1
I__70/O                                           LocalMux                     330              3785   8401  RISE       1
I__72/I                                           InMux                          0              3785   8401  RISE       1
I__72/O                                           InMux                        259              4044   8401  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__249/I                                          ClkMux                         0              2607  RISE       1
I__249/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_0_LC_17_23_4/lcout
Path End         : slow_clock.M_count_q_0_LC_17_23_4/in0
Capture Clock    : slow_clock.M_count_q_0_LC_17_23_4/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_0_LC_17_23_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4466  RISE       4
I__159/I                                 LocalMux                       0              3455   8401  RISE       1
I__159/O                                 LocalMux                     330              3785   8401  RISE       1
I__163/I                                 InMux                          0              3785   8401  RISE       1
I__163/O                                 InMux                        259              4044   8401  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_23_LC_18_25_6/lcout
Path End         : slow_clock.M_count_q_23_LC_18_25_6/in1
Capture Clock    : slow_clock.M_count_q_23_LC_18_25_6/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_23_LC_18_25_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6044  RISE       2
I__255/I                                  LocalMux                       0              3455   8471  RISE       1
I__255/O                                  LocalMux                     330              3785   8471  RISE       1
I__257/I                                  InMux                          0              3785   8471  RISE       1
I__257/O                                  InMux                        259              4044   8471  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_22_LC_18_25_5/lcout
Path End         : slow_clock.M_count_q_22_LC_18_25_5/in1
Capture Clock    : slow_clock.M_count_q_22_LC_18_25_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_22_LC_18_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_22_LC_18_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6178  RISE       2
I__299/I                                  LocalMux                       0              3455   8078  RISE       1
I__299/O                                  LocalMux                     330              3785   8078  RISE       1
I__301/I                                  InMux                          0              3785   8078  RISE       1
I__301/O                                  InMux                        259              4044   8078  RISE       1
slow_clock.M_count_q_22_LC_18_25_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_22_LC_18_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_21_LC_18_25_4/lcout
Path End         : slow_clock.M_count_q_21_LC_18_25_4/in1
Capture Clock    : slow_clock.M_count_q_21_LC_18_25_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_21_LC_18_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_21_LC_18_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6241  RISE       2
I__305/I                                  LocalMux                       0              3455   7952  RISE       1
I__305/O                                  LocalMux                     330              3785   7952  RISE       1
I__307/I                                  InMux                          0              3785   7952  RISE       1
I__307/O                                  InMux                        259              4044   7952  RISE       1
slow_clock.M_count_q_21_LC_18_25_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_21_LC_18_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_17_LC_18_25_0/lcout
Path End         : slow_clock.M_count_q_17_LC_18_25_0/in1
Capture Clock    : slow_clock.M_count_q_17_LC_18_25_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_17_LC_18_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6206  RISE       2
I__334/I                                  LocalMux                       0              3455   6851  RISE       1
I__334/O                                  LocalMux                     330              3785   6851  RISE       1
I__336/I                                  InMux                          0              3785   6851  RISE       1
I__336/O                                  InMux                        259              4044   6851  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_13_LC_18_24_4/lcout
Path End         : slow_clock.M_count_q_13_LC_18_24_4/in1
Capture Clock    : slow_clock.M_count_q_13_LC_18_24_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_13_LC_18_24_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6150  RISE       2
I__194/I                                  LocalMux                       0              3455   6150  RISE       1
I__194/O                                  LocalMux                     330              3785   6150  RISE       1
I__196/I                                  InMux                          0              3785   6150  RISE       1
I__196/O                                  InMux                        259              4044   6150  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_11_LC_18_24_2/lcout
Path End         : slow_clock.M_count_q_11_LC_18_24_2/in1
Capture Clock    : slow_clock.M_count_q_11_LC_18_24_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_11_LC_18_24_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5897  RISE       2
I__209/I                                  LocalMux                       0              3455   5897  RISE       1
I__209/O                                  LocalMux                     330              3785   5897  RISE       1
I__211/I                                  InMux                          0              3785   5897  RISE       1
I__211/O                                  InMux                        259              4044   5897  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_5_LC_18_23_4/lcout
Path End         : slow_clock.M_count_q_5_LC_18_23_4/in1
Capture Clock    : slow_clock.M_count_q_5_LC_18_23_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_5_LC_18_23_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4943  RISE       2
I__134/I                                 LocalMux                       0              3455   4943  RISE       1
I__134/O                                 LocalMux                     330              3785   4943  RISE       1
I__136/I                                 InMux                          0              3785   4943  RISE       1
I__136/O                                 InMux                        259              4044   4943  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_3_LC_18_23_2/lcout
Path End         : slow_clock.M_count_q_3_LC_18_23_2/in1
Capture Clock    : slow_clock.M_count_q_3_LC_18_23_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_3_LC_18_23_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4691  RISE       2
I__148/I                                 LocalMux                       0              3455   4691  RISE       1
I__148/O                                 LocalMux                     330              3785   4691  RISE       1
I__150/I                                 InMux                          0              3785   4691  RISE       1
I__150/O                                 InMux                        259              4044   4691  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_2_LC_18_23_1/lcout
Path End         : slow_clock.M_count_q_2_LC_18_23_1/in1
Capture Clock    : slow_clock.M_count_q_2_LC_18_23_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_2_LC_18_23_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4565  RISE       2
I__153/I                                 LocalMux                       0              3455   4565  RISE       1
I__153/O                                 LocalMux                     330              3785   4565  RISE       1
I__155/I                                 InMux                          0              3785   4565  RISE       1
I__155/O                                 InMux                        259              4044   4565  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_10_LC_17_25_6/lcout
Path End         : slow_clock.M_count_q_10_LC_17_25_6/in1
Capture Clock    : slow_clock.M_count_q_10_LC_17_25_6/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_10_LC_17_25_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5771  RISE       3
I__219/I                                  LocalMux                       0              3455   8471  RISE       1
I__219/O                                  LocalMux                     330              3785   8471  RISE       1
I__222/I                                  InMux                          0              3785   8471  RISE       1
I__222/O                                  InMux                        259              4044   8471  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_19_LC_17_25_4/lcout
Path End         : slow_clock.M_count_q_19_LC_17_25_4/in1
Capture Clock    : slow_clock.M_count_q_19_LC_17_25_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_19_LC_17_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5974  RISE       3
I__322/I                                  LocalMux                       0              3455   8471  RISE       1
I__322/O                                  LocalMux                     330              3785   8471  RISE       1
I__325/I                                  InMux                          0              3785   8471  RISE       1
I__325/O                                  InMux                        259              4044   8471  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_7_LC_17_23_5/lcout
Path End         : slow_clock.M_count_q_7_LC_17_23_5/in1
Capture Clock    : slow_clock.M_count_q_7_LC_17_23_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_7_LC_17_23_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5224  RISE       3
I__122/I                                 LocalMux                       0              3455   8471  RISE       1
I__122/O                                 LocalMux                     330              3785   8471  RISE       1
I__125/I                                 InMux                          0              3785   8471  RISE       1
I__125/O                                 InMux                        259              4044   8471  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_12_LC_17_23_1/lcout
Path End         : slow_clock.M_count_q_12_LC_17_23_1/in1
Capture Clock    : slow_clock.M_count_q_12_LC_17_23_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_12_LC_17_23_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6051  RISE       3
I__203/I                                  LocalMux                       0              3455   8471  RISE       1
I__203/O                                  LocalMux                     330              3785   8471  RISE       1
I__206/I                                  InMux                          0              3785   8471  RISE       1
I__206/O                                  InMux                        259              4044   8471  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_9_LC_17_22_1/lcout
Path End         : slow_clock.M_count_q_9_LC_17_22_1/in1
Capture Clock    : slow_clock.M_count_q_9_LC_17_22_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__246/I                                          ClkMux                         0              2607  RISE       1
I__246/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_9_LC_17_22_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5294  RISE       3
I__230/I                                 LocalMux                       0              3455   8471  RISE       1
I__230/O                                 LocalMux                     330              3785   8471  RISE       1
I__233/I                                 InMux                          0              3785   8471  RISE       1
I__233/O                                 InMux                        259              4044   8471  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__246/I                                          ClkMux                         0              2607  RISE       1
I__246/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_slow_clock_value_q_LC_17_24_3/in1
Capture Clock    : slow_clock.M_slow_clock_value_q_LC_17_24_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout         LogicCell40_SEQ_MODE_1000    540              3455   6942  RISE       2
I__81/I                                         LocalMux                       0              3455   8471  RISE       1
I__81/O                                         LocalMux                     330              3785   8471  RISE       1
I__83/I                                         InMux                          0              3785   8471  RISE       1
I__83/O                                         InMux                        259              4044   8471  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/in1  LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__249/I                                          ClkMux                         0              2607  RISE       1
I__249/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_4_LC_18_23_3/lcout
Path End         : slow_clock.M_count_q_4_LC_18_23_3/in1
Capture Clock    : slow_clock.M_count_q_4_LC_18_23_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_4_LC_18_23_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4817  RISE       2
I__141/I                                 LocalMux                       0              3455   4817  RISE       1
I__141/O                                 LocalMux                     330              3785   4817  RISE       1
I__143/I                                 InMux                          0              3785   4817  RISE       1
I__143/O                                 InMux                        259              4044   4817  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_0_LC_17_23_4/lcout
Path End         : slow_clock.M_count_q_1_LC_17_23_7/in1
Capture Clock    : slow_clock.M_count_q_1_LC_17_23_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_0_LC_17_23_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4466  RISE       4
I__159/I                                 LocalMux                       0              3455   8401  RISE       1
I__159/O                                 LocalMux                     330              3785   8401  RISE       1
I__162/I                                 InMux                          0              3785   8471  RISE       1
I__162/O                                 InMux                        259              4044   8471  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_16_LC_18_24_7/lcout
Path End         : slow_clock.M_count_q_16_LC_18_24_7/in1
Capture Clock    : slow_clock.M_count_q_16_LC_18_24_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_16_LC_18_24_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5925  RISE       2
I__173/I                                  LocalMux                       0              3455   6528  RISE       1
I__173/O                                  LocalMux                     330              3785   6528  RISE       1
I__175/I                                  InMux                          0              3785   6528  RISE       1
I__175/O                                  InMux                        259              4044   6528  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_18_LC_18_25_1/lcout
Path End         : slow_clock.M_count_q_18_LC_18_25_1/in2
Capture Clock    : slow_clock.M_count_q_18_LC_18_25_1/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_18_LC_18_25_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6339  RISE       2
I__328/I                                  LocalMux                       0              3455   7005  RISE       1
I__328/O                                  LocalMux                     330              3785   7005  RISE       1
I__330/I                                  InMux                          0              3785   7005  RISE       1
I__330/O                                  InMux                        259              4044   7005  RISE       1
I__331/I                                  CascadeMux                     0              4044   7005  RISE       1
I__331/O                                  CascadeMux                     0              4044   7005  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_14_LC_18_24_5/lcout
Path End         : slow_clock.M_count_q_14_LC_18_24_5/in2
Capture Clock    : slow_clock.M_count_q_14_LC_18_24_5/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_14_LC_18_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6304  RISE       2
I__188/I                                  LocalMux                       0              3455   6304  RISE       1
I__188/O                                  LocalMux                     330              3785   6304  RISE       1
I__190/I                                  InMux                          0              3785   6304  RISE       1
I__190/O                                  InMux                        259              4044   6304  RISE       1
I__192/I                                  CascadeMux                     0              4044   6304  RISE       1
I__192/O                                  CascadeMux                     0              4044   6304  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_8_LC_18_23_7/lcout
Path End         : slow_clock.M_count_q_8_LC_18_23_7/in2
Capture Clock    : slow_clock.M_count_q_8_LC_18_23_7/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_8_LC_18_23_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5350  RISE       2
I__111/I                                 LocalMux                       0              3455   5350  RISE       1
I__111/O                                 LocalMux                     330              3785   5350  RISE       1
I__113/I                                 InMux                          0              3785   5350  RISE       1
I__113/O                                 InMux                        259              4044   5350  RISE       1
I__115/I                                 CascadeMux                     0              4044   5350  RISE       1
I__115/O                                 CascadeMux                     0              4044   5350  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_6_LC_18_23_5/lcout
Path End         : slow_clock.M_count_q_6_LC_18_23_5/in2
Capture Clock    : slow_clock.M_count_q_6_LC_18_23_5/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_6_LC_18_23_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5098  RISE       2
I__128/I                                 LocalMux                       0              3455   5098  RISE       1
I__128/O                                 LocalMux                     330              3785   5098  RISE       1
I__130/I                                 InMux                          0              3785   5098  RISE       1
I__130/O                                 InMux                        259              4044   5098  RISE       1
I__132/I                                 CascadeMux                     0              4044   5098  RISE       1
I__132/O                                 CascadeMux                     0              4044   5098  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/in2    LogicCell40_SEQ_MODE_1000      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_2_LC_16_25_7/lcout
Path End         : reset_cond.M_stage_q_3_LC_16_25_3/in3
Capture Clock    : reset_cond.M_stage_q_3_LC_16_25_3/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_16_25_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_2_LC_16_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__89/I                                  LocalMux                       0              3455   8597  RISE       1
I__89/O                                  LocalMux                     330              3785   8597  RISE       1
I__90/I                                  InMux                          0              3785   8597  RISE       1
I__90/O                                  InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_0_LC_16_25_2/lcout
Path End         : reset_cond.M_stage_q_1_LC_16_25_0/in3
Capture Clock    : reset_cond.M_stage_q_1_LC_16_25_0/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_16_25_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_0_LC_16_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__68/I                                  LocalMux                       0              3455   8597  RISE       1
I__68/O                                  LocalMux                     330              3785   8597  RISE       1
I__69/I                                  InMux                          0              3785   8597  RISE       1
I__69/O                                  InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_1_LC_16_25_0/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_16_25_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_1_LC_16_25_0/lcout
Path End         : reset_cond.M_stage_q_2_LC_16_25_7/in3
Capture Clock    : reset_cond.M_stage_q_2_LC_16_25_7/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_16_25_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_1_LC_16_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__91/I                                  LocalMux                       0              3455   8597  RISE       1
I__91/O                                  LocalMux                     330              3785   8597  RISE       1
I__92/I                                  InMux                          0              3785   8597  RISE       1
I__92/O                                  InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_2_LC_16_25_7/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_16_25_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_1_LC_17_23_7/in3
Capture Clock    : slow_clock.M_count_q_1_LC_17_23_7/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4438  RISE       3
I__167/I                                 LocalMux                       0              3455   8597  RISE       1
I__167/O                                 LocalMux                     330              3785   8597  RISE       1
I__170/I                                 InMux                          0              3785   8597  RISE       1
I__170/O                                 InMux                        259              4044   8597  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_0_LC_16_25_2/in3
Capture Clock    : reset_cond.M_stage_q_0_LC_16_25_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -217
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3648
---------------------------------------   ---- 
End-of-path arrival time (ps)             3648
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__93/I                                Odrv12                         0              1053   +INF  FALL       1
I__93/O                                Odrv12                       540              1593   +INF  FALL       1
I__94/I                                Span12Mux_v                    0              1593   +INF  FALL       1
I__94/O                                Span12Mux_v                  540              2133   +INF  FALL       1
I__95/I                                Span12Mux_v                    0              2133   +INF  FALL       1
I__95/O                                Span12Mux_v                  540              2673   +INF  FALL       1
I__96/I                                Sp12to4                        0              2673   +INF  FALL       1
I__96/O                                Sp12to4                      449              3122   +INF  FALL       1
I__97/I                                LocalMux                       0              3122   +INF  FALL       1
I__97/O                                LocalMux                     309              3430   +INF  FALL       1
I__98/I                                InMux                          0              3430   +INF  FALL       1
I__98/O                                InMux                        217              3648   +INF  FALL       1
reset_cond.M_stage_q_0_LC_16_25_2/in3  LogicCell40_SEQ_MODE_1000      0              3648   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_16_25_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_1_LC_16_25_0/in1
Capture Clock    : reset_cond.M_stage_q_1_LC_16_25_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3598
---------------------------------------   ---- 
End-of-path arrival time (ps)             3598
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  FALL       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       540               540   +INF  FALL       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__93/I                                Odrv12                         0              1003   +INF  FALL       1
I__93/O                                Odrv12                       540              1543   +INF  FALL       1
I__94/I                                Span12Mux_v                    0              1543   +INF  FALL       1
I__94/O                                Span12Mux_v                  540              2083   +INF  FALL       1
I__95/I                                Span12Mux_v                    0              2083   +INF  FALL       1
I__95/O                                Span12Mux_v                  540              2623   +INF  FALL       1
I__96/I                                Sp12to4                        0              2623   +INF  FALL       1
I__96/O                                Sp12to4                      449              3072   +INF  FALL       1
I__97/I                                LocalMux                       0              3072   +INF  FALL       1
I__97/O                                LocalMux                     309              3380   +INF  FALL       1
I__99/I                                InMux                          0              3380   +INF  FALL       1
I__99/O                                InMux                        217              3598   +INF  FALL       1
reset_cond.M_stage_q_1_LC_16_25_0/in1  LogicCell40_SEQ_MODE_1000      0              3598   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_16_25_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : usb_rx
Path End         : usb_tx
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6815
---------------------------------------   ---- 
End-of-path arrival time (ps)             6815
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
usb_rx                            cu_top_0                    0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                      0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/DOUT            IO_PAD                    590               590   +INF  RISE       1
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__64/I                           Odrv12                      0              1053   +INF  FALL       1
I__64/O                           Odrv12                    540              1593   +INF  FALL       1
I__65/I                           Span12Mux_s0_v              0              1593   +INF  FALL       1
I__65/O                           Span12Mux_s0_v            105              1698   +INF  FALL       1
I__66/I                           LocalMux                    0              1698   +INF  FALL       1
I__66/O                           LocalMux                  309              2007   +INF  FALL       1
I__67/I                           IoInMux                     0              2007   +INF  FALL       1
I__67/O                           IoInMux                   217              2224   +INF  FALL       1
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2224   +INF  FALL       1
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4461   +INF  FALL       1
usb_tx_obuf_iopad/DIN             IO_PAD                      0              4461   +INF  FALL       1
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2353              6815   +INF  FALL       1
usb_tx                            cu_top_0                    0              6815   +INF  FALL       1


++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_slow_clock_value_q_LC_17_24_3/lcout
Path End         : led[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7312
-------------------------------------   ----- 
End-of-path arrival time (ps)           10767
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__249/I                                          ClkMux                         0              2607  RISE       1
I__249/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_slow_clock_value_q_LC_17_24_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__71/I                                           Odrv12                         0              3455   +INF  RISE       1
I__71/O                                           Odrv12                       491              3946   +INF  RISE       1
I__73/I                                           Span12Mux_h                    0              3946   +INF  RISE       1
I__73/O                                           Span12Mux_h                  491              4437   +INF  RISE       1
I__74/I                                           Span12Mux_v                    0              4437   +INF  RISE       1
I__74/O                                           Span12Mux_v                  491              4928   +INF  RISE       1
I__75/I                                           Sp12to4                        0              4928   +INF  RISE       1
I__75/O                                           Sp12to4                      428              5356   +INF  RISE       1
I__76/I                                           Span4Mux_s3_h                  0              5356   +INF  RISE       1
I__76/O                                           Span4Mux_s3_h                231              5587   +INF  RISE       1
I__77/I                                           LocalMux                       0              5587   +INF  RISE       1
I__77/O                                           LocalMux                     330              5917   +INF  RISE       1
I__78/I                                           IoInMux                        0              5917   +INF  RISE       1
I__78/O                                           IoInMux                      259              6176   +INF  RISE       1
led_obuf_0_preio/DOUT0                            PRE_IO_PIN_TYPE_011001         0              6176   +INF  RISE       1
led_obuf_0_preio/PADOUT                           PRE_IO_PIN_TYPE_011001      2237              8414   +INF  FALL       1
led_obuf_0_iopad/DIN                              IO_PAD                         0              8414   +INF  FALL       1
led_obuf_0_iopad/PACKAGEPIN:out                   IO_PAD                      2353             10767   +INF  FALL       1
led[0]                                            cu_top_0                       0             10767   +INF  FALL       1


++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_2_LC_16_25_7/in0
Capture Clock    : reset_cond.M_stage_q_2_LC_16_25_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3648
---------------------------------------   ---- 
End-of-path arrival time (ps)             3648
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__93/I                                Odrv12                         0              1053   +INF  FALL       1
I__93/O                                Odrv12                       540              1593   +INF  FALL       1
I__94/I                                Span12Mux_v                    0              1593   +INF  FALL       1
I__94/O                                Span12Mux_v                  540              2133   +INF  FALL       1
I__95/I                                Span12Mux_v                    0              2133   +INF  FALL       1
I__95/O                                Span12Mux_v                  540              2673   +INF  FALL       1
I__96/I                                Sp12to4                        0              2673   +INF  FALL       1
I__96/O                                Sp12to4                      449              3122   +INF  FALL       1
I__97/I                                LocalMux                       0              3122   +INF  FALL       1
I__97/O                                LocalMux                     309              3430   +INF  FALL       1
I__100/I                               InMux                          0              3430   +INF  FALL       1
I__100/O                               InMux                        217              3648   +INF  FALL       1
reset_cond.M_stage_q_2_LC_16_25_7/in0  LogicCell40_SEQ_MODE_1000      0              3648   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_16_25_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_3_LC_16_25_3/in0
Capture Clock    : reset_cond.M_stage_q_3_LC_16_25_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3648
---------------------------------------   ---- 
End-of-path arrival time (ps)             3648
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__93/I                                Odrv12                         0              1053   +INF  FALL       1
I__93/O                                Odrv12                       540              1593   +INF  FALL       1
I__94/I                                Span12Mux_v                    0              1593   +INF  FALL       1
I__94/O                                Span12Mux_v                  540              2133   +INF  FALL       1
I__95/I                                Span12Mux_v                    0              2133   +INF  FALL       1
I__95/O                                Span12Mux_v                  540              2673   +INF  FALL       1
I__96/I                                Sp12to4                        0              2673   +INF  FALL       1
I__96/O                                Sp12to4                      449              3122   +INF  FALL       1
I__97/I                                LocalMux                       0              3122   +INF  FALL       1
I__97/O                                LocalMux                     309              3430   +INF  FALL       1
I__101/I                               InMux                          0              3430   +INF  FALL       1
I__101/O                               InMux                        217              3648   +INF  FALL       1
reset_cond.M_stage_q_3_LC_16_25_3/in0  LogicCell40_SEQ_MODE_1000      0              3648   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_23_LC_18_25_6/lcout
Path End         : slow_clock.M_count_q_23_LC_18_25_6/in1
Capture Clock    : slow_clock.M_count_q_23_LC_18_25_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_23_LC_18_25_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__255/I                                  LocalMux                       0              3455   1066  FALL       1
I__255/O                                  LocalMux                     309              3764   1066  FALL       1
I__257/I                                  InMux                          0              3764   1066  FALL       1
I__257/O                                  InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_23_LC_18_25_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_22_LC_18_25_5/lcout
Path End         : slow_clock.M_count_q_22_LC_18_25_5/in1
Capture Clock    : slow_clock.M_count_q_22_LC_18_25_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_22_LC_18_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_22_LC_18_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__299/I                                  LocalMux                       0              3455   1066  FALL       1
I__299/O                                  LocalMux                     309              3764   1066  FALL       1
I__301/I                                  InMux                          0              3764   1066  FALL       1
I__301/O                                  InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_22_LC_18_25_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_22_LC_18_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_21_LC_18_25_4/lcout
Path End         : slow_clock.M_count_q_21_LC_18_25_4/in1
Capture Clock    : slow_clock.M_count_q_21_LC_18_25_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_21_LC_18_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_21_LC_18_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__305/I                                  LocalMux                       0              3455   1066  FALL       1
I__305/O                                  LocalMux                     309              3764   1066  FALL       1
I__307/I                                  InMux                          0              3764   1066  FALL       1
I__307/O                                  InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_21_LC_18_25_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_21_LC_18_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_18_LC_18_25_1/lcout
Path End         : slow_clock.M_count_q_18_LC_18_25_1/in2
Capture Clock    : slow_clock.M_count_q_18_LC_18_25_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_18_LC_18_25_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__328/I                                  LocalMux                       0              3455   1066  FALL       1
I__328/O                                  LocalMux                     309              3764   1066  FALL       1
I__330/I                                  InMux                          0              3764   1066  FALL       1
I__330/O                                  InMux                        217              3981   1066  FALL       1
I__331/I                                  CascadeMux                     0              3981   1066  FALL       1
I__331/O                                  CascadeMux                     0              3981   1066  FALL       1
slow_clock.M_count_q_18_LC_18_25_1/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_17_LC_18_25_0/lcout
Path End         : slow_clock.M_count_q_17_LC_18_25_0/in1
Capture Clock    : slow_clock.M_count_q_17_LC_18_25_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_17_LC_18_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__334/I                                  LocalMux                       0              3455   1066  FALL       1
I__334/O                                  LocalMux                     309              3764   1066  FALL       1
I__336/I                                  InMux                          0              3764   1066  FALL       1
I__336/O                                  InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_17_LC_18_25_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_16_LC_18_24_7/lcout
Path End         : slow_clock.M_count_q_16_LC_18_24_7/in1
Capture Clock    : slow_clock.M_count_q_16_LC_18_24_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_16_LC_18_24_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__173/I                                  LocalMux                       0              3455   1066  FALL       1
I__173/O                                  LocalMux                     309              3764   1066  FALL       1
I__175/I                                  InMux                          0              3764   1066  FALL       1
I__175/O                                  InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_16_LC_18_24_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_14_LC_18_24_5/lcout
Path End         : slow_clock.M_count_q_14_LC_18_24_5/in2
Capture Clock    : slow_clock.M_count_q_14_LC_18_24_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_14_LC_18_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__188/I                                  LocalMux                       0              3455   1066  FALL       1
I__188/O                                  LocalMux                     309              3764   1066  FALL       1
I__190/I                                  InMux                          0              3764   1066  FALL       1
I__190/O                                  InMux                        217              3981   1066  FALL       1
I__192/I                                  CascadeMux                     0              3981   1066  FALL       1
I__192/O                                  CascadeMux                     0              3981   1066  FALL       1
slow_clock.M_count_q_14_LC_18_24_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_13_LC_18_24_4/lcout
Path End         : slow_clock.M_count_q_13_LC_18_24_4/in1
Capture Clock    : slow_clock.M_count_q_13_LC_18_24_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_13_LC_18_24_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__194/I                                  LocalMux                       0              3455   1066  FALL       1
I__194/O                                  LocalMux                     309              3764   1066  FALL       1
I__196/I                                  InMux                          0              3764   1066  FALL       1
I__196/O                                  InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_13_LC_18_24_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_11_LC_18_24_2/lcout
Path End         : slow_clock.M_count_q_11_LC_18_24_2/in1
Capture Clock    : slow_clock.M_count_q_11_LC_18_24_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_11_LC_18_24_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__209/I                                  LocalMux                       0              3455   1066  FALL       1
I__209/O                                  LocalMux                     309              3764   1066  FALL       1
I__211/I                                  InMux                          0              3764   1066  FALL       1
I__211/O                                  InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_11_LC_18_24_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_8_LC_18_23_7/lcout
Path End         : slow_clock.M_count_q_8_LC_18_23_7/in2
Capture Clock    : slow_clock.M_count_q_8_LC_18_23_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_8_LC_18_23_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__111/I                                 LocalMux                       0              3455   1066  FALL       1
I__111/O                                 LocalMux                     309              3764   1066  FALL       1
I__113/I                                 InMux                          0              3764   1066  FALL       1
I__113/O                                 InMux                        217              3981   1066  FALL       1
I__115/I                                 CascadeMux                     0              3981   1066  FALL       1
I__115/O                                 CascadeMux                     0              3981   1066  FALL       1
slow_clock.M_count_q_8_LC_18_23_7/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_6_LC_18_23_5/lcout
Path End         : slow_clock.M_count_q_6_LC_18_23_5/in2
Capture Clock    : slow_clock.M_count_q_6_LC_18_23_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_6_LC_18_23_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__128/I                                 LocalMux                       0              3455   1066  FALL       1
I__128/O                                 LocalMux                     309              3764   1066  FALL       1
I__130/I                                 InMux                          0              3764   1066  FALL       1
I__130/O                                 InMux                        217              3981   1066  FALL       1
I__132/I                                 CascadeMux                     0              3981   1066  FALL       1
I__132/O                                 CascadeMux                     0              3981   1066  FALL       1
slow_clock.M_count_q_6_LC_18_23_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_5_LC_18_23_4/lcout
Path End         : slow_clock.M_count_q_5_LC_18_23_4/in1
Capture Clock    : slow_clock.M_count_q_5_LC_18_23_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_5_LC_18_23_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__134/I                                 LocalMux                       0              3455   1066  FALL       1
I__134/O                                 LocalMux                     309              3764   1066  FALL       1
I__136/I                                 InMux                          0              3764   1066  FALL       1
I__136/O                                 InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_5_LC_18_23_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_4_LC_18_23_3/lcout
Path End         : slow_clock.M_count_q_4_LC_18_23_3/in1
Capture Clock    : slow_clock.M_count_q_4_LC_18_23_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_4_LC_18_23_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__141/I                                 LocalMux                       0              3455   1066  FALL       1
I__141/O                                 LocalMux                     309              3764   1066  FALL       1
I__143/I                                 InMux                          0              3764   1066  FALL       1
I__143/O                                 InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_4_LC_18_23_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_3_LC_18_23_2/lcout
Path End         : slow_clock.M_count_q_3_LC_18_23_2/in1
Capture Clock    : slow_clock.M_count_q_3_LC_18_23_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_3_LC_18_23_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__148/I                                 LocalMux                       0              3455   1066  FALL       1
I__148/O                                 LocalMux                     309              3764   1066  FALL       1
I__150/I                                 InMux                          0              3764   1066  FALL       1
I__150/O                                 InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_3_LC_18_23_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_2_LC_18_23_1/lcout
Path End         : slow_clock.M_count_q_2_LC_18_23_1/in1
Capture Clock    : slow_clock.M_count_q_2_LC_18_23_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_2_LC_18_23_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__153/I                                 LocalMux                       0              3455   1066  FALL       1
I__153/O                                 LocalMux                     309              3764   1066  FALL       1
I__155/I                                 InMux                          0              3764   1066  FALL       1
I__155/O                                 InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_2_LC_18_23_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_10_LC_17_25_6/lcout
Path End         : slow_clock.M_count_q_10_LC_17_25_6/in1
Capture Clock    : slow_clock.M_count_q_10_LC_17_25_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_10_LC_17_25_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__219/I                                  LocalMux                       0              3455   1066  FALL       1
I__219/O                                  LocalMux                     309              3764   1066  FALL       1
I__222/I                                  InMux                          0              3764   1066  FALL       1
I__222/O                                  InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_10_LC_17_25_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_20_LC_17_25_5/lcout
Path End         : slow_clock.M_count_q_20_LC_17_25_5/in0
Capture Clock    : slow_clock.M_count_q_20_LC_17_25_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_20_LC_17_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__311/I                                  LocalMux                       0              3455   1066  FALL       1
I__311/O                                  LocalMux                     309              3764   1066  FALL       1
I__314/I                                  InMux                          0              3764   1066  FALL       1
I__314/O                                  InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_20_LC_17_25_5/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_19_LC_17_25_4/lcout
Path End         : slow_clock.M_count_q_19_LC_17_25_4/in1
Capture Clock    : slow_clock.M_count_q_19_LC_17_25_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_19_LC_17_25_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__322/I                                  LocalMux                       0              3455   1066  FALL       1
I__322/O                                  LocalMux                     309              3764   1066  FALL       1
I__325/I                                  InMux                          0              3764   1066  FALL       1
I__325/O                                  InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_19_LC_17_25_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_15_LC_17_25_1/lcout
Path End         : slow_clock.M_count_q_15_LC_17_25_1/in0
Capture Clock    : slow_clock.M_count_q_15_LC_17_25_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_15_LC_17_25_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__182/I                                  LocalMux                       0              3455   1066  FALL       1
I__182/O                                  LocalMux                     309              3764   1066  FALL       1
I__185/I                                  InMux                          0              3764   1066  FALL       1
I__185/O                                  InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_15_LC_17_25_1/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_slow_clock_value_q_LC_17_24_3/lcout
Path End         : slow_clock.M_slow_clock_value_q_LC_17_24_3/in0
Capture Clock    : slow_clock.M_slow_clock_value_q_LC_17_24_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__249/I                                          ClkMux                         0              2607  RISE       1
I__249/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_slow_clock_value_q_LC_17_24_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__70/I                                           LocalMux                       0              3455   1066  FALL       1
I__70/O                                           LocalMux                     309              3764   1066  FALL       1
I__72/I                                           InMux                          0              3764   1066  FALL       1
I__72/O                                           InMux                        217              3981   1066  FALL       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__249/I                                          ClkMux                         0              2607  RISE       1
I__249/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_1_LC_17_23_7/lcout
Path End         : slow_clock.M_count_q_1_LC_17_23_7/in3
Capture Clock    : slow_clock.M_count_q_1_LC_17_23_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_1_LC_17_23_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__167/I                                 LocalMux                       0              3455   1066  FALL       1
I__167/O                                 LocalMux                     309              3764   1066  FALL       1
I__170/I                                 InMux                          0              3764   1066  FALL       1
I__170/O                                 InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_1_LC_17_23_7/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_7_LC_17_23_5/lcout
Path End         : slow_clock.M_count_q_7_LC_17_23_5/in1
Capture Clock    : slow_clock.M_count_q_7_LC_17_23_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_7_LC_17_23_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__122/I                                 LocalMux                       0              3455   1066  FALL       1
I__122/O                                 LocalMux                     309              3764   1066  FALL       1
I__125/I                                 InMux                          0              3764   1066  FALL       1
I__125/O                                 InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_7_LC_17_23_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_0_LC_17_23_4/lcout
Path End         : slow_clock.M_count_q_1_LC_17_23_7/in1
Capture Clock    : slow_clock.M_count_q_1_LC_17_23_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_0_LC_17_23_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__159/I                                 LocalMux                       0              3455   1066  FALL       1
I__159/O                                 LocalMux                     309              3764   1066  FALL       1
I__162/I                                 InMux                          0              3764   1066  FALL       1
I__162/O                                 InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_1_LC_17_23_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_12_LC_17_23_1/lcout
Path End         : slow_clock.M_count_q_12_LC_17_23_1/in1
Capture Clock    : slow_clock.M_count_q_12_LC_17_23_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_12_LC_17_23_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__203/I                                  LocalMux                       0              3455   1066  FALL       1
I__203/O                                  LocalMux                     309              3764   1066  FALL       1
I__206/I                                  InMux                          0              3764   1066  FALL       1
I__206/O                                  InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_12_LC_17_23_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_9_LC_17_22_1/lcout
Path End         : slow_clock.M_count_q_9_LC_17_22_1/in1
Capture Clock    : slow_clock.M_count_q_9_LC_17_22_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__246/I                                          ClkMux                         0              2607  RISE       1
I__246/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_9_LC_17_22_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__230/I                                 LocalMux                       0              3455   1066  FALL       1
I__230/O                                 LocalMux                     309              3764   1066  FALL       1
I__233/I                                 InMux                          0              3764   1066  FALL       1
I__233/O                                 InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_9_LC_17_22_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__246/I                                          ClkMux                         0              2607  RISE       1
I__246/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_2_LC_16_25_7/lcout
Path End         : reset_cond.M_stage_q_3_LC_16_25_3/in3
Capture Clock    : reset_cond.M_stage_q_3_LC_16_25_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_16_25_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_2_LC_16_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__89/I                                  LocalMux                       0              3455   1066  FALL       1
I__89/O                                  LocalMux                     309              3764   1066  FALL       1
I__90/I                                  InMux                          0              3764   1066  FALL       1
I__90/O                                  InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_3_LC_16_25_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_slow_clock_value_q_LC_17_24_3/in1
Capture Clock    : slow_clock.M_slow_clock_value_q_LC_17_24_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout         LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__81/I                                         LocalMux                       0              3455   1066  FALL       1
I__81/O                                         LocalMux                     309              3764   1066  FALL       1
I__83/I                                         InMux                          0              3764   1066  FALL       1
I__83/O                                         InMux                        217              3981   1066  FALL       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/in1  LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__249/I                                          ClkMux                         0              2607  RISE       1
I__249/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_0_LC_16_25_2/lcout
Path End         : reset_cond.M_stage_q_1_LC_16_25_0/in3
Capture Clock    : reset_cond.M_stage_q_1_LC_16_25_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_16_25_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_0_LC_16_25_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__68/I                                  LocalMux                       0              3455   1066  FALL       1
I__68/O                                  LocalMux                     309              3764   1066  FALL       1
I__69/I                                  InMux                          0              3764   1066  FALL       1
I__69/O                                  InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_1_LC_16_25_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_16_25_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_1_LC_16_25_0/lcout
Path End         : reset_cond.M_stage_q_2_LC_16_25_7/in3
Capture Clock    : reset_cond.M_stage_q_2_LC_16_25_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_16_25_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_1_LC_16_25_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__91/I                                  LocalMux                       0              3455   1066  FALL       1
I__91/O                                  LocalMux                     309              3764   1066  FALL       1
I__92/I                                  InMux                          0              3764   1066  FALL       1
I__92/O                                  InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_2_LC_16_25_7/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_16_25_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_0_LC_17_23_4/lcout
Path End         : slow_clock.M_count_q_0_LC_17_23_4/in0
Capture Clock    : slow_clock.M_count_q_0_LC_17_23_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_0_LC_17_23_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__159/I                                 LocalMux                       0              3455   1066  FALL       1
I__159/O                                 LocalMux                     309              3764   1066  FALL       1
I__163/I                                 InMux                          0              3764   1066  FALL       1
I__163/O                                 InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_0_LC_17_23_4/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_11_LC_18_24_2/lcout
Path End         : slow_clock.M_count_q_19_LC_17_25_4/in2
Capture Clock    : slow_clock.M_count_q_19_LC_17_25_4/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_11_LC_18_24_2/lcout         LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__210/I                                         LocalMux                       0              3455   1389  FALL       1
I__210/O                                         LocalMux                     309              3764   1389  FALL       1
I__212/I                                         InMux                          0              3764   1389  FALL       1
I__212/O                                         InMux                        217              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/ltout  LogicCell40_SEQ_MODE_0000    323              4304   1389  RISE       1
I__102/I                                         CascadeMux                     0              4304   1389  RISE       1
I__102/O                                         CascadeMux                     0              4304   1389  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/in2           LogicCell40_SEQ_MODE_1000      0              4304   1389  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_7_LC_17_23_5/lcout
Path End         : slow_clock.M_count_q_8_LC_18_23_7/in3
Capture Clock    : slow_clock.M_count_q_8_LC_18_23_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_7_LC_17_23_5/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__120/I                                                          LocalMux                       0              3455   1417  FALL       1
I__120/O                                                          LocalMux                     309              3764   1417  FALL       1
I__123/I                                                          InMux                          0              3764   1417  FALL       1
I__123/O                                                          InMux                        217              3981   1417  FALL       1
I__126/I                                                          CascadeMux                     0              3981   1417  FALL       1
I__126/O                                                          CascadeMux                     0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
I__110/I                                                          InMux                          0              4114   1417  FALL       1
I__110/O                                                          InMux                        217              4332   1417  FALL       1
slow_clock.M_count_q_8_LC_18_23_7/in3                             LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_0_LC_17_23_4/lcout
Path End         : slow_clock.M_count_q_2_LC_18_23_1/in3
Capture Clock    : slow_clock.M_count_q_2_LC_18_23_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_0_LC_17_23_4/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__157/I                                                LocalMux                       0              3455   1417  FALL       1
I__157/O                                                LocalMux                     309              3764   1417  FALL       1
I__160/I                                                InMux                          0              3764   1417  FALL       1
I__160/O                                                InMux                        217              3981   1417  FALL       1
I__164/I                                                CascadeMux                     0              3981   1417  FALL       1
I__164/O                                                CascadeMux                     0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
I__152/I                                                InMux                          0              4114   1417  FALL       1
I__152/O                                                InMux                        217              4332   1417  FALL       1
slow_clock.M_count_q_2_LC_18_23_1/in3                   LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_15_LC_17_25_1/lcout
Path End         : slow_clock.M_count_q_16_LC_18_24_7/in3
Capture Clock    : slow_clock.M_count_q_16_LC_18_24_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_15_LC_17_25_1/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__181/I                                                           LocalMux                       0              3455   1417  FALL       1
I__181/O                                                           LocalMux                     309              3764   1417  FALL       1
I__183/I                                                           InMux                          0              3764   1417  FALL       1
I__183/O                                                           InMux                        217              3981   1417  FALL       1
I__186/I                                                           CascadeMux                     0              3981   1417  FALL       1
I__186/O                                                           CascadeMux                     0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
I__171/I                                                           InMux                          0              4114   1417  FALL       1
I__171/O                                                           InMux                        217              4332   1417  FALL       1
slow_clock.M_count_q_16_LC_18_24_7/in3                             LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_12_LC_17_23_1/lcout
Path End         : slow_clock.M_count_q_13_LC_18_24_4/in3
Capture Clock    : slow_clock.M_count_q_13_LC_18_24_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_12_LC_17_23_1/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__201/I                                                           LocalMux                       0              3455   1417  FALL       1
I__201/O                                                           LocalMux                     309              3764   1417  FALL       1
I__204/I                                                           InMux                          0              3764   1417  FALL       1
I__204/O                                                           InMux                        217              3981   1417  FALL       1
I__207/I                                                           CascadeMux                     0              3981   1417  FALL       1
I__207/O                                                           CascadeMux                     0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
I__193/I                                                           InMux                          0              4114   1417  FALL       1
I__193/O                                                           InMux                        217              4332   1417  FALL       1
slow_clock.M_count_q_13_LC_18_24_4/in3                             LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_20_LC_17_25_5/lcout
Path End         : slow_clock.M_count_q_21_LC_18_25_4/in3
Capture Clock    : slow_clock.M_count_q_21_LC_18_25_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_20_LC_17_25_5/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__312/I                                                           LocalMux                       0              3455   1417  FALL       1
I__312/O                                                           LocalMux                     309              3764   1417  FALL       1
I__315/I                                                           InMux                          0              3764   1417  FALL       1
I__315/O                                                           InMux                        217              3981   1417  FALL       1
I__316/I                                                           CascadeMux                     0              3981   1417  FALL       1
I__316/O                                                           CascadeMux                     0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_19_THRU_LUT4_0_LC_18_25_3/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_19_THRU_LUT4_0_LC_18_25_3/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
I__303/I                                                           InMux                          0              4114   1417  FALL       1
I__303/O                                                           InMux                        217              4332   1417  FALL       1
slow_clock.M_count_q_21_LC_18_25_4/in3                             LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_21_LC_18_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_20_LC_17_25_5/lcout
Path End         : slow_clock.M_count_q_22_LC_18_25_5/in3
Capture Clock    : slow_clock.M_count_q_22_LC_18_25_5/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_20_LC_17_25_5/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__312/I                                                           LocalMux                       0              3455   1417  FALL       1
I__312/O                                                           LocalMux                     309              3764   1417  FALL       1
I__315/I                                                           InMux                          0              3764   1417  FALL       1
I__315/O                                                           InMux                        217              3981   1417  FALL       1
I__316/I                                                           CascadeMux                     0              3981   1417  FALL       1
I__316/O                                                           CascadeMux                     0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_19_THRU_LUT4_0_LC_18_25_3/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_19_THRU_LUT4_0_LC_18_25_3/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
slow_clock.M_count_q_21_LC_18_25_4/carryin                         LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
slow_clock.M_count_q_21_LC_18_25_4/carryout                        LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__297/I                                                           InMux                          0              4220   1522  FALL       1
I__297/O                                                           InMux                        217              4437   1522  FALL       1
slow_clock.M_count_q_22_LC_18_25_5/in3                             LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_22_LC_18_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_12_LC_17_23_1/lcout
Path End         : slow_clock.M_count_q_14_LC_18_24_5/in3
Capture Clock    : slow_clock.M_count_q_14_LC_18_24_5/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_12_LC_17_23_1/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__201/I                                                           LocalMux                       0              3455   1417  FALL       1
I__201/O                                                           LocalMux                     309              3764   1417  FALL       1
I__204/I                                                           InMux                          0              3764   1417  FALL       1
I__204/O                                                           InMux                        217              3981   1417  FALL       1
I__207/I                                                           CascadeMux                     0              3981   1417  FALL       1
I__207/O                                                           CascadeMux                     0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
slow_clock.M_count_q_13_LC_18_24_4/carryin                         LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
slow_clock.M_count_q_13_LC_18_24_4/carryout                        LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__187/I                                                           InMux                          0              4220   1522  FALL       1
I__187/O                                                           InMux                        217              4437   1522  FALL       1
slow_clock.M_count_q_14_LC_18_24_5/in3                             LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_0_LC_17_23_4/lcout
Path End         : slow_clock.M_count_q_3_LC_18_23_2/in3
Capture Clock    : slow_clock.M_count_q_3_LC_18_23_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_0_LC_17_23_4/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__157/I                                                LocalMux                       0              3455   1417  FALL       1
I__157/O                                                LocalMux                     309              3764   1417  FALL       1
I__160/I                                                InMux                          0              3764   1417  FALL       1
I__160/O                                                InMux                        217              3981   1417  FALL       1
I__164/I                                                CascadeMux                     0              3981   1417  FALL       1
I__164/O                                                CascadeMux                     0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_1_c_LC_18_23_0/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
slow_clock.M_count_q_2_LC_18_23_1/carryin               LogicCell40_SEQ_MODE_1000      0              4114   1522  FALL       1
slow_clock.M_count_q_2_LC_18_23_1/carryout              LogicCell40_SEQ_MODE_1000    105              4220   1522  FALL       2
I__147/I                                                InMux                          0              4220   1522  FALL       1
I__147/O                                                InMux                        217              4437   1522  FALL       1
slow_clock.M_count_q_3_LC_18_23_2/in3                   LogicCell40_SEQ_MODE_1000      0              4437   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_10_LC_17_25_6/lcout
Path End         : slow_clock.M_count_q_11_LC_18_24_2/in3
Capture Clock    : slow_clock.M_count_q_11_LC_18_24_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_10_LC_17_25_6/lcout                          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__217/I                                                          LocalMux                       0              3455   1529  FALL       1
I__217/O                                                          LocalMux                     309              3764   1529  FALL       1
I__220/I                                                          InMux                          0              3764   1529  FALL       1
I__220/O                                                          InMux                        217              3981   1529  FALL       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/in1       LogicCell40_SEQ_MODE_0000      0              3981   1529  FALL       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/carryout  LogicCell40_SEQ_MODE_0000    245              4227   1529  FALL       2
I__208/I                                                          InMux                          0              4227   1529  FALL       1
I__208/O                                                          InMux                        217              4444   1529  FALL       1
slow_clock.M_count_q_11_LC_18_24_2/in3                            LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_22_LC_18_25_5/lcout
Path End         : slow_clock.M_count_q_23_LC_18_25_6/in3
Capture Clock    : slow_clock.M_count_q_23_LC_18_25_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_22_LC_18_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_22_LC_18_25_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__299/I                                     LocalMux                       0              3455   1066  FALL       1
I__299/O                                     LocalMux                     309              3764   1066  FALL       1
I__301/I                                     InMux                          0              3764   1066  FALL       1
I__301/O                                     InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_22_LC_18_25_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_clock.M_count_q_22_LC_18_25_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__259/I                                     InMux                          0              4227   1529  FALL       1
I__259/O                                     InMux                        217              4444   1529  FALL       1
slow_clock.M_count_q_23_LC_18_25_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_17_LC_18_25_0/lcout
Path End         : slow_clock.M_count_q_18_LC_18_25_1/in3
Capture Clock    : slow_clock.M_count_q_18_LC_18_25_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_17_LC_18_25_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__334/I                                     LocalMux                       0              3455   1066  FALL       1
I__334/O                                     LocalMux                     309              3764   1066  FALL       1
I__336/I                                     InMux                          0              3764   1066  FALL       1
I__336/O                                     InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_17_LC_18_25_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_clock.M_count_q_17_LC_18_25_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__326/I                                     InMux                          0              4227   1529  FALL       1
I__326/O                                     InMux                        217              4444   1529  FALL       1
slow_clock.M_count_q_18_LC_18_25_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_5_LC_18_23_4/lcout
Path End         : slow_clock.M_count_q_6_LC_18_23_5/in3
Capture Clock    : slow_clock.M_count_q_6_LC_18_23_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_5_LC_18_23_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__134/I                                    LocalMux                       0              3455   1066  FALL       1
I__134/O                                    LocalMux                     309              3764   1066  FALL       1
I__136/I                                    InMux                          0              3764   1066  FALL       1
I__136/O                                    InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_5_LC_18_23_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_clock.M_count_q_5_LC_18_23_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__127/I                                    InMux                          0              4227   1529  FALL       1
I__127/O                                    InMux                        217              4444   1529  FALL       1
slow_clock.M_count_q_6_LC_18_23_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_4_LC_18_23_3/lcout
Path End         : slow_clock.M_count_q_5_LC_18_23_4/in3
Capture Clock    : slow_clock.M_count_q_5_LC_18_23_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_4_LC_18_23_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__141/I                                    LocalMux                       0              3455   1066  FALL       1
I__141/O                                    LocalMux                     309              3764   1066  FALL       1
I__143/I                                    InMux                          0              3764   1066  FALL       1
I__143/O                                    InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_4_LC_18_23_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_clock.M_count_q_4_LC_18_23_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__133/I                                    InMux                          0              4227   1529  FALL       1
I__133/O                                    InMux                        217              4444   1529  FALL       1
slow_clock.M_count_q_5_LC_18_23_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_3_LC_18_23_2/lcout
Path End         : slow_clock.M_count_q_4_LC_18_23_3/in3
Capture Clock    : slow_clock.M_count_q_4_LC_18_23_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_3_LC_18_23_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__148/I                                    LocalMux                       0              3455   1066  FALL       1
I__148/O                                    LocalMux                     309              3764   1066  FALL       1
I__150/I                                    InMux                          0              3764   1066  FALL       1
I__150/O                                    InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_3_LC_18_23_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_clock.M_count_q_3_LC_18_23_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__140/I                                    InMux                          0              4227   1529  FALL       1
I__140/O                                    InMux                        217              4444   1529  FALL       1
slow_clock.M_count_q_4_LC_18_23_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_12_LC_17_23_1/lcout
Path End         : slow_clock.M_slow_clock_value_q_LC_17_24_3/in2
Capture Clock    : slow_clock.M_slow_clock_value_q_LC_17_24_3/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_12_LC_17_23_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__202/I                                          LocalMux                       0              3455   1641  FALL       1
I__202/O                                          LocalMux                     309              3764   1641  FALL       1
I__205/I                                          InMux                          0              3764   1641  FALL       1
I__205/O                                          InMux                        217              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/in3     LogicCell40_SEQ_MODE_0000      0              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/ltout   LogicCell40_SEQ_MODE_0000    267              4248   1641  RISE       1
I__85/I                                           CascadeMux                     0              4248   1641  RISE       1
I__85/O                                           CascadeMux                     0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/ltout  LogicCell40_SEQ_MODE_0000    309              4556   1641  RISE       1
I__79/I                                           CascadeMux                     0              4556   1641  RISE       1
I__79/O                                           CascadeMux                     0              4556   1641  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/in2    LogicCell40_SEQ_MODE_1000      0              4556   1641  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__249/I                                          ClkMux                         0              2607  RISE       1
I__249/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_15_LC_17_25_1/lcout
Path End         : slow_clock.M_count_q_17_LC_18_25_0/in3
Capture Clock    : slow_clock.M_count_q_17_LC_18_25_0/clk
Hold Constraint  : 0p
Path slack       : 1697p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_15_LC_17_25_1/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__181/I                                                           LocalMux                       0              3455   1417  FALL       1
I__181/O                                                           LocalMux                     309              3764   1417  FALL       1
I__183/I                                                           InMux                          0              3764   1417  FALL       1
I__183/O                                                           InMux                        217              3981   1417  FALL       1
I__186/I                                                           CascadeMux                     0              3981   1417  FALL       1
I__186/O                                                           CascadeMux                     0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/in2       LogicCell40_SEQ_MODE_0000      0              3981   1417  FALL       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/carryout  LogicCell40_SEQ_MODE_0000    133              4114   1417  FALL       2
slow_clock.M_count_q_16_LC_18_24_7/carryin                         LogicCell40_SEQ_MODE_1000      0              4114   1697  FALL       1
slow_clock.M_count_q_16_LC_18_24_7/carryout                        LogicCell40_SEQ_MODE_1000    105              4220   1697  FALL       1
IN_MUX_bfv_18_25_0_/carryinitin                                    ICE_CARRY_IN_MUX               0              4220   1697  FALL       1
IN_MUX_bfv_18_25_0_/carryinitout                                   ICE_CARRY_IN_MUX             175              4395   1697  FALL       2
I__332/I                                                           InMux                          0              4395   1697  FALL       1
I__332/O                                                           InMux                        217              4612   1697  FALL       1
slow_clock.M_count_q_17_LC_18_25_0/in3                             LogicCell40_SEQ_MODE_1000      0              4612   1697  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_11_LC_18_24_2/lcout
Path End         : slow_clock.M_count_q_15_LC_17_25_1/in2
Capture Clock    : slow_clock.M_count_q_15_LC_17_25_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_11_LC_18_24_2/lcout         LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__210/I                                         LocalMux                       0              3455   1389  FALL       1
I__210/O                                         LocalMux                     309              3764   1389  FALL       1
I__212/I                                         InMux                          0              3764   1389  FALL       1
I__212/O                                         InMux                        217              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       9
I__262/I                                         LocalMux                       0              4360   1971  FALL       1
I__262/O                                         LocalMux                     309              4669   1971  FALL       1
I__267/I                                         InMux                          0              4669   1971  FALL       1
I__267/O                                         InMux                        217              4886   1971  FALL       1
I__276/I                                         CascadeMux                     0              4886   1971  FALL       1
I__276/O                                         CascadeMux                     0              4886   1971  FALL       1
slow_clock.M_count_q_15_LC_17_25_1/in2           LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_11_LC_18_24_2/lcout
Path End         : slow_clock.M_count_q_23_LC_18_25_6/in2
Capture Clock    : slow_clock.M_count_q_23_LC_18_25_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_11_LC_18_24_2/lcout         LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__210/I                                         LocalMux                       0              3455   1389  FALL       1
I__210/O                                         LocalMux                     309              3764   1389  FALL       1
I__212/I                                         InMux                          0              3764   1389  FALL       1
I__212/O                                         InMux                        217              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       9
I__263/I                                         LocalMux                       0              4360   1971  FALL       1
I__263/O                                         LocalMux                     309              4669   1971  FALL       1
I__270/I                                         InMux                          0              4669   1971  FALL       1
I__270/O                                         InMux                        217              4886   1971  FALL       1
I__278/I                                         CascadeMux                     0              4886   1971  FALL       1
I__278/O                                         CascadeMux                     0              4886   1971  FALL       1
slow_clock.M_count_q_23_LC_18_25_6/in2           LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_11_LC_18_24_2/lcout
Path End         : slow_clock.M_slow_clock_value_q_LC_17_24_3/in3
Capture Clock    : slow_clock.M_slow_clock_value_q_LC_17_24_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_11_LC_18_24_2/lcout         LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__210/I                                         LocalMux                       0              3455   1389  FALL       1
I__210/O                                         LocalMux                     309              3764   1389  FALL       1
I__212/I                                         InMux                          0              3764   1389  FALL       1
I__212/O                                         InMux                        217              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       9
I__264/I                                         LocalMux                       0              4360   1971  FALL       1
I__264/O                                         LocalMux                     309              4669   1971  FALL       1
I__271/I                                         InMux                          0              4669   1971  FALL       1
I__271/O                                         InMux                        217              4886   1971  FALL       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/in3   LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__249/I                                          ClkMux                         0              2607  RISE       1
I__249/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_11_LC_18_24_2/lcout
Path End         : slow_clock.M_count_q_20_LC_17_25_5/in2
Capture Clock    : slow_clock.M_count_q_20_LC_17_25_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_11_LC_18_24_2/lcout         LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__210/I                                         LocalMux                       0              3455   1389  FALL       1
I__210/O                                         LocalMux                     309              3764   1389  FALL       1
I__212/I                                         InMux                          0              3764   1389  FALL       1
I__212/O                                         InMux                        217              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       9
I__262/I                                         LocalMux                       0              4360   1971  FALL       1
I__262/O                                         LocalMux                     309              4669   1971  FALL       1
I__268/I                                         InMux                          0              4669   1971  FALL       1
I__268/O                                         InMux                        217              4886   1971  FALL       1
I__277/I                                         CascadeMux                     0              4886   1971  FALL       1
I__277/O                                         CascadeMux                     0              4886   1971  FALL       1
slow_clock.M_count_q_20_LC_17_25_5/in2           LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_11_LC_18_24_2/lcout
Path End         : slow_clock.M_count_q_10_LC_17_25_6/in3
Capture Clock    : slow_clock.M_count_q_10_LC_17_25_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_11_LC_18_24_2/lcout         LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__210/I                                         LocalMux                       0              3455   1389  FALL       1
I__210/O                                         LocalMux                     309              3764   1389  FALL       1
I__212/I                                         InMux                          0              3764   1389  FALL       1
I__212/O                                         InMux                        217              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       9
I__262/I                                         LocalMux                       0              4360   1971  FALL       1
I__262/O                                         LocalMux                     309              4669   1971  FALL       1
I__269/I                                         InMux                          0              4669   1971  FALL       1
I__269/O                                         InMux                        217              4886   1971  FALL       1
slow_clock.M_count_q_10_LC_17_25_6/in3           LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_12_LC_17_23_1/lcout
Path End         : slow_clock.M_count_q_12_LC_17_23_1/in0
Capture Clock    : slow_clock.M_count_q_12_LC_17_23_1/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_12_LC_17_23_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__202/I                                          LocalMux                       0              3455   1641  FALL       1
I__202/O                                          LocalMux                     309              3764   1641  FALL       1
I__205/I                                          InMux                          0              3764   1641  FALL       1
I__205/O                                          InMux                        217              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/in3     LogicCell40_SEQ_MODE_0000      0              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/ltout   LogicCell40_SEQ_MODE_0000    267              4248   1641  RISE       1
I__85/I                                           CascadeMux                     0              4248   1641  RISE       1
I__85/O                                           CascadeMux                     0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       9
I__282/I                                          LocalMux                       0              4598   2209  FALL       1
I__282/O                                          LocalMux                     309              4907   2209  FALL       1
I__287/I                                          InMux                          0              4907   2209  FALL       1
I__287/O                                          InMux                        217              5124   2209  FALL       1
slow_clock.M_count_q_12_LC_17_23_1/in0            LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_12_LC_17_23_1/lcout
Path End         : slow_clock.M_count_q_23_LC_18_25_6/in0
Capture Clock    : slow_clock.M_count_q_23_LC_18_25_6/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_12_LC_17_23_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__202/I                                          LocalMux                       0              3455   1641  FALL       1
I__202/O                                          LocalMux                     309              3764   1641  FALL       1
I__205/I                                          InMux                          0              3764   1641  FALL       1
I__205/O                                          InMux                        217              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/in3     LogicCell40_SEQ_MODE_0000      0              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/ltout   LogicCell40_SEQ_MODE_0000    267              4248   1641  RISE       1
I__85/I                                           CascadeMux                     0              4248   1641  RISE       1
I__85/O                                           CascadeMux                     0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       9
I__284/I                                          LocalMux                       0              4598   2209  FALL       1
I__284/O                                          LocalMux                     309              4907   2209  FALL       1
I__291/I                                          InMux                          0              4907   2209  FALL       1
I__291/O                                          InMux                        217              5124   2209  FALL       1
slow_clock.M_count_q_23_LC_18_25_6/in0            LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_12_LC_17_23_1/lcout
Path End         : slow_clock.M_count_q_19_LC_17_25_4/in3
Capture Clock    : slow_clock.M_count_q_19_LC_17_25_4/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_12_LC_17_23_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__202/I                                          LocalMux                       0              3455   1641  FALL       1
I__202/O                                          LocalMux                     309              3764   1641  FALL       1
I__205/I                                          InMux                          0              3764   1641  FALL       1
I__205/O                                          InMux                        217              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/in3     LogicCell40_SEQ_MODE_0000      0              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/ltout   LogicCell40_SEQ_MODE_0000    267              4248   1641  RISE       1
I__85/I                                           CascadeMux                     0              4248   1641  RISE       1
I__85/O                                           CascadeMux                     0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       9
I__285/I                                          LocalMux                       0              4598   2209  FALL       1
I__285/O                                          LocalMux                     309              4907   2209  FALL       1
I__292/I                                          InMux                          0              4907   2209  FALL       1
I__292/O                                          InMux                        217              5124   2209  FALL       1
slow_clock.M_count_q_19_LC_17_25_4/in3            LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_12_LC_17_23_1/lcout
Path End         : slow_clock.M_count_q_7_LC_17_23_5/in0
Capture Clock    : slow_clock.M_count_q_7_LC_17_23_5/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_12_LC_17_23_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__202/I                                          LocalMux                       0              3455   1641  FALL       1
I__202/O                                          LocalMux                     309              3764   1641  FALL       1
I__205/I                                          InMux                          0              3764   1641  FALL       1
I__205/O                                          InMux                        217              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/in3     LogicCell40_SEQ_MODE_0000      0              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/ltout   LogicCell40_SEQ_MODE_0000    267              4248   1641  RISE       1
I__85/I                                           CascadeMux                     0              4248   1641  RISE       1
I__85/O                                           CascadeMux                     0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       9
I__282/I                                          LocalMux                       0              4598   2209  FALL       1
I__282/O                                          LocalMux                     309              4907   2209  FALL       1
I__288/I                                          InMux                          0              4907   2209  FALL       1
I__288/O                                          InMux                        217              5124   2209  FALL       1
slow_clock.M_count_q_7_LC_17_23_5/in0             LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_12_LC_17_23_1/lcout
Path End         : slow_clock.M_count_q_0_LC_17_23_4/in1
Capture Clock    : slow_clock.M_count_q_0_LC_17_23_4/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_12_LC_17_23_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__202/I                                          LocalMux                       0              3455   1641  FALL       1
I__202/O                                          LocalMux                     309              3764   1641  FALL       1
I__205/I                                          InMux                          0              3764   1641  FALL       1
I__205/O                                          InMux                        217              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/in3     LogicCell40_SEQ_MODE_0000      0              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/ltout   LogicCell40_SEQ_MODE_0000    267              4248   1641  RISE       1
I__85/I                                           CascadeMux                     0              4248   1641  RISE       1
I__85/O                                           CascadeMux                     0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       9
I__282/I                                          LocalMux                       0              4598   2209  FALL       1
I__282/O                                          LocalMux                     309              4907   2209  FALL       1
I__289/I                                          InMux                          0              4907   2209  FALL       1
I__289/O                                          InMux                        217              5124   2209  FALL       1
slow_clock.M_count_q_0_LC_17_23_4/in1             LogicCell40_SEQ_MODE_1000      0              5124   2209  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_18_LC_18_25_1/lcout
Path End         : slow_clock.M_count_q_19_LC_17_25_4/in0
Capture Clock    : slow_clock.M_count_q_19_LC_17_25_4/clk
Hold Constraint  : 0p
Path slack       : 2230p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_18_LC_18_25_1/lcout                        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__328/I                                                        LocalMux                       0              3455   1066  FALL       1
I__328/O                                                        LocalMux                     309              3764   1066  FALL       1
I__330/I                                                        InMux                          0              3764   1066  FALL       1
I__330/O                                                        InMux                        217              3981   1066  FALL       1
I__331/I                                                        CascadeMux                     0              3981   1066  FALL       1
I__331/O                                                        CascadeMux                     0              3981   1066  FALL       1
slow_clock.M_count_q_18_LC_18_25_1/in2                          LogicCell40_SEQ_MODE_1000      0              3981   1627  FALL       1
slow_clock.M_count_q_18_LC_18_25_1/carryout                     LogicCell40_SEQ_MODE_1000    133              4114   1627  FALL       2
I__317/I                                                        InMux                          0              4114   2230  FALL       1
I__317/O                                                        InMux                        217              4332   2230  FALL       1
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/in3    LogicCell40_SEQ_MODE_0000      0              4332   2230  FALL       1
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/lcout  LogicCell40_SEQ_MODE_0000    288              4619   2230  FALL       1
I__318/I                                                        LocalMux                       0              4619   2230  FALL       1
I__318/O                                                        LocalMux                     309              4928   2230  FALL       1
I__319/I                                                        InMux                          0              4928   2230  FALL       1
I__319/O                                                        InMux                        217              5145   2230  FALL       1
slow_clock.M_count_q_19_LC_17_25_4/in0                          LogicCell40_SEQ_MODE_1000      0              5145   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_14_LC_18_24_5/lcout
Path End         : slow_clock.M_count_q_15_LC_17_25_1/in3
Capture Clock    : slow_clock.M_count_q_15_LC_17_25_1/clk
Hold Constraint  : 0p
Path slack       : 2230p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_14_LC_18_24_5/lcout                        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__188/I                                                        LocalMux                       0              3455   1066  FALL       1
I__188/O                                                        LocalMux                     309              3764   1066  FALL       1
I__190/I                                                        InMux                          0              3764   1066  FALL       1
I__190/O                                                        InMux                        217              3981   1066  FALL       1
I__192/I                                                        CascadeMux                     0              3981   1066  FALL       1
I__192/O                                                        CascadeMux                     0              3981   1066  FALL       1
slow_clock.M_count_q_14_LC_18_24_5/in2                          LogicCell40_SEQ_MODE_1000      0              3981   1522  FALL       1
slow_clock.M_count_q_14_LC_18_24_5/carryout                     LogicCell40_SEQ_MODE_1000    133              4114   1522  FALL       2
I__178/I                                                        InMux                          0              4114   2230  FALL       1
I__178/O                                                        InMux                        217              4332   2230  FALL       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/in3    LogicCell40_SEQ_MODE_0000      0              4332   2230  FALL       1
slow_clock.un1_M_count_d_1_cry_14_THRU_LUT4_0_LC_18_24_6/lcout  LogicCell40_SEQ_MODE_0000    288              4619   2230  FALL       1
I__179/I                                                        LocalMux                       0              4619   2230  FALL       1
I__179/O                                                        LocalMux                     309              4928   2230  FALL       1
I__180/I                                                        InMux                          0              4928   2230  FALL       1
I__180/O                                                        InMux                        217              5145   2230  FALL       1
slow_clock.M_count_q_15_LC_17_25_1/in3                          LogicCell40_SEQ_MODE_1000      0              5145   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_6_LC_18_23_5/lcout
Path End         : slow_clock.M_count_q_7_LC_17_23_5/in3
Capture Clock    : slow_clock.M_count_q_7_LC_17_23_5/clk
Hold Constraint  : 0p
Path slack       : 2230p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_6_LC_18_23_5/lcout                        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__128/I                                                       LocalMux                       0              3455   1066  FALL       1
I__128/O                                                       LocalMux                     309              3764   1066  FALL       1
I__130/I                                                       InMux                          0              3764   1066  FALL       1
I__130/O                                                       InMux                        217              3981   1066  FALL       1
I__132/I                                                       CascadeMux                     0              3981   1066  FALL       1
I__132/O                                                       CascadeMux                     0              3981   1066  FALL       1
slow_clock.M_count_q_6_LC_18_23_5/in2                          LogicCell40_SEQ_MODE_1000      0              3981   1522  FALL       1
slow_clock.M_count_q_6_LC_18_23_5/carryout                     LogicCell40_SEQ_MODE_1000    133              4114   1522  FALL       2
I__117/I                                                       InMux                          0              4114   2230  FALL       1
I__117/O                                                       InMux                        217              4332   2230  FALL       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/in3    LogicCell40_SEQ_MODE_0000      0              4332   2230  FALL       1
slow_clock.un1_M_count_d_1_cry_6_THRU_LUT4_0_LC_18_23_6/lcout  LogicCell40_SEQ_MODE_0000    288              4619   2230  FALL       1
I__118/I                                                       LocalMux                       0              4619   2230  FALL       1
I__118/O                                                       LocalMux                     309              4928   2230  FALL       1
I__119/I                                                       InMux                          0              4928   2230  FALL       1
I__119/O                                                       InMux                        217              5145   2230  FALL       1
slow_clock.M_count_q_7_LC_17_23_5/in3                          LogicCell40_SEQ_MODE_1000      0              5145   2230  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_18_LC_18_25_1/lcout
Path End         : slow_clock.M_count_q_20_LC_17_25_5/in3
Capture Clock    : slow_clock.M_count_q_20_LC_17_25_5/clk
Hold Constraint  : 0p
Path slack       : 2336p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_18_LC_18_25_1/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__328/I                                                           LocalMux                       0              3455   1066  FALL       1
I__328/O                                                           LocalMux                     309              3764   1066  FALL       1
I__330/I                                                           InMux                          0              3764   1066  FALL       1
I__330/O                                                           InMux                        217              3981   1066  FALL       1
I__331/I                                                           CascadeMux                     0              3981   1066  FALL       1
I__331/O                                                           CascadeMux                     0              3981   1066  FALL       1
slow_clock.M_count_q_18_LC_18_25_1/in2                             LogicCell40_SEQ_MODE_1000      0              3981   1627  FALL       1
slow_clock.M_count_q_18_LC_18_25_1/carryout                        LogicCell40_SEQ_MODE_1000    133              4114   1627  FALL       2
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/carryin   LogicCell40_SEQ_MODE_0000      0              4114   1627  FALL       1
slow_clock.un1_M_count_d_1_cry_18_THRU_LUT4_0_LC_18_25_2/carryout  LogicCell40_SEQ_MODE_0000    105              4220   1627  FALL       2
I__308/I                                                           InMux                          0              4220   2335  FALL       1
I__308/O                                                           InMux                        217              4437   2335  FALL       1
slow_clock.un1_M_count_d_1_cry_19_THRU_LUT4_0_LC_18_25_3/in3       LogicCell40_SEQ_MODE_0000      0              4437   2335  FALL       1
slow_clock.un1_M_count_d_1_cry_19_THRU_LUT4_0_LC_18_25_3/lcout     LogicCell40_SEQ_MODE_0000    288              4725   2335  FALL       1
I__309/I                                                           LocalMux                       0              4725   2335  FALL       1
I__309/O                                                           LocalMux                     309              5033   2335  FALL       1
I__310/I                                                           InMux                          0              5033   2335  FALL       1
I__310/O                                                           InMux                        217              5251   2335  FALL       1
slow_clock.M_count_q_20_LC_17_25_5/in3                             LogicCell40_SEQ_MODE_1000      0              5251   2335  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_11_LC_18_24_2/lcout
Path End         : slow_clock.M_count_q_12_LC_17_23_1/in3
Capture Clock    : slow_clock.M_count_q_12_LC_17_23_1/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                        model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_11_LC_18_24_2/lcout                        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__209/I                                                        LocalMux                       0              3455   1066  FALL       1
I__209/O                                                        LocalMux                     309              3764   1066  FALL       1
I__211/I                                                        InMux                          0              3764   1066  FALL       1
I__211/O                                                        InMux                        217              3981   1066  FALL       1
slow_clock.M_count_q_11_LC_18_24_2/in1                          LogicCell40_SEQ_MODE_1000      0              3981   1634  FALL       1
slow_clock.M_count_q_11_LC_18_24_2/carryout                     LogicCell40_SEQ_MODE_1000    245              4227   1634  FALL       2
I__198/I                                                        InMux                          0              4227   2342  FALL       1
I__198/O                                                        InMux                        217              4444   2342  FALL       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/in3    LogicCell40_SEQ_MODE_0000      0              4444   2342  FALL       1
slow_clock.un1_M_count_d_1_cry_11_THRU_LUT4_0_LC_18_24_3/lcout  LogicCell40_SEQ_MODE_0000    288              4732   2342  FALL       1
I__199/I                                                        LocalMux                       0              4732   2342  FALL       1
I__199/O                                                        LocalMux                     309              5040   2342  FALL       1
I__200/I                                                        InMux                          0              5040   2342  FALL       1
I__200/O                                                        InMux                        217              5258   2342  FALL       1
slow_clock.M_count_q_12_LC_17_23_1/in3                          LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_11_LC_18_24_2/lcout
Path End         : slow_clock.M_count_q_12_LC_17_23_1/in2
Capture Clock    : slow_clock.M_count_q_12_LC_17_23_1/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_11_LC_18_24_2/lcout         LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__210/I                                         LocalMux                       0              3455   1389  FALL       1
I__210/O                                         LocalMux                     309              3764   1389  FALL       1
I__212/I                                         InMux                          0              3764   1389  FALL       1
I__212/O                                         InMux                        217              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       9
I__260/I                                         Odrv4                          0              4360   2342  FALL       1
I__260/O                                         Odrv4                        372              4732   2342  FALL       1
I__265/I                                         LocalMux                       0              4732   2342  FALL       1
I__265/O                                         LocalMux                     309              5040   2342  FALL       1
I__272/I                                         InMux                          0              5040   2342  FALL       1
I__272/O                                         InMux                        217              5258   2342  FALL       1
I__279/I                                         CascadeMux                     0              5258   2342  FALL       1
I__279/O                                         CascadeMux                     0              5258   2342  FALL       1
slow_clock.M_count_q_12_LC_17_23_1/in2           LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_11_LC_18_24_2/lcout
Path End         : slow_clock.M_count_q_9_LC_17_22_1/in3
Capture Clock    : slow_clock.M_count_q_9_LC_17_22_1/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_11_LC_18_24_2/lcout         LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__210/I                                         LocalMux                       0              3455   1389  FALL       1
I__210/O                                         LocalMux                     309              3764   1389  FALL       1
I__212/I                                         InMux                          0              3764   1389  FALL       1
I__212/O                                         InMux                        217              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       9
I__261/I                                         Odrv4                          0              4360   2342  FALL       1
I__261/O                                         Odrv4                        372              4732   2342  FALL       1
I__266/I                                         LocalMux                       0              4732   2342  FALL       1
I__266/O                                         LocalMux                     309              5040   2342  FALL       1
I__275/I                                         InMux                          0              5040   2342  FALL       1
I__275/O                                         InMux                        217              5258   2342  FALL       1
slow_clock.M_count_q_9_LC_17_22_1/in3            LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__246/I                                          ClkMux                         0              2607  RISE       1
I__246/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_11_LC_18_24_2/lcout
Path End         : slow_clock.M_count_q_7_LC_17_23_5/in2
Capture Clock    : slow_clock.M_count_q_7_LC_17_23_5/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_11_LC_18_24_2/lcout         LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__210/I                                         LocalMux                       0              3455   1389  FALL       1
I__210/O                                         LocalMux                     309              3764   1389  FALL       1
I__212/I                                         InMux                          0              3764   1389  FALL       1
I__212/O                                         InMux                        217              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       9
I__260/I                                         Odrv4                          0              4360   2342  FALL       1
I__260/O                                         Odrv4                        372              4732   2342  FALL       1
I__265/I                                         LocalMux                       0              4732   2342  FALL       1
I__265/O                                         LocalMux                     309              5040   2342  FALL       1
I__273/I                                         InMux                          0              5040   2342  FALL       1
I__273/O                                         InMux                        217              5258   2342  FALL       1
I__280/I                                         CascadeMux                     0              5258   2342  FALL       1
I__280/O                                         CascadeMux                     0              5258   2342  FALL       1
slow_clock.M_count_q_7_LC_17_23_5/in2            LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_11_LC_18_24_2/lcout
Path End         : slow_clock.M_count_q_0_LC_17_23_4/in3
Capture Clock    : slow_clock.M_count_q_0_LC_17_23_4/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_11_LC_18_24_2/lcout         LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__210/I                                         LocalMux                       0              3455   1389  FALL       1
I__210/O                                         LocalMux                     309              3764   1389  FALL       1
I__212/I                                         InMux                          0              3764   1389  FALL       1
I__212/O                                         InMux                        217              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/in1    LogicCell40_SEQ_MODE_0000      0              3981   1389  FALL       1
slow_clock.M_count_q_RNI3Q7G_8_LC_17_25_3/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       9
I__260/I                                         Odrv4                          0              4360   2342  FALL       1
I__260/O                                         Odrv4                        372              4732   2342  FALL       1
I__265/I                                         LocalMux                       0              4732   2342  FALL       1
I__265/O                                         LocalMux                     309              5040   2342  FALL       1
I__274/I                                         InMux                          0              5040   2342  FALL       1
I__274/O                                         InMux                        217              5258   2342  FALL       1
slow_clock.M_count_q_0_LC_17_23_4/in3            LogicCell40_SEQ_MODE_1000      0              5258   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_8_LC_18_23_7/lcout
Path End         : slow_clock.M_count_q_10_LC_17_25_6/in2
Capture Clock    : slow_clock.M_count_q_10_LC_17_25_6/clk
Hold Constraint  : 0p
Path slack       : 2511p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1971
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                          model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_8_LC_18_23_7/lcout                           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__111/I                                                          LocalMux                       0              3455   1066  FALL       1
I__111/O                                                          LocalMux                     309              3764   1066  FALL       1
I__113/I                                                          InMux                          0              3764   1066  FALL       1
I__113/O                                                          InMux                        217              3981   1066  FALL       1
I__115/I                                                          CascadeMux                     0              3981   1066  FALL       1
I__115/O                                                          CascadeMux                     0              3981   1066  FALL       1
slow_clock.M_count_q_8_LC_18_23_7/in2                             LogicCell40_SEQ_MODE_1000      0              3981   1802  FALL       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                        LogicCell40_SEQ_MODE_1000    133              4114   1802  FALL       1
IN_MUX_bfv_18_24_0_/carryinitin                                   ICE_CARRY_IN_MUX               0              4114   1802  FALL       1
IN_MUX_bfv_18_24_0_/carryinitout                                  ICE_CARRY_IN_MUX             175              4290   1802  FALL       2
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryin   LogicCell40_SEQ_MODE_0000      0              4290   1802  FALL       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/carryout  LogicCell40_SEQ_MODE_0000    105              4395   1802  FALL       2
I__213/I                                                          InMux                          0              4395   2511  FALL       1
I__213/O                                                          InMux                        217              4612   2511  FALL       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/in3       LogicCell40_SEQ_MODE_0000      0              4612   2511  FALL       1
slow_clock.un1_M_count_d_1_cry_9_THRU_LUT4_0_LC_18_24_1/lcout     LogicCell40_SEQ_MODE_0000    288              4900   2511  FALL       1
I__214/I                                                          LocalMux                       0              4900   2511  FALL       1
I__214/O                                                          LocalMux                     309              5209   2511  FALL       1
I__215/I                                                          InMux                          0              5209   2511  FALL       1
I__215/O                                                          InMux                        217              5426   2511  FALL       1
I__216/I                                                          CascadeMux                     0              5426   2511  FALL       1
I__216/O                                                          CascadeMux                     0              5426   2511  FALL       1
slow_clock.M_count_q_10_LC_17_25_6/in2                            LogicCell40_SEQ_MODE_1000      0              5426   2511  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_12_LC_17_23_1/lcout
Path End         : slow_clock.M_count_q_9_LC_17_22_1/in0
Capture Clock    : slow_clock.M_count_q_9_LC_17_22_1/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_12_LC_17_23_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__202/I                                          LocalMux                       0              3455   1641  FALL       1
I__202/O                                          LocalMux                     309              3764   1641  FALL       1
I__205/I                                          InMux                          0              3764   1641  FALL       1
I__205/O                                          InMux                        217              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/in3     LogicCell40_SEQ_MODE_0000      0              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/ltout   LogicCell40_SEQ_MODE_0000    267              4248   1641  RISE       1
I__85/I                                           CascadeMux                     0              4248   1641  RISE       1
I__85/O                                           CascadeMux                     0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       9
I__281/I                                          Odrv4                          0              4598   2581  FALL       1
I__281/O                                          Odrv4                        372              4970   2581  FALL       1
I__286/I                                          LocalMux                       0              4970   2581  FALL       1
I__286/O                                          LocalMux                     309              5279   2581  FALL       1
I__293/I                                          InMux                          0              5279   2581  FALL       1
I__293/O                                          InMux                        217              5496   2581  FALL       1
slow_clock.M_count_q_9_LC_17_22_1/in0             LogicCell40_SEQ_MODE_1000      0              5496   2581  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__246/I                                          ClkMux                         0              2607  RISE       1
I__246/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_12_LC_17_23_1/lcout
Path End         : slow_clock.M_count_q_15_LC_17_25_1/in1
Capture Clock    : slow_clock.M_count_q_15_LC_17_25_1/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_12_LC_17_23_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__202/I                                          LocalMux                       0              3455   1641  FALL       1
I__202/O                                          LocalMux                     309              3764   1641  FALL       1
I__205/I                                          InMux                          0              3764   1641  FALL       1
I__205/O                                          InMux                        217              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/in3     LogicCell40_SEQ_MODE_0000      0              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/ltout   LogicCell40_SEQ_MODE_0000    267              4248   1641  RISE       1
I__85/I                                           CascadeMux                     0              4248   1641  RISE       1
I__85/O                                           CascadeMux                     0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       9
I__283/I                                          Odrv4                          0              4598   2581  FALL       1
I__283/O                                          Odrv4                        372              4970   2581  FALL       1
I__290/I                                          LocalMux                       0              4970   2581  FALL       1
I__290/O                                          LocalMux                     309              5279   2581  FALL       1
I__294/I                                          InMux                          0              5279   2581  FALL       1
I__294/O                                          InMux                        217              5496   2581  FALL       1
slow_clock.M_count_q_15_LC_17_25_1/in1            LogicCell40_SEQ_MODE_1000      0              5496   2581  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_12_LC_17_23_1/lcout
Path End         : slow_clock.M_count_q_20_LC_17_25_5/in1
Capture Clock    : slow_clock.M_count_q_20_LC_17_25_5/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_12_LC_17_23_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__202/I                                          LocalMux                       0              3455   1641  FALL       1
I__202/O                                          LocalMux                     309              3764   1641  FALL       1
I__205/I                                          InMux                          0              3764   1641  FALL       1
I__205/O                                          InMux                        217              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/in3     LogicCell40_SEQ_MODE_0000      0              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/ltout   LogicCell40_SEQ_MODE_0000    267              4248   1641  RISE       1
I__85/I                                           CascadeMux                     0              4248   1641  RISE       1
I__85/O                                           CascadeMux                     0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       9
I__283/I                                          Odrv4                          0              4598   2581  FALL       1
I__283/O                                          Odrv4                        372              4970   2581  FALL       1
I__290/I                                          LocalMux                       0              4970   2581  FALL       1
I__290/O                                          LocalMux                     309              5279   2581  FALL       1
I__295/I                                          InMux                          0              5279   2581  FALL       1
I__295/O                                          InMux                        217              5496   2581  FALL       1
slow_clock.M_count_q_20_LC_17_25_5/in1            LogicCell40_SEQ_MODE_1000      0              5496   2581  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_12_LC_17_23_1/lcout
Path End         : slow_clock.M_count_q_10_LC_17_25_6/in0
Capture Clock    : slow_clock.M_count_q_10_LC_17_25_6/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_12_LC_17_23_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__202/I                                          LocalMux                       0              3455   1641  FALL       1
I__202/O                                          LocalMux                     309              3764   1641  FALL       1
I__205/I                                          InMux                          0              3764   1641  FALL       1
I__205/O                                          InMux                        217              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/in3     LogicCell40_SEQ_MODE_0000      0              3981   1641  FALL       1
slow_clock.M_count_q_RNI0R28_7_LC_17_24_1/ltout   LogicCell40_SEQ_MODE_0000    267              4248   1641  RISE       1
I__85/I                                           CascadeMux                     0              4248   1641  RISE       1
I__85/O                                           CascadeMux                     0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/in2    LogicCell40_SEQ_MODE_0000      0              4248   1641  RISE       1
slow_clock.M_count_q_RNIN6F01_1_LC_17_24_2/lcout  LogicCell40_SEQ_MODE_0000    351              4598   2209  FALL       9
I__283/I                                          Odrv4                          0              4598   2581  FALL       1
I__283/O                                          Odrv4                        372              4970   2581  FALL       1
I__290/I                                          LocalMux                       0              4970   2581  FALL       1
I__290/O                                          LocalMux                     309              5279   2581  FALL       1
I__296/I                                          InMux                          0              5279   2581  FALL       1
I__296/O                                          InMux                        217              5496   2581  FALL       1
slow_clock.M_count_q_10_LC_17_25_6/in0            LogicCell40_SEQ_MODE_1000      0              5496   2581  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_count_q_8_LC_18_23_7/lcout
Path End         : slow_clock.M_count_q_9_LC_17_22_1/in2
Capture Clock    : slow_clock.M_count_q_9_LC_17_22_1/clk
Hold Constraint  : 0p
Path slack       : 2778p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_count_q_8_LC_18_23_7/lcout                        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__111/I                                                       LocalMux                       0              3455   1066  FALL       1
I__111/O                                                       LocalMux                     309              3764   1066  FALL       1
I__113/I                                                       InMux                          0              3764   1066  FALL       1
I__113/O                                                       InMux                        217              3981   1066  FALL       1
I__115/I                                                       CascadeMux                     0              3981   1066  FALL       1
I__115/O                                                       CascadeMux                     0              3981   1066  FALL       1
slow_clock.M_count_q_8_LC_18_23_7/in2                          LogicCell40_SEQ_MODE_1000      0              3981   1802  FALL       1
slow_clock.M_count_q_8_LC_18_23_7/carryout                     LogicCell40_SEQ_MODE_1000    133              4114   1802  FALL       1
IN_MUX_bfv_18_24_0_/carryinitin                                ICE_CARRY_IN_MUX               0              4114   1802  FALL       1
IN_MUX_bfv_18_24_0_/carryinitout                               ICE_CARRY_IN_MUX             175              4290   1802  FALL       2
I__224/I                                                       InMux                          0              4290   2777  FALL       1
I__224/O                                                       InMux                        217              4507   2777  FALL       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/in3    LogicCell40_SEQ_MODE_0000      0              4507   2777  FALL       1
slow_clock.un1_M_count_d_1_cry_8_THRU_LUT4_0_LC_18_24_0/lcout  LogicCell40_SEQ_MODE_0000    288              4795   2777  FALL       1
I__225/I                                                       Odrv4                          0              4795   2777  FALL       1
I__225/O                                                       Odrv4                        372              5166   2777  FALL       1
I__226/I                                                       LocalMux                       0              5166   2777  FALL       1
I__226/O                                                       LocalMux                     309              5475   2777  FALL       1
I__227/I                                                       InMux                          0              5475   2777  FALL       1
I__227/O                                                       InMux                        217              5693   2777  FALL       1
I__228/I                                                       CascadeMux                     0              5693   2777  FALL       1
I__228/O                                                       CascadeMux                     0              5693   2777  FALL       1
slow_clock.M_count_q_9_LC_17_22_1/in2                          LogicCell40_SEQ_MODE_1000      0              5693   2777  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__246/I                                          ClkMux                         0              2607  RISE       1
I__246/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_10_LC_17_25_6/sr
Capture Clock    : slow_clock.M_count_q_10_LC_17_25_6/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__238/I                                                 SRMux                          0              5159   2799  FALL       1
I__238/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_10_LC_17_25_6/sr                    LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_10_LC_17_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_20_LC_17_25_5/sr
Capture Clock    : slow_clock.M_count_q_20_LC_17_25_5/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__238/I                                                 SRMux                          0              5159   2799  FALL       1
I__238/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_20_LC_17_25_5/sr                    LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_20_LC_17_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_19_LC_17_25_4/sr
Capture Clock    : slow_clock.M_count_q_19_LC_17_25_4/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__238/I                                                 SRMux                          0              5159   2799  FALL       1
I__238/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_19_LC_17_25_4/sr                    LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_19_LC_17_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_15_LC_17_25_1/sr
Capture Clock    : slow_clock.M_count_q_15_LC_17_25_1/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__238/I                                                 SRMux                          0              5159   2799  FALL       1
I__238/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_15_LC_17_25_1/sr                    LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__251/I                                          ClkMux                         0              2607  RISE       1
I__251/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_15_LC_17_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_23_LC_18_25_6/sr
Capture Clock    : slow_clock.M_count_q_23_LC_18_25_6/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__239/I                                                 SRMux                          0              5159   2799  FALL       1
I__239/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_23_LC_18_25_6/sr                    LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_23_LC_18_25_6/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_22_LC_18_25_5/sr
Capture Clock    : slow_clock.M_count_q_22_LC_18_25_5/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__239/I                                                 SRMux                          0              5159   2799  FALL       1
I__239/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_22_LC_18_25_5/sr                    LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_22_LC_18_25_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_21_LC_18_25_4/sr
Capture Clock    : slow_clock.M_count_q_21_LC_18_25_4/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__239/I                                                 SRMux                          0              5159   2799  FALL       1
I__239/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_21_LC_18_25_4/sr                    LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_21_LC_18_25_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_18_LC_18_25_1/sr
Capture Clock    : slow_clock.M_count_q_18_LC_18_25_1/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__239/I                                                 SRMux                          0              5159   2799  FALL       1
I__239/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_18_LC_18_25_1/sr                    LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_18_LC_18_25_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_17_LC_18_25_0/sr
Capture Clock    : slow_clock.M_count_q_17_LC_18_25_0/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__239/I                                                 SRMux                          0              5159   2799  FALL       1
I__239/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_17_LC_18_25_0/sr                    LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__253/I                                          ClkMux                         0              2607  RISE       1
I__253/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_17_LC_18_25_0/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_1_LC_17_23_7/sr
Capture Clock    : slow_clock.M_count_q_1_LC_17_23_7/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__240/I                                                 SRMux                          0              5159   2799  FALL       1
I__240/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_1_LC_17_23_7/sr                     LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_1_LC_17_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_7_LC_17_23_5/sr
Capture Clock    : slow_clock.M_count_q_7_LC_17_23_5/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__240/I                                                 SRMux                          0              5159   2799  FALL       1
I__240/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_7_LC_17_23_5/sr                     LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_7_LC_17_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_0_LC_17_23_4/sr
Capture Clock    : slow_clock.M_count_q_0_LC_17_23_4/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__240/I                                                 SRMux                          0              5159   2799  FALL       1
I__240/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_0_LC_17_23_4/sr                     LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_0_LC_17_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_12_LC_17_23_1/sr
Capture Clock    : slow_clock.M_count_q_12_LC_17_23_1/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__240/I                                                 SRMux                          0              5159   2799  FALL       1
I__240/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_12_LC_17_23_1/sr                    LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__247/I                                          ClkMux                         0              2607  RISE       1
I__247/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_12_LC_17_23_1/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_16_LC_18_24_7/sr
Capture Clock    : slow_clock.M_count_q_16_LC_18_24_7/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__241/I                                                 SRMux                          0              5159   2799  FALL       1
I__241/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_16_LC_18_24_7/sr                    LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_16_LC_18_24_7/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_14_LC_18_24_5/sr
Capture Clock    : slow_clock.M_count_q_14_LC_18_24_5/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__241/I                                                 SRMux                          0              5159   2799  FALL       1
I__241/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_14_LC_18_24_5/sr                    LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_14_LC_18_24_5/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_13_LC_18_24_4/sr
Capture Clock    : slow_clock.M_count_q_13_LC_18_24_4/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__241/I                                                 SRMux                          0              5159   2799  FALL       1
I__241/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_13_LC_18_24_4/sr                    LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_13_LC_18_24_4/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_11_LC_18_24_2/sr
Capture Clock    : slow_clock.M_count_q_11_LC_18_24_2/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__241/I                                                 SRMux                          0              5159   2799  FALL       1
I__241/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_11_LC_18_24_2/sr                    LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__252/I                                          ClkMux                         0              2607  RISE       1
I__252/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_11_LC_18_24_2/clk            LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_9_LC_17_22_1/sr
Capture Clock    : slow_clock.M_count_q_9_LC_17_22_1/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__242/I                                                 SRMux                          0              5159   2799  FALL       1
I__242/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_9_LC_17_22_1/sr                     LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__246/I                                          ClkMux                         0              2607  RISE       1
I__246/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_9_LC_17_22_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_8_LC_18_23_7/sr
Capture Clock    : slow_clock.M_count_q_8_LC_18_23_7/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__243/I                                                 SRMux                          0              5159   2799  FALL       1
I__243/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_8_LC_18_23_7/sr                     LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_8_LC_18_23_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_6_LC_18_23_5/sr
Capture Clock    : slow_clock.M_count_q_6_LC_18_23_5/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__243/I                                                 SRMux                          0              5159   2799  FALL       1
I__243/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_6_LC_18_23_5/sr                     LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_6_LC_18_23_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_5_LC_18_23_4/sr
Capture Clock    : slow_clock.M_count_q_5_LC_18_23_4/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__243/I                                                 SRMux                          0              5159   2799  FALL       1
I__243/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_5_LC_18_23_4/sr                     LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_5_LC_18_23_4/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_4_LC_18_23_3/sr
Capture Clock    : slow_clock.M_count_q_4_LC_18_23_3/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__243/I                                                 SRMux                          0              5159   2799  FALL       1
I__243/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_4_LC_18_23_3/sr                     LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_4_LC_18_23_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_3_LC_18_23_2/sr
Capture Clock    : slow_clock.M_count_q_3_LC_18_23_2/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__243/I                                                 SRMux                          0              5159   2799  FALL       1
I__243/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_3_LC_18_23_2/sr                     LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_3_LC_18_23_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_25_3/lcout
Path End         : slow_clock.M_count_q_2_LC_18_23_1/sr
Capture Clock    : slow_clock.M_count_q_2_LC_18_23_1/clk
Hold Constraint  : 0p
Path slack       : 2799p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_25_3/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__80/I                                                  Odrv12                         0              3455   2799  FALL       1
I__80/O                                                  Odrv12                       540              3995   2799  FALL       1
I__82/I                                                  LocalMux                       0              3995   2799  FALL       1
I__82/O                                                  LocalMux                     309              4304   2799  FALL       1
I__84/I                                                  IoInMux                        0              4304   2799  FALL       1
I__84/O                                                  IoInMux                      217              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4521   2799  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5082   2799  FALL      24
I__236/I                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__236/O                                                 gio2CtrlBuf                    0              5082   2799  FALL       1
I__237/I                                                 GlobalMux                      0              5082   2799  FALL       1
I__237/O                                                 GlobalMux                     77              5159   2799  FALL       1
I__243/I                                                 SRMux                          0              5159   2799  FALL       1
I__243/O                                                 SRMux                        358              5517   2799  FALL       1
slow_clock.M_count_q_2_LC_18_23_1/sr                     LogicCell40_SEQ_MODE_1000      0              5517   2799  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__250/I                                          ClkMux                         0              2607  RISE       1
I__250/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_count_q_2_LC_18_23_1/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_0_LC_16_25_2/in3
Capture Clock    : reset_cond.M_stage_q_0_LC_16_25_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3648
---------------------------------------   ---- 
End-of-path arrival time (ps)             3648
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__93/I                                Odrv12                         0              1053   +INF  FALL       1
I__93/O                                Odrv12                       540              1593   +INF  FALL       1
I__94/I                                Span12Mux_v                    0              1593   +INF  FALL       1
I__94/O                                Span12Mux_v                  540              2133   +INF  FALL       1
I__95/I                                Span12Mux_v                    0              2133   +INF  FALL       1
I__95/O                                Span12Mux_v                  540              2673   +INF  FALL       1
I__96/I                                Sp12to4                        0              2673   +INF  FALL       1
I__96/O                                Sp12to4                      449              3122   +INF  FALL       1
I__97/I                                LocalMux                       0              3122   +INF  FALL       1
I__97/O                                LocalMux                     309              3430   +INF  FALL       1
I__98/I                                InMux                          0              3430   +INF  FALL       1
I__98/O                                InMux                        217              3648   +INF  FALL       1
reset_cond.M_stage_q_0_LC_16_25_2/in3  LogicCell40_SEQ_MODE_1000      0              3648   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_16_25_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_1_LC_16_25_0/in1
Capture Clock    : reset_cond.M_stage_q_1_LC_16_25_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3598
---------------------------------------   ---- 
End-of-path arrival time (ps)             3598
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  FALL       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       540               540   +INF  FALL       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__93/I                                Odrv12                         0              1003   +INF  FALL       1
I__93/O                                Odrv12                       540              1543   +INF  FALL       1
I__94/I                                Span12Mux_v                    0              1543   +INF  FALL       1
I__94/O                                Span12Mux_v                  540              2083   +INF  FALL       1
I__95/I                                Span12Mux_v                    0              2083   +INF  FALL       1
I__95/O                                Span12Mux_v                  540              2623   +INF  FALL       1
I__96/I                                Sp12to4                        0              2623   +INF  FALL       1
I__96/O                                Sp12to4                      449              3072   +INF  FALL       1
I__97/I                                LocalMux                       0              3072   +INF  FALL       1
I__97/O                                LocalMux                     309              3380   +INF  FALL       1
I__99/I                                InMux                          0              3380   +INF  FALL       1
I__99/O                                InMux                        217              3598   +INF  FALL       1
reset_cond.M_stage_q_1_LC_16_25_0/in1  LogicCell40_SEQ_MODE_1000      0              3598   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_16_25_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : usb_rx
Path End         : usb_tx
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6815
---------------------------------------   ---- 
End-of-path arrival time (ps)             6815
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
usb_rx                            cu_top_0                    0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                      0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/DOUT            IO_PAD                    590               590   +INF  RISE       1
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__64/I                           Odrv12                      0              1053   +INF  FALL       1
I__64/O                           Odrv12                    540              1593   +INF  FALL       1
I__65/I                           Span12Mux_s0_v              0              1593   +INF  FALL       1
I__65/O                           Span12Mux_s0_v            105              1698   +INF  FALL       1
I__66/I                           LocalMux                    0              1698   +INF  FALL       1
I__66/O                           LocalMux                  309              2007   +INF  FALL       1
I__67/I                           IoInMux                     0              2007   +INF  FALL       1
I__67/O                           IoInMux                   217              2224   +INF  FALL       1
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2224   +INF  FALL       1
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4461   +INF  FALL       1
usb_tx_obuf_iopad/DIN             IO_PAD                      0              4461   +INF  FALL       1
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2353              6815   +INF  FALL       1
usb_tx                            cu_top_0                    0              6815   +INF  FALL       1


++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_clock.M_slow_clock_value_q_LC_17_24_3/lcout
Path End         : led[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7312
-------------------------------------   ----- 
End-of-path arrival time (ps)           10767
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__249/I                                          ClkMux                         0              2607  RISE       1
I__249/O                                          ClkMux                       309              2915  RISE       1
slow_clock.M_slow_clock_value_q_LC_17_24_3/clk    LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_clock.M_slow_clock_value_q_LC_17_24_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__71/I                                           Odrv12                         0              3455   +INF  RISE       1
I__71/O                                           Odrv12                       491              3946   +INF  RISE       1
I__73/I                                           Span12Mux_h                    0              3946   +INF  RISE       1
I__73/O                                           Span12Mux_h                  491              4437   +INF  RISE       1
I__74/I                                           Span12Mux_v                    0              4437   +INF  RISE       1
I__74/O                                           Span12Mux_v                  491              4928   +INF  RISE       1
I__75/I                                           Sp12to4                        0              4928   +INF  RISE       1
I__75/O                                           Sp12to4                      428              5356   +INF  RISE       1
I__76/I                                           Span4Mux_s3_h                  0              5356   +INF  RISE       1
I__76/O                                           Span4Mux_s3_h                231              5587   +INF  RISE       1
I__77/I                                           LocalMux                       0              5587   +INF  RISE       1
I__77/O                                           LocalMux                     330              5917   +INF  RISE       1
I__78/I                                           IoInMux                        0              5917   +INF  RISE       1
I__78/O                                           IoInMux                      259              6176   +INF  RISE       1
led_obuf_0_preio/DOUT0                            PRE_IO_PIN_TYPE_011001         0              6176   +INF  RISE       1
led_obuf_0_preio/PADOUT                           PRE_IO_PIN_TYPE_011001      2237              8414   +INF  FALL       1
led_obuf_0_iopad/DIN                              IO_PAD                         0              8414   +INF  FALL       1
led_obuf_0_iopad/PACKAGEPIN:out                   IO_PAD                      2353             10767   +INF  FALL       1
led[0]                                            cu_top_0                       0             10767   +INF  FALL       1


++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_2_LC_16_25_7/in0
Capture Clock    : reset_cond.M_stage_q_2_LC_16_25_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3648
---------------------------------------   ---- 
End-of-path arrival time (ps)             3648
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__93/I                                Odrv12                         0              1053   +INF  FALL       1
I__93/O                                Odrv12                       540              1593   +INF  FALL       1
I__94/I                                Span12Mux_v                    0              1593   +INF  FALL       1
I__94/O                                Span12Mux_v                  540              2133   +INF  FALL       1
I__95/I                                Span12Mux_v                    0              2133   +INF  FALL       1
I__95/O                                Span12Mux_v                  540              2673   +INF  FALL       1
I__96/I                                Sp12to4                        0              2673   +INF  FALL       1
I__96/O                                Sp12to4                      449              3122   +INF  FALL       1
I__97/I                                LocalMux                       0              3122   +INF  FALL       1
I__97/O                                LocalMux                     309              3430   +INF  FALL       1
I__100/I                               InMux                          0              3430   +INF  FALL       1
I__100/O                               InMux                        217              3648   +INF  FALL       1
reset_cond.M_stage_q_2_LC_16_25_7/in0  LogicCell40_SEQ_MODE_1000      0              3648   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_16_25_7/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_3_LC_16_25_3/in0
Capture Clock    : reset_cond.M_stage_q_3_LC_16_25_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3648
---------------------------------------   ---- 
End-of-path arrival time (ps)             3648
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__93/I                                Odrv12                         0              1053   +INF  FALL       1
I__93/O                                Odrv12                       540              1593   +INF  FALL       1
I__94/I                                Span12Mux_v                    0              1593   +INF  FALL       1
I__94/O                                Span12Mux_v                  540              2133   +INF  FALL       1
I__95/I                                Span12Mux_v                    0              2133   +INF  FALL       1
I__95/O                                Span12Mux_v                  540              2673   +INF  FALL       1
I__96/I                                Sp12to4                        0              2673   +INF  FALL       1
I__96/O                                Sp12to4                      449              3122   +INF  FALL       1
I__97/I                                LocalMux                       0              3122   +INF  FALL       1
I__97/O                                LocalMux                     309              3430   +INF  FALL       1
I__101/I                               InMux                          0              3430   +INF  FALL       1
I__101/O                               InMux                        217              3648   +INF  FALL       1
reset_cond.M_stage_q_3_LC_16_25_3/in0  LogicCell40_SEQ_MODE_1000      0              3648   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__244/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__244/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__245/I                                          GlobalMux                      0              2452  RISE       1
I__245/O                                          GlobalMux                    154              2607  RISE       1
I__248/I                                          ClkMux                         0              2607  RISE       1
I__248/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_25_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

