/*
 * Copyright (c) 2018 MediaTek Inc.
 * Author: Ryder Lee <ryder.lee@mediatek.com>
 *
 * SPDX-License-Identifier: (GPL-2.0 OR MIT)
 */

/dts-v1/;
#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>

#include "mt7622.dtsi"
#include "mt6380.dtsi"

/ {
	model = "Adtran 834-5";
	compatible = "smartrg,834-5", "mediatek,mt7622";

	aliases {
		serial0 = &uart0;
		led-boot = &sys_status;
		led-failsafe = &sys_status;
		led-running = &sys_status;
		led-upgrade = &sys_status;
	};

	chosen {
		stdout-path = "serial0:115200n8";
		bootargs = "earlycon=uart8250,mmio32,0x11002000 console=ttyS0,115200n1 swiotlb=512";
	};

	cpus {
		cpu@0 {
			proc-supply = <&mt6380_vcpu_reg>;
			sram-supply = <&mt6380_vm_reg>;
		};

		cpu@1 {
			proc-supply = <&mt6380_vcpu_reg>;
			sram-supply = <&mt6380_vm_reg>;
		};
	};

	gpio-keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&pio 5 GPIO_ACTIVE_LOW>;
		};

		wps {
			label = "wps";
			linux,code = <KEY_WPS_BUTTON>;
			gpios = <&pio 102 GPIO_ACTIVE_LOW>;
		};
	};

	leds {
		compatible = "gpio-leds";

		system_red {
			label = "red";
			gpios = <&pio 51 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		sys_status: system_green {
			label = "green";
			gpios = <&pio 52 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "timer";
		};

		system_blue {
			label = "blue";
			gpios = <&pio 75 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		system_white {
			label = "white";
			gpios = <&pio 98 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		power {
			label = "power";
			gpios = <&pio 89 GPIO_ACTIVE_LOW>;
			default-state = "on";
		};
	};

	memory {
		reg = <0x0 0x40000000 0x0 0x40000000>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		/delete-node/ramoops@42ff0000;

		bootdata_reserved: bootdata@45000000 {
			no-map;
			reg = <0x0 0x45000000 0x0 0x00001000>;
		};
		ramoops_reserved: ramoops1@45001000 {
			no-map;
			compatible = "ramoops";
			reg = <0x0 0x45001000 0x0 0x00140000>;
			ftrace-size = <0x20000>;
			record-size = <0x20000>;
			console-size = <0x20000>;
			pmsg-size = <0x80000>;
		};
	};

	bootdata {
		compatible = "bootdata";
		memory-region = <&bootdata_reserved>;
	};

	reg_1p8v: regulator-1p8v {
		compatible = "regulator-fixed";
		regulator-name = "fixed-1.8V";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

	reg_3p3v: regulator-3p3v {
		compatible = "regulator-fixed";
		regulator-name = "fixed-3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};

	reg_5v: regulator-5v {
		compatible = "regulator-fixed";
		regulator-name = "fixed-5V";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&pio 0 GPIO_ACTIVE_LOW>;
		enable-active-high;
	};
};

&btif {
	status = "okay";
};

&eth {
	pinctrl-names = "default";
	pinctrl-0 = <&eth_pins>;
	status = "okay";

	gmac0: mac@0 {
		compatible = "mediatek,eth-mac";
		reg = <0>;
		phy-mode = "2500base-x";

		fixed-link {
			speed = <2500>;
			full-duplex;
			pause;
		};
	};

	mdio: mdio-bus {
		#address-cells = <1>;
		#size-cells = <0>;

		switch@0 {
			compatible = "mediatek,mt7531";
			reg = <0>;
			reset-gpios = <&pio 54 0>;

			mdio {
				#address-cells = <1>;
				#size-cells = <0>;

				swphy0: phy@0 {
					reg = <0>;
					mediatek,led-config = <
						0x21 0x8009 /* BASIC_CTRL */
						0x22 0x0000 /* ON_DURATION */
						0x23 0x0000 /* BLINK_DURATION */
						0x24 0xc001 /* LED0_ON_CTRL */
						0x25 0x0000 /* LED0_BLINK_CTRL */
						0x26 0xc006 /* LED1_ON_CTRL */
						0x27 0x0000 /* LED1_BLINK_CTRL */
					>;
				};

				swphy1: phy@1 {
					reg = <1>;
					mediatek,led-config = <
						0x21 0x8009 /* BASIC_CTRL */
						0x22 0x0000 /* ON_DURATION */
						0x23 0x0000 /* BLINK_DURATION */
						0x24 0xc001 /* LED0_ON_CTRL */
						0x25 0x0000 /* LED0_BLINK_CTRL */
						0x26 0xc006 /* LED1_ON_CTRL */
						0x27 0x0000 /* LED1_BLINK_CTRL */
					>;
				};

				swphy2: phy@2 {
					reg = <2>;
					mediatek,led-config = <
						0x21 0x8009 /* BASIC_CTRL */
						0x22 0x0000 /* ON_DURATION */
						0x23 0x0000 /* BLINK_DURATION */
						0x24 0xc001 /* LED0_ON_CTRL */
						0x25 0x0000 /* LED0_BLINK_CTRL */
						0x26 0xc006 /* LED1_ON_CTRL */
						0x27 0x0000 /* LED1_BLINK_CTRL */
					>;
				};

				swphy3: phy@3 {
					reg = <3>;
					mediatek,led-config = <
						0x21 0x8009 /* BASIC_CTRL */
						0x22 0x0000 /* ON_DURATION */
						0x23 0x0000 /* BLINK_DURATION */
						0x24 0xc001 /* LED0_ON_CTRL */
						0x25 0x0000 /* LED0_BLINK_CTRL */
						0x26 0xc006 /* LED1_ON_CTRL */
						0x27 0x0000 /* LED1_BLINK_CTRL */
					>;
				};

				swphy4: phy@4 {
					reg = <4>;
					mediatek,led-config = <
						0x21 0x8009 /* BASIC_CTRL */
						0x22 0x0000 /* ON_DURATION */
						0x23 0x0000 /* BLINK_DURATION */
						0x24 0xc001 /* LED0_ON_CTRL */
						0x25 0x0000 /* LED0_BLINK_CTRL */
						0x26 0xc006 /* LED1_ON_CTRL */
						0x27 0x0000 /* LED1_BLINK_CTRL */
					>;
				};
			};

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					label = "wan";
					phy-handle = <&swphy0>;
				};

				port@1 {
					reg = <1>;
					label = "lan4";
					phy-handle = <&swphy1>;
				};

				port@2 {
					reg = <2>;
					label = "lan3";
					phy-handle = <&swphy2>;
				};

				port@3 {
					reg = <3>;
					label = "lan2";
					phy-handle = <&swphy3>;
				};

				port@4 {
					reg = <4>;
					label = "lan1";
					phy-handle = <&swphy4>;
				};

				port@6 {
					reg = <6>;
					ethernet = <&gmac0>;
					phy-mode = "2500base-x";

					fixed-link {
						speed = <2500>;
						full-duplex;
						pause;
					};
				};
			};
		};
	};
};

&mmc0 {
	pinctrl-names = "default", "state_uhs";
	pinctrl-0 = <&emmc_pins_default>;
	pinctrl-1 = <&emmc_pins_uhs>;
	status = "okay";
	bus-width = <8>;
	max-frequency = <50000000>;
	cap-mmc-highspeed;
	mmc-hs200-1_8v;
	vmmc-supply = <&reg_3p3v>;
	vqmmc-supply = <&reg_1p8v>;
	assigned-clocks = <&topckgen CLK_TOP_MSDC30_0_SEL>;
	assigned-clock-parents = <&topckgen CLK_TOP_UNIV48M>;
	non-removable;
};

&pcie0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pcie0_pins>;
	status = "okay";
};

&slot0 {
	mt7615@0,0 {
		reg = <0x0000 0 0 0 0>;
		mediatek,eeprom-file-offset = <0x5000>;
		ieee80211-freq-limit = <5170000 5835000>;
	};
};

&pio {
	/* eMMC is shared pin with parallel NAND */
	emmc_pins_default: emmc-pins-default {
		mux {
			function = "emmc", "emmc_rst";
			groups = "emmc";
		};

		/* "NDL0","NDL1","NDL2","NDL3","NDL4","NDL5","NDL6","NDL7",
		 * "NRB","NCLE" pins are used as DAT0,DAT1,DAT2,DAT3,DAT4,
		 * DAT5,DAT6,DAT7,CMD,CLK for eMMC respectively
		 */
		conf-cmd-dat {
			pins = "NDL0", "NDL1", "NDL2",
			       "NDL3", "NDL4", "NDL5",
			       "NDL6", "NDL7", "NRB";
			input-enable;
			bias-pull-up;
		};

		conf-clk {
			pins = "NCLE";
			bias-pull-down;
		};
	};

	emmc_pins_uhs: emmc-pins-uhs {
		mux {
			function = "emmc";
			groups = "emmc";
		};

		conf-cmd-dat {
			pins = "NDL0", "NDL1", "NDL2",
			       "NDL3", "NDL4", "NDL5",
			       "NDL6", "NDL7", "NRB";
			input-enable;
			drive-strength = <4>;
			bias-pull-up;
		};

		conf-clk {
			pins = "NCLE";
			drive-strength = <4>;
			bias-pull-down;
		};
	};

	eth_pins: eth-pins {
		mux {
			function = "eth";
			groups = "mdc_mdio", "rgmii_via_gmac2";
		};
	};

	pcie0_pins: pcie0-pins {
		mux {
			function = "pcie";
			groups = "pcie0_pad_perst",
				 "pcie0_1_waken",
				 "pcie0_1_clkreq";
		};
	};

	pmic_bus_pins: pmic-bus-pins {
		mux {
			function = "pmic";
			groups = "pmic_bus";
		};
	};

	pwm7_pins: pwm1-2-pins {
		mux {
			function = "pwm";
			groups = "pwm_ch7_2";
		};
	};

	uart0_pins: uart0-pins {
		mux {
			function = "uart";
			groups = "uart0_0_tx_rx" ;
		};
	};

	watchdog_pins: watchdog-pins {
		mux {
			function = "watchdog";
			groups = "watchdog";
		};
	};

	wmac0_pins: epa-pins {
		mux {
			function = "antsel";
			groups = "antsel0", "antsel1", "antsel2", "antsel3",
				 "antsel4", "antsel5", "antsel6",
				 "antsel8", "antsel9", "antsel12", "antsel13",
				 "antsel15", "antsel16", "antsel17";
		};
	};
};

&pwm {
	pinctrl-names = "default";
	pinctrl-0 = <&pwm7_pins>;
	status = "okay";
};

&pwrap {
	pinctrl-names = "default";
	pinctrl-0 = <&pmic_bus_pins>;
	status = "okay";
};

&ssusb {
	vusb33-supply = <&reg_3p3v>;
	vbus-supply = <&reg_5v>;
	status = "okay";
};

&u3phy {
	status = "okay";
};

&uart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&uart0_pins>;
	status = "okay";
};

&watchdog {
	pinctrl-names = "default";
	pinctrl-0 = <&watchdog_pins>;
	status = "okay";
};

&wmac {
	pinctrl-names = "default";
	pinctrl-0 = <&wmac0_pins>;

	mediatek,eeprom-file-offset = <0x0>;
	status = "okay";
};
