# intelrepo
This project is an implementation of an ATM (Automated Teller Machine) controller using Verilog HDL. The ATM controller is designed to handle various functionalities, including PIN verification, withdrawals, deposits, balance display, face recognition and mini statement generation.
