Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Jun 23 18:30:42 2018
| Host         : sam-xubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_methodology -file Testing_IP_methodology_drc_routed.rpt -pb Testing_IP_methodology_drc_routed.pb -rpx Testing_IP_methodology_drc_routed.rpx
| Design       : Testing_IP
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_Testing_IP
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+----------+----------+------------------------------------------------+------------+
| Rule     | Severity | Description                                    | Violations |
+----------+----------+------------------------------------------------+------------+
| LUTAR-1  | Warning  | LUT drives async reset alert                   | 2          |
| TIMING-6 | Warning  | No common primary clock between related clocks | 2          |
+----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell INST_CNT/cnt_internal_value[2]_i_3, with 2 or more inputs, drives asynchronous reset pin(s) INST_CNT/cnt_internal_value_reg[0]/CLR, INST_CNT/cnt_internal_value_reg[1]/CLR, INST_CNT/cnt_internal_value_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3, with 2 or more inputs, drives asynchronous reset pin(s) Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR, Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR, Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR, Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR, Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0 and clk_out1_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks clk_out1_clk_wiz_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0_1 and clk_out1_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0_1] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>


