
main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <vector_table>:
 8000000:	20000800 	andcs	r0, r0, r0, lsl #16
 8000004:	0800014d 	stmdaeq	r0, {r0, r2, r3, r6, r8}
 8000008:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 800000c:	08000235 	stmdaeq	r0, {r0, r2, r4, r5, r9}
 8000010:	08000241 	stmdaeq	r0, {r0, r6, r9}
 8000014:	08000209 	stmdaeq	r0, {r0, r3, r9}
 8000018:	08000141 	stmdaeq	r0, {r0, r6, r8}
	...
 800002c:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000030:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 800003c:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000040:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000044:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000048:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 800004c:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000050:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000054:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000058:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 800005c:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000060:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000064:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000068:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 800006c:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000070:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000074:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000078:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 800007c:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000080:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000084:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000088:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 800008c:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000090:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000094:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000098:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 800009c:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000a0:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000a4:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000a8:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000ac:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000b0:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000b4:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000b8:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000bc:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000c0:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000c4:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000c8:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000cc:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000d0:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000d4:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000d8:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000dc:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000e0:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000e4:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000e8:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000ec:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000f0:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000f4:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000f8:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000fc:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000100:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000104:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000108:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 800010c:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000110:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000114:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000118:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 800011c:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000120:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000124:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 8000128:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 800012c:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}

08000130 <sub>:
 8000130:	b480      	push	{r7}
 8000132:	af00      	add	r7, sp, #0
 8000134:	f04f 0301 	mov.w	r3, #1
 8000138:	4618      	mov	r0, r3
 800013a:	46bd      	mov	sp, r7
 800013c:	bc80      	pop	{r7}
 800013e:	4770      	bx	lr

08000140 <usage_fault_handler>:
 8000140:	b480      	push	{r7}
 8000142:	af00      	add	r7, sp, #0
 8000144:	46bd      	mov	sp, r7
 8000146:	bc80      	pop	{r7}
 8000148:	4770      	bx	lr
 800014a:	bf00      	nop

0800014c <reset_handler>:
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	f240 0304 	movw	r3, #4
 8000156:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800015a:	f04f 0201 	mov.w	r2, #1
 800015e:	601a      	str	r2, [r3, #0]
 8000160:	f240 0304 	movw	r3, #4
 8000164:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000168:	681b      	ldr	r3, [r3, #0]
 800016a:	2b00      	cmp	r3, #0
 800016c:	d1f8      	bne.n	8000160 <reset_handler+0x14>
 800016e:	f64e 5314 	movw	r3, #60692	; 0xed14
 8000172:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000176:	60bb      	str	r3, [r7, #8]
 8000178:	68bb      	ldr	r3, [r7, #8]
 800017a:	f04f 0210 	mov.w	r2, #16
 800017e:	601a      	str	r2, [r3, #0]
 8000180:	f64e 5324 	movw	r3, #60708	; 0xed24
 8000184:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000188:	60fb      	str	r3, [r7, #12]
 800018a:	68fb      	ldr	r3, [r7, #12]
 800018c:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8000190:	601a      	str	r2, [r3, #0]
 8000192:	f640 0300 	movw	r3, #2048	; 0x800
 8000196:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800019a:	f383 8808 	msr	MSP, r3
 800019e:	f240 234c 	movw	r3, #588	; 0x24c
 80001a2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80001a6:	603b      	str	r3, [r7, #0]
 80001a8:	f240 0300 	movw	r3, #0
 80001ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80001b0:	607b      	str	r3, [r7, #4]
 80001b2:	e00b      	b.n	80001cc <reset_handler+0x80>
 80001b4:	683b      	ldr	r3, [r7, #0]
 80001b6:	681a      	ldr	r2, [r3, #0]
 80001b8:	687b      	ldr	r3, [r7, #4]
 80001ba:	601a      	str	r2, [r3, #0]
 80001bc:	683b      	ldr	r3, [r7, #0]
 80001be:	f103 0304 	add.w	r3, r3, #4
 80001c2:	603b      	str	r3, [r7, #0]
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	f103 0304 	add.w	r3, r3, #4
 80001ca:	607b      	str	r3, [r7, #4]
 80001cc:	f240 0300 	movw	r3, #0
 80001d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80001d4:	687a      	ldr	r2, [r7, #4]
 80001d6:	429a      	cmp	r2, r3
 80001d8:	d3ec      	bcc.n	80001b4 <reset_handler+0x68>
 80001da:	e007      	b.n	80001ec <reset_handler+0xa0>
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	f04f 0200 	mov.w	r2, #0
 80001e2:	601a      	str	r2, [r3, #0]
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	f103 0304 	add.w	r3, r3, #4
 80001ea:	607b      	str	r3, [r7, #4]
 80001ec:	f240 0308 	movw	r3, #8
 80001f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80001f4:	687a      	ldr	r2, [r7, #4]
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d3f0      	bcc.n	80001dc <reset_handler+0x90>
 80001fa:	f000 f82f 	bl	800025c <main>
 80001fe:	f107 0710 	add.w	r7, r7, #16
 8000202:	46bd      	mov	sp, r7
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop

08000208 <blocking_handler>:
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
 800020c:	f3ef 8209 	mrs	r2, PSP
 8000210:	f240 0300 	movw	r3, #0
 8000214:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000218:	601a      	str	r2, [r3, #0]
 800021a:	f240 0300 	movw	r3, #0
 800021e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	469d      	mov	sp, r3
 8000226:	e7fe      	b.n	8000226 <blocking_handler+0x1e>

08000228 <null_handler>:
 8000228:	b480      	push	{r7}
 800022a:	af00      	add	r7, sp, #0
 800022c:	46bd      	mov	sp, r7
 800022e:	bc80      	pop	{r7}
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop

08000234 <hard_fault_handler>:
 8000234:	b480      	push	{r7}
 8000236:	af00      	add	r7, sp, #0
 8000238:	46bd      	mov	sp, r7
 800023a:	bc80      	pop	{r7}
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop

08000240 <mem_manage_handler>:
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
 8000244:	46bd      	mov	sp, r7
 8000246:	bc80      	pop	{r7}
 8000248:	4770      	bx	lr
 800024a:	bf00      	nop

Disassembly of section sumfunstart:

0800024c <sum>:
 800024c:	b480      	push	{r7}
 800024e:	af00      	add	r7, sp, #0
 8000250:	f04f 0303 	mov.w	r3, #3
 8000254:	4618      	mov	r0, r3
 8000256:	46bd      	mov	sp, r7
 8000258:	bc80      	pop	{r7}
 800025a:	4770      	bx	lr

Disassembly of section sumfunend:

0800025c <main>:
 800025c:	b580      	push	{r7, lr}
 800025e:	b084      	sub	sp, #16
 8000260:	af00      	add	r7, sp, #0
 8000262:	f240 0397 	movw	r3, #151	; 0x97
 8000266:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800026a:	603b      	str	r3, [r7, #0]
 800026c:	683b      	ldr	r3, [r7, #0]
 800026e:	60bb      	str	r3, [r7, #8]
 8000270:	f240 234c 	movw	r3, #588	; 0x24c
 8000274:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000278:	607b      	str	r3, [r7, #4]
 800027a:	e00b      	b.n	8000294 <main+0x38>
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	681a      	ldr	r2, [r3, #0]
 8000280:	68bb      	ldr	r3, [r7, #8]
 8000282:	601a      	str	r2, [r3, #0]
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	f103 0304 	add.w	r3, r3, #4
 800028a:	607b      	str	r3, [r7, #4]
 800028c:	68bb      	ldr	r3, [r7, #8]
 800028e:	f103 0304 	add.w	r3, r3, #4
 8000292:	60bb      	str	r3, [r7, #8]
 8000294:	687a      	ldr	r2, [r7, #4]
 8000296:	f240 235c 	movw	r3, #604	; 0x25c
 800029a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800029e:	429a      	cmp	r2, r3
 80002a0:	d9ec      	bls.n	800027c <main+0x20>
 80002a2:	683b      	ldr	r3, [r7, #0]
 80002a4:	60fb      	str	r3, [r7, #12]
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	4798      	blx	r3
 80002aa:	e7fe      	b.n	80002aa <main+0x4e>

Disassembly of section .bss:

20000000 <HARDFAULT_PSP>:
20000000:	00000000 	andeq	r0, r0, r0

20000004 <i>:
20000004:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	55015201 	strpl	r5, [r1, #-513]	; 0x201
  10:	00061006 	andeq	r1, r6, r6
  14:	00240200 	eoreq	r0, r4, r0, lsl #4
  18:	0b3e0b0b 	bleq	f82c4c <vector_table-0x707d3b4>
  1c:	00000e03 	andeq	r0, r0, r3, lsl #28
  20:	0b002403 	bleq	9034 <vector_table-0x7ff6fcc>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	04000008 	streq	r0, [r0], #-8
  2c:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; ffffff7c <_stack+0xdffff77c>
  30:	0b3a0803 	bleq	e82044 <vector_table-0x717dfbc>
  34:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  38:	01120111 	tsteq	r2, r1, lsl r1
  3c:	00000640 	andeq	r0, r0, r0, asr #12
  40:	3f012e05 	svccc	0x00012e05
  44:	3a0e030c 	bcc	380c7c <vector_table-0x7c7f384>
  48:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  4c:	1113490c 	tstne	r3, ip, lsl #18
  50:	40011201 	andmi	r1, r1, r1, lsl #4
  54:	00130106 	andseq	r0, r3, r6, lsl #2
  58:	00340600 	eorseq	r0, r4, r0, lsl #12
  5c:	0b3a0e03 	bleq	e83870 <vector_table-0x717c790>
  60:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  64:	00000a02 	andeq	r0, r0, r2, lsl #20
  68:	03003407 	movweq	r3, #1031	; 0x407
  6c:	3b0b3a08 	blcc	2ce894 <vector_table-0x7d3176c>
  70:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  74:	0800000a 	stmdaeq	r0, {r1, r3}
  78:	0b0b000f 	bleq	2c00bc <vector_table-0x7d3ff44>
  7c:	00001349 	andeq	r1, r0, r9, asr #6
  80:	27001509 	strcs	r1, [r0, -r9, lsl #10]
  84:	0013490c 	andseq	r4, r3, ip, lsl #18
  88:	002e0a00 	eoreq	r0, lr, r0, lsl #20
  8c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
  90:	0b3b0b3a 	bleq	ec2d80 <vector_table-0x713d280>
  94:	01120111 	tsteq	r2, r1, lsl r1
  98:	00000640 	andeq	r0, r0, r0, asr #12
  9c:	0300340b 	movweq	r3, #1035	; 0x40b
  a0:	3b0b3a0e 	blcc	2ce8e0 <vector_table-0x7d31720>
  a4:	3f13490b 	svccc	0x0013490b
  a8:	000c3c0c 	andeq	r3, ip, ip, lsl #24
  ac:	11010000 	tstne	r1, r0
  b0:	130e2501 	movwne	r2, #58625	; 0xe501
  b4:	1b0e030b 	blne	380ce8 <vector_table-0x7c7f318>
  b8:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
  bc:	00061001 	andeq	r1, r6, r1
  c0:	00240200 	eoreq	r0, r4, r0, lsl #4
  c4:	0b3e0b0b 	bleq	f82cf8 <vector_table-0x707d308>
  c8:	00000e03 	andeq	r0, r0, r3, lsl #28
  cc:	03001603 	movweq	r1, #1539	; 0x603
  d0:	3b0b3a0e 	blcc	2ce910 <vector_table-0x7d316f0>
  d4:	0013490b 	andseq	r4, r3, fp, lsl #18
  d8:	00240400 	eoreq	r0, r4, r0, lsl #8
  dc:	0b3e0b0b 	bleq	f82d10 <vector_table-0x707d2f0>
  e0:	00000803 	andeq	r0, r0, r3, lsl #16
  e4:	3f012e05 	svccc	0x00012e05
  e8:	3a0e030c 	bcc	380d20 <vector_table-0x7c7f2e0>
  ec:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  f0:	1201110c 	andne	r1, r1, #12, 2
  f4:	01064001 	tsteq	r6, r1
  f8:	06000013 	undefined instruction 0x06000013
  fc:	08030034 	stmdaeq	r3, {r2, r4, r5}
 100:	0b3b0b3a 	bleq	ec2df0 <vector_table-0x713d210>
 104:	0a021349 	beq	84e30 <vector_table-0x7f7b1d0>
 108:	34070000 	strcc	r0, [r7], #-0
 10c:	3a0e0300 	bcc	380d14 <vector_table-0x7c7f2ec>
 110:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 114:	000a0213 	andeq	r0, sl, r3, lsl r2
 118:	000f0800 	andeq	r0, pc, r0, lsl #16
 11c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 120:	35090000 	strcc	r0, [r9, #-0]
 124:	00134900 	andseq	r4, r3, r0, lsl #18
 128:	002e0a00 	eoreq	r0, lr, r0, lsl #20
 12c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 130:	0b3b0b3a 	bleq	ec2e20 <vector_table-0x713d1e0>
 134:	01110c27 	tsteq	r1, r7, lsr #24
 138:	06400112 	undefined instruction 0x06400112
 13c:	340b0000 	strcc	r0, [fp], #-0
 140:	3a0e0300 	bcc	380d48 <vector_table-0x7c7f2b8>
 144:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 148:	3c0c3f13 	stccc	15, cr3, [ip], {19}
 14c:	0c00000c 	stceq	0, cr0, [r0], {12}
 150:	13490101 	movtne	r0, #37121	; 0x9101
 154:	00001301 	andeq	r1, r0, r1, lsl #6
 158:	4900210d 	stmdbmi	r0, {r0, r2, r3, r8, sp}
 15c:	000b2f13 	andeq	r2, fp, r3, lsl pc
 160:	00240e00 	eoreq	r0, r4, r0, lsl #28
 164:	0b3e0b0b 	bleq	f82d98 <vector_table-0x707d268>
 168:	150f0000 	strne	r0, [pc, #0]	; 170 <vector_table-0x7fffe90>
 16c:	000c2700 	andeq	r2, ip, r0, lsl #14
 170:	00341000 	eorseq	r1, r4, r0
 174:	0b3a0e03 	bleq	e83988 <vector_table-0x717c678>
 178:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 17c:	0a020c3f 	beq	83280 <vector_table-0x7f7cd80>
 180:	26110000 	ldrcs	r0, [r1], -r0
 184:	00134900 	andseq	r4, r3, r0, lsl #18
 188:	00341200 	eorseq	r1, r4, r0, lsl #4
 18c:	0b3a0803 	bleq	e821a0 <vector_table-0x717de60>
 190:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 194:	0a020c3f 	beq	83298 <vector_table-0x7f7cd68>
 198:	0f130000 	svceq	0x00130000
 19c:	000b0b00 	andeq	r0, fp, r0, lsl #22
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000131 	andeq	r0, r0, r1, lsr r1
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	tsteq	r4, r0
   c:	0000006d 	andeq	r0, r0, sp, rrx
  10:	00007901 	andeq	r7, r0, r1, lsl #18
  14:	0000a000 	andeq	sl, r0, r0
	...
  28:	06010200 	streq	r0, [r1], -r0, lsl #4
  2c:	00000015 	andeq	r0, r0, r5, lsl r0
  30:	13080102 	movwne	r0, #33026	; 0x8102
  34:	02000000 	andeq	r0, r0, #0
  38:	008a0502 	addeq	r0, sl, r2, lsl #10
  3c:	02020000 	andeq	r0, r2, #0
  40:	00002107 	andeq	r2, r0, r7, lsl #2
  44:	05040200 	streq	r0, [r4, #-512]	; 0x200
  48:	00000005 	andeq	r0, r0, r5
  4c:	52070402 	andpl	r0, r7, #33554432	; 0x2000000
  50:	02000000 	andeq	r0, r0, #0
  54:	00000508 	andeq	r0, r0, r8, lsl #10
  58:	08020000 	stmdaeq	r2, {}
  5c:	00004d07 	andeq	r4, r0, r7, lsl #26
  60:	05040300 	streq	r0, [r4, #-768]	; 0x300
  64:	00746e69 	rsbseq	r6, r4, r9, ror #28
  68:	57070402 	strpl	r0, [r7, -r2, lsl #8]
  6c:	04000000 	streq	r0, [r0], #-0
  70:	6d757301 	ldclvs	3, cr7, [r5, #-4]!
  74:	61040100 	tstvs	r4, r0, lsl #2
  78:	4c000000 	stcmi	0, cr0, [r0], {-0}
  7c:	5c080002 	stcpl	0, cr0, [r8], {2}
  80:	00080002 	andeq	r0, r8, r2
  84:	05000000 	streq	r0, [r0, #-0]
  88:	00003401 	andeq	r3, r0, r1, lsl #8
  8c:	010a0100 	tsteq	sl, r0, lsl #2
  90:	00000061 	andeq	r0, r0, r1, rrx
  94:	0800025c 	stmdaeq	r0, {r2, r3, r4, r6, r9}
  98:	080002ac 	stmdaeq	r0, {r2, r3, r5, r7, r9}
  9c:	0000002b 	andeq	r0, r0, fp, lsr #32
  a0:	000000dc 	ldrdeq	r0, [r0], -ip
  a4:	00006406 	andeq	r6, r0, r6, lsl #8
  a8:	dc0d0100 	stfles	f0, [sp], {-0}
  ac:	02000000 	andeq	r0, r0, #0
  b0:	73076891 	movwvc	r6, #30865	; 0x7891
  b4:	01006372 	tsteq	r0, r2, ror r3
  b8:	0000dc0d 	andeq	sp, r0, sp, lsl #24
  bc:	6c910200 	lfmvs	f0, 4, [r1], {0}
  c0:	00000e06 	andeq	r0, r0, r6, lsl #28
  c4:	dc0d0100 	stfles	f0, [sp], {-0}
  c8:	02000000 	andeq	r0, r0, #0
  cc:	66077091 	undefined instruction 0x66077091
  d0:	0f010070 	svceq	0x00010070
  d4:	000000e8 	andeq	r0, r0, r8, ror #1
  d8:	00749102 	rsbseq	r9, r4, r2, lsl #2
  dc:	00610408 	rsbeq	r0, r1, r8, lsl #8
  e0:	01090000 	tsteq	r9, r0
  e4:	00000061 	andeq	r0, r0, r1, rrx
  e8:	00e20408 	rsceq	r0, r2, r8, lsl #8
  ec:	01040000 	tsteq	r4, r0
  f0:	00627573 	rsbeq	r7, r2, r3, ror r5
  f4:	00611e01 	rsbeq	r1, r1, r1, lsl #28
  f8:	01300000 	teqeq	r0, r0
  fc:	01400800 	cmpeq	r0, r0, lsl #16
 100:	00620800 	rsbeq	r0, r2, r0, lsl #16
 104:	010a0000 	tsteq	sl, r0
 108:	00000039 	andeq	r0, r0, r9, lsr r0
 10c:	01402201 	cmpeq	r0, r1, lsl #4
 110:	014a0800 	cmpeq	sl, r0, lsl #16
 114:	008d0800 	addeq	r0, sp, r0, lsl #16
 118:	940b0000 	strls	r0, [fp], #-0
 11c:	01000000 	tsteq	r0, r0
 120:	0000680c 	andeq	r6, r0, ip, lsl #16
 124:	0b010100 	bleq	4052c <vector_table-0x7fbfad4>
 128:	00000080 	andeq	r0, r0, r0, lsl #1
 12c:	00680c01 	rsbeq	r0, r8, r1, lsl #24
 130:	01010000 	tsteq	r1, r0
 134:	0001da00 	andeq	sp, r1, r0, lsl #20
 138:	ae000200 	cdpge	2, 0, cr0, cr0, cr0, {0}
 13c:	04000000 	streq	r0, [r0], #-0
 140:	00006d01 	andeq	r6, r0, r1, lsl #26
 144:	01520100 	cmpeq	r2, r0, lsl #2
 148:	00a00000 	adceq	r0, r0, r0
 14c:	014c0000 	cmpeq	ip, r0
 150:	024a0800 	subeq	r0, sl, #0, 16
 154:	00620800 	rsbeq	r0, r2, r0, lsl #16
 158:	01020000 	tsteq	r2, r0
 15c:	00001506 	andeq	r1, r0, r6, lsl #10
 160:	08010200 	stmdaeq	r1, {r9}
 164:	00000013 	andeq	r0, r0, r3, lsl r0
 168:	8a050202 	bhi	140978 <vector_table-0x7ebf688>
 16c:	02000000 	andeq	r0, r0, #0
 170:	00210702 	eoreq	r0, r1, r2, lsl #14
 174:	04020000 	streq	r0, [r2], #-0
 178:	00000505 	andeq	r0, r0, r5, lsl #10
 17c:	010c0300 	tsteq	ip, r0, lsl #6
 180:	50020000 	andpl	r0, r2, r0
 184:	00000053 	andeq	r0, r0, r3, asr r0
 188:	52070402 	andpl	r0, r7, #33554432	; 0x2000000
 18c:	02000000 	andeq	r0, r0, #0
 190:	00000508 	andeq	r0, r0, r8, lsl #10
 194:	08020000 	stmdaeq	r2, {}
 198:	00004d07 	andeq	r4, r0, r7, lsl #26
 19c:	05040400 	streq	r0, [r4, #-1024]	; 0x400
 1a0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1a4:	57070402 	strpl	r0, [r7, -r2, lsl #8]
 1a8:	05000000 	streq	r0, [r0, #-0]
 1ac:	00013101 	andeq	r3, r1, r1, lsl #2
 1b0:	019f0100 	orrseq	r0, pc, r0, lsl #2
 1b4:	0800014c 	stmdaeq	r0, {r2, r3, r6, r8}
 1b8:	08000206 	stmdaeq	r0, {r1, r2, r9}
 1bc:	000000b8 	strheq	r0, [r0], -r8
 1c0:	000000c8 	andeq	r0, r0, r8, asr #1
 1c4:	63727306 	cmnvs	r2, #402653184	; 0x18000000
 1c8:	c8a10100 	stmiagt	r1!, {r8}
 1cc:	02000000 	andeq	r0, r0, #0
 1d0:	0e076891 	mcreq	8, 0, r6, cr7, cr1, {4}
 1d4:	01000000 	tsteq	r0, r0
 1d8:	0000c8a1 	andeq	ip, r0, r1, lsr #17
 1dc:	6c910200 	lfmvs	f0, 4, [r1], {0}
 1e0:	52434306 	subpl	r4, r3, #402653184	; 0x18000000
 1e4:	d3a20100 	undefined instruction 0xd3a20100
 1e8:	02000000 	andeq	r0, r0, #0
 1ec:	c6077091 	undefined instruction 0xc6077091
 1f0:	01000000 	tsteq	r0, r0
 1f4:	0000d3a2 	andeq	sp, r0, r2, lsr #7
 1f8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 1fc:	ce040800 	cdpgt	8, 0, cr0, cr4, cr0, {0}
 200:	09000000 	stmdbeq	r0, {}
 204:	0000006f 	andeq	r0, r0, pc, rrx
 208:	00d90408 	sbcseq	r0, r9, r8, lsl #8
 20c:	48090000 	stmdami	r9, {}
 210:	0a000000 	beq	218 <vector_table-0x7fffde8>
 214:	0000fb01 	andeq	pc, r0, r1, lsl #22
 218:	01b90100 	undefined instruction 0x01b90100
 21c:	08000208 	stmdaeq	r0, {r3, r9}
 220:	08000228 	stmdaeq	r0, {r3, r5, r9}
 224:	000000ef 	andeq	r0, r0, pc, ror #1
 228:	00e7010a 	rsceq	r0, r7, sl, lsl #2
 22c:	c0010000 	andgt	r0, r1, r0
 230:	00022801 	andeq	r2, r2, r1, lsl #16
 234:	00023208 	andeq	r3, r2, r8, lsl #4
 238:	00011a08 	andeq	r1, r1, r8, lsl #20
 23c:	3f010a00 	svccc	0x00010a00
 240:	01000001 	tsteq	r0, r1
 244:	023401c5 	eorseq	r0, r4, #1073741873	; 0x40000031
 248:	023e0800 	eorseq	r0, lr, #0, 16
 24c:	01450800 	cmpeq	r5, r0, lsl #16
 250:	010a0000 	tsteq	sl, r0
 254:	00000161 	andeq	r0, r0, r1, ror #2
 258:	4001ca01 	andmi	ip, r1, r1, lsl #20
 25c:	4a080002 	bmi	20026c <vector_table-0x7dffd94>
 260:	70080002 	andvc	r0, r8, r2
 264:	0b000001 	bleq	270 <vector_table-0x7fffd90>
 268:	0000012a 	andeq	r0, r0, sl, lsr #2
 26c:	006f0401 	rsbeq	r0, pc, r1, lsl #8
 270:	01010000 	tsteq	r1, r0
 274:	00015b0b 	andeq	r5, r1, fp, lsl #22
 278:	6f040100 	svcvs	0x00040100
 27c:	01000000 	tsteq	r0, r0
 280:	00f40b01 	rscseq	r0, r4, r1, lsl #22
 284:	04010000 	streq	r0, [r1], #-0
 288:	0000006f 	andeq	r0, r0, pc, rrx
 28c:	c00b0101 	andgt	r0, fp, r1, lsl #2
 290:	01000000 	tsteq	r0, r0
 294:	00006f04 	andeq	r6, r0, r4, lsl #30
 298:	0b010100 	bleq	406a0 <vector_table-0x7fbf960>
 29c:	00000115 	andeq	r0, r0, r5, lsl r1
 2a0:	006f0401 	rsbeq	r0, pc, r1, lsl #8
 2a4:	01010000 	tsteq	r1, r0
 2a8:	0001880c 	andeq	r8, r1, ip, lsl #16
 2ac:	00018300 	andeq	r8, r1, r0, lsl #6
 2b0:	01830d00 	orreq	r0, r3, r0, lsl #26
 2b4:	004b0000 	subeq	r0, fp, r0
 2b8:	0f07040e 	svceq	0x0007040e
 2bc:	86040801 	strhi	r0, [r4], -r1, lsl #16
 2c0:	10000001 	andne	r0, r0, r1
 2c4:	000000da 	ldrdeq	r0, [r0], -sl
 2c8:	01a05301 	lsleq	r5, r1, #6
 2cc:	05010000 	streq	r0, [r1, #-0]
 2d0:	00000003 	andeq	r0, r0, r3
 2d4:	01731108 	cmneq	r3, r8, lsl #2
 2d8:	69120000 	ldmdbvs	r2, {}
 2dc:	689e0100 	ldmvs	lr, {r8}
 2e0:	01000000 	tsteq	r0, r0
 2e4:	00040305 	andeq	r0, r4, r5, lsl #6
 2e8:	1c102000 	ldcne	0, cr2, [r0], {-0}
 2ec:	01000001 	tsteq	r0, r1
 2f0:	0001c7b6 	strheq	ip, [r1], -r6
 2f4:	03050100 	movweq	r0, #20736	; 0x5100
 2f8:	20000000 	andcs	r0, r0, r0
 2fc:	01cd0408 	biceq	r0, sp, r8, lsl #8
 300:	04130000 	ldreq	r0, [r3], #-0
 304:	0000cc10 	andeq	ip, r0, r0, lsl ip
 308:	cdb70100 	ldfgts	f0, [r7]
 30c:	01000001 	tsteq	r0, r1
 310:	Address 0x00000310 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000005e 	andeq	r0, r0, lr, asr r0
   4:	001d0002 	andseq	r0, sp, r2
   8:	01020000 	tsteq	r2, r0
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	tsteq	r0, r0
  18:	00010000 	andeq	r0, r1, r0
  1c:	6e69616d 	powvsez	f6, f1, #5.0
  20:	0000632e 	andeq	r6, r0, lr, lsr #6
  24:	00000000 	andeq	r0, r0, r0
  28:	024c0205 	subeq	r0, ip, #1342177280	; 0x50000000
  2c:	2f160800 	svccs	0x00160800
  30:	0004022f 	andeq	r0, r4, pc, lsr #4
  34:	05000101 	streq	r0, [r0, #-257]	; 0x101
  38:	00025c02 	andeq	r5, r2, r2, lsl #24
  3c:	010a0308 	tsteq	sl, r8, lsl #6
  40:	572f5941 	strpl	r5, [pc, -r1, asr #18]!
  44:	7b814824 	blvc	fe0520dc <_stack+0xde0518dc>
  48:	01022f30 	tsteq	r2, r0, lsr pc
  4c:	00010100 	andeq	r0, r1, r0, lsl #2
  50:	01300205 	teqeq	r0, r5, lsl #4
  54:	1e030800 	cdpne	8, 0, cr0, cr3, cr0, {0}
  58:	4b2f2f01 	blmi	bcbc64 <vector_table-0x743439c>
  5c:	00030230 	andeq	r0, r3, r0, lsr r2
  60:	00d40101 	sbcseq	r0, r4, r1, lsl #2
  64:	00020000 	andeq	r0, r2, r0
  68:	000000a5 	andeq	r0, r0, r5, lsr #1
  6c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
  70:	0101000d 	tsteq	r1, sp
  74:	00000101 	andeq	r0, r0, r1, lsl #2
  78:	00000100 	andeq	r0, r0, r0, lsl #2
  7c:	6f682f01 	svcvs	0x00682f01
  80:	732f656d 	teqvc	pc, #457179136	; 0x1b400000
  84:	6c696e75 	stclvs	14, cr6, [r9], #-468	; 0xfffffe2c
  88:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  8c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  90:	432f7374 	teqmi	pc, #116, 6	; 0xd0000001
  94:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
  98:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  9c:	2f797265 	svccs	0x00797265
  a0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  a4:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
  a8:	2b2b475f 	blcs	ad1e2c <vector_table-0x752e1d4>
  ac:	74694c5f 	strbtvc	r4, [r9], #-3167	; 0xc5f
  b0:	69622f65 	stmdbvs	r2!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  b4:	2e2e2f6e 	cdpcs	15, 2, cr2, cr14, cr14, {3}
  b8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  bc:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  c0:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  c4:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  c8:	61652d65 	cmnvs	r5, r5, ror #26
  cc:	342f6962 	strtcc	r6, [pc], #2402	; d4 <vector_table-0x7ffff2c>
  d0:	312e342e 	teqcc	lr, lr, lsr #8
  d4:	2f2e2e2f 	svccs	0x002e2e2f
  d8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  dc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  e0:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  e4:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  e8:	61652d65 	cmnvs	r5, r5, ror #26
  ec:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}
  f0:	756c636e 	strbvc	r6, [ip, #-878]!	; 0x36e
  f4:	00006564 	andeq	r6, r0, r4, ror #10
  f8:	74636576 	strbtvc	r6, [r3], #-1398	; 0x576
  fc:	632e726f 	teqvs	lr, #-268435450	; 0xf0000006
 100:	00000000 	andeq	r0, r0, r0
 104:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 108:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 10c:	00000100 	andeq	r0, r0, r0, lsl #2
 110:	02050000 	andeq	r0, r5, #0
 114:	0800014c 	stmdaeq	r0, {r2, r3, r6, r8}
 118:	01019f03 	tsteq	r1, r3, lsl #30
 11c:	5975753f 	ldmdbpl	r5!, {r0, r1, r2, r3, r4, r5, r8, sl, ip, sp, lr}^
 120:	684c594b 	stmdavs	ip, {r0, r1, r3, r6, r8, fp, ip, lr}^
 124:	21e749ad 	mvncs	r4, sp, lsr #19
 128:	5e2f7881 	cdppl	8, 2, cr7, cr15, cr1, {4}
 12c:	23677530 	cmncs	r7, #48, 10	; 0xc000000
 130:	4d304d30 	ldcmi	13, cr4, [r0, #-192]!	; 0xffffff40
 134:	00030230 	andeq	r0, r3, r0, lsr r2
 138:	Address 0x00000138 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
   4:	0800024e 	stmdaeq	r0, {r1, r2, r3, r6, r9}
   8:	4e5d0001 	cdpmi	0, 5, cr0, cr13, cr1, {0}
   c:	50080002 	andpl	r0, r8, r2
  10:	02080002 	andeq	r0, r8, #2
  14:	50047d00 	andpl	r7, r4, r0, lsl #26
  18:	5c080002 	stcpl	0, cr0, [r8], {2}
  1c:	02080002 	andeq	r0, r8, #2
  20:	00047700 	andeq	r7, r4, r0, lsl #14
  24:	00000000 	andeq	r0, r0, r0
  28:	5c000000 	stcpl	0, cr0, [r0], {-0}
  2c:	5e080002 	cdppl	0, 0, cr0, cr8, cr2, {0}
  30:	01080002 	tsteq	r8, r2
  34:	025e5d00 	subseq	r5, lr, #0, 26
  38:	02600800 	rsbeq	r0, r0, #0, 16
  3c:	00020800 	andeq	r0, r2, r0, lsl #16
  40:	0260087d 	rsbeq	r0, r0, #8192000	; 0x7d0000
  44:	02620800 	rsbeq	r0, r2, #0, 16
  48:	00020800 	andeq	r0, r2, r0, lsl #16
  4c:	0262187d 	rsbeq	r1, r2, #8192000	; 0x7d0000
  50:	02ac0800 	adceq	r0, ip, #0, 16
  54:	00020800 	andeq	r0, r2, r0, lsl #16
  58:	00001877 	andeq	r1, r0, r7, ror r8
  5c:	00000000 	andeq	r0, r0, r0
  60:	01300000 	teqeq	r0, r0
  64:	01320800 	teqeq	r2, r0, lsl #16
  68:	00010800 	andeq	r0, r1, r0, lsl #16
  6c:	0001325d 	andeq	r3, r1, sp, asr r2
  70:	00013408 	andeq	r3, r1, r8, lsl #8
  74:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
  78:	00013404 	andeq	r3, r1, r4, lsl #8
  7c:	00014008 	andeq	r4, r1, r8
  80:	77000208 	strvc	r0, [r0, -r8, lsl #4]
  84:	00000004 	andeq	r0, r0, r4
  88:	00000000 	andeq	r0, r0, r0
  8c:	00014000 	andeq	r4, r1, r0
  90:	00014208 	andeq	r4, r1, r8, lsl #4
  94:	5d000108 	stfpls	f0, [r0, #-32]	; 0xffffffe0
  98:	08000142 	stmdaeq	r0, {r1, r6, r8}
  9c:	08000144 	stmdaeq	r0, {r2, r6, r8}
  a0:	047d0002 	ldrbteq	r0, [sp], #-2
  a4:	08000144 	stmdaeq	r0, {r2, r6, r8}
  a8:	0800014a 	stmdaeq	r0, {r1, r3, r6, r8}
  ac:	04770002 	ldrbteq	r0, [r7], #-2
	...
  bc:	00000002 	andeq	r0, r0, r2
  c0:	025d0001 	subseq	r0, sp, #1
  c4:	04000000 	streq	r0, [r0], #-0
  c8:	02000000 	andeq	r0, r0, #0
  cc:	04087d00 	streq	r7, [r8], #-3328	; 0xd00
  d0:	06000000 	streq	r0, [r0], -r0
  d4:	02000000 	andeq	r0, r0, #0
  d8:	06187d00 	ldreq	r7, [r8], -r0, lsl #26
  dc:	ba000000 	blt	e4 <vector_table-0x7ffff1c>
  e0:	02000000 	andeq	r0, r0, #0
  e4:	00187700 	andseq	r7, r8, r0, lsl #14
  e8:	00000000 	andeq	r0, r0, r0
  ec:	bc000000 	stclt	0, cr0, [r0], {-0}
  f0:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
  f4:	01000000 	tsteq	r0, r0
  f8:	00be5d00 	adcseq	r5, lr, r0, lsl #26
  fc:	00c00000 	sbceq	r0, r0, r0
 100:	00020000 	andeq	r0, r2, r0
 104:	00c0047d 	sbceq	r0, r0, sp, ror r4
 108:	00dc0000 	sbcseq	r0, ip, r0
 10c:	00020000 	andeq	r0, r2, r0
 110:	00000477 	andeq	r0, r0, r7, ror r4
 114:	00000000 	andeq	r0, r0, r0
 118:	00dc0000 	sbcseq	r0, ip, r0
 11c:	00de0000 	sbcseq	r0, lr, r0
 120:	00010000 	andeq	r0, r1, r0
 124:	0000de5d 	andeq	sp, r0, sp, asr lr
 128:	0000e000 	andeq	lr, r0, r0
 12c:	7d000200 	sfmvc	f0, 4, [r0, #-0]
 130:	0000e004 	andeq	lr, r0, r4
 134:	0000e600 	andeq	lr, r0, r0, lsl #12
 138:	77000200 	strvc	r0, [r0, -r0, lsl #4]
 13c:	00000004 	andeq	r0, r0, r4
 140:	00000000 	andeq	r0, r0, r0
 144:	0000e800 	andeq	lr, r0, r0, lsl #16
 148:	0000ea00 	andeq	lr, r0, r0, lsl #20
 14c:	5d000100 	stfpls	f0, [r0, #-0]
 150:	000000ea 	andeq	r0, r0, sl, ror #1
 154:	000000ec 	andeq	r0, r0, ip, ror #1
 158:	047d0002 	ldrbteq	r0, [sp], #-2
 15c:	000000ec 	andeq	r0, r0, ip, ror #1
 160:	000000f2 	strdeq	r0, [r0], -r2
 164:	04770002 	ldrbteq	r0, [r7], #-2
	...
 170:	000000f4 	strdeq	r0, [r0], -r4
 174:	000000f6 	strdeq	r0, [r0], -r6
 178:	f65d0001 	undefined instruction 0xf65d0001
 17c:	f8000000 	undefined instruction 0xf8000000
 180:	02000000 	andeq	r0, r0, #0
 184:	f8047d00 	undefined instruction 0xf8047d00
 188:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 18c:	02000000 	andeq	r0, r0, #0
 190:	00047700 	andeq	r7, r4, r0, lsl #14
 194:	00000000 	andeq	r0, r0, r0
 198:	Address 0x00000198 is out of bounds.


Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
   0:	0000003f 	andeq	r0, r0, pc, lsr r0
   4:	00000002 	andeq	r0, r0, r2
   8:	01350000 	teqeq	r5, r0
   c:	006f0000 	rsbeq	r0, pc, r0
  10:	75730000 	ldrbvc	r0, [r3, #-0]!
  14:	0087006d 	addeq	r0, r7, sp, rrx
  18:	616d0000 	cmnvs	sp, r0
  1c:	ee006e69 	cdp	14, 0, cr6, cr0, cr9, {3}
  20:	73000000 	movwvc	r0, #0
  24:	06006275 	undefined instruction 0x06006275
  28:	75000001 	strvc	r0, [r0, #-1]
  2c:	65676173 	strbvs	r6, [r7, #-371]!	; 0x173
  30:	7561665f 	strbvc	r6, [r1, #-1631]!	; 0x65f
  34:	685f746c 	ldmdavs	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^
  38:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  3c:	00007265 	andeq	r7, r0, r5, ror #4
  40:	af000000 	svcge	0x00000000
  44:	02000000 	andeq	r0, r0, #0
  48:	00013500 	andeq	r3, r1, r0, lsl #10
  4c:	0001de00 	andeq	sp, r1, r0, lsl #28
  50:	00007600 	andeq	r7, r0, r0, lsl #12
  54:	73657200 	cmnvc	r5, #0, 4
  58:	685f7465 	ldmdavs	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^
  5c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  60:	de007265 	cdple	2, 0, cr7, cr0, cr5, {3}
  64:	62000000 	andvs	r0, r0, #0
  68:	6b636f6c 	blvs	18dbe20 <vector_table-0x67241e0>
  6c:	5f676e69 	svcpl	0x00676e69
  70:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
  74:	0072656c 	rsbseq	r6, r2, ip, ror #10
  78:	000000f3 	strdeq	r0, [r0], -r3
  7c:	6c6c756e 	cfstr64vs	mvdx7, [ip], #-440	; 0xfffffe48
  80:	6e61685f 	mcrvs	8, 3, r6, cr1, cr15, {2}
  84:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  88:	00010800 	andeq	r0, r1, r0, lsl #16
  8c:	72616800 	rsbvc	r6, r1, #0, 16
  90:	61665f64 	cmnvs	r6, r4, ror #30
  94:	5f746c75 	svcpl	0x00746c75
  98:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
  9c:	0072656c 	rsbseq	r6, r2, ip, ror #10
  a0:	0000011d 	andeq	r0, r0, sp, lsl r1
  a4:	5f6d656d 	svcpl	0x006d656d
  a8:	616e616d 	cmnvs	lr, sp, ror #2
  ac:	685f6567 	ldmdavs	pc, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
  b0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  b4:	8e007265 	cdphi	2, 0, cr7, cr0, cr5, {3}
  b8:	76000001 	strvc	r0, [r0], -r1
  bc:	6f746365 	svcvs	0x00746365
  c0:	61745f72 	cmnvs	r4, r2, ror pc
  c4:	00656c62 	rsbeq	r6, r5, r2, ror #24
  c8:	000001a5 	andeq	r0, r0, r5, lsr #3
  cc:	01b50069 	undefined instruction 0x01b50069
  d0:	41480000 	cmpmi	r8, r0
  d4:	41464452 	cmpmi	r6, r2, asr r4
  d8:	5f544c55 	svcpl	0x00544c55
  dc:	00505350 	subseq	r5, r0, r0, asr r3
  e0:	000001cf 	andeq	r0, r0, pc, asr #3
  e4:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
  e8:	6f705f6b 	svcvs	0x00705f6b
  ec:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
  f0:	00000072 	andeq	r0, r0, r2, ror r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000002c 	andeq	r0, r0, ip, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08000130 	stmdaeq	r0, {r4, r5, r8}
  14:	0000001a 	andeq	r0, r0, sl, lsl r0
  18:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0800025c 	stmdaeq	r0, {r2, r3, r4, r6, r9}
  24:	00000050 	andeq	r0, r0, r0, asr r0
	...
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	01350002 	teqeq	r5, r2
  38:	00040000 	andeq	r0, r4, r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	0800014c 	stmdaeq	r0, {r2, r3, r6, r8}
  44:	000000fe 	strdeq	r0, [r0], -lr
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08000130 	stmdaeq	r0, {r4, r5, r8}
   4:	0800014a 	stmdaeq	r0, {r1, r3, r6, r8}
   8:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
   c:	0800025c 	stmdaeq	r0, {r2, r3, r4, r6, r9}
  10:	0800025c 	stmdaeq	r0, {r2, r3, r4, r6, r9}
  14:	080002ac 	stmdaeq	r0, {r2, r3, r5, r7, r9}
  18:	08000130 	stmdaeq	r0, {r4, r5, r8}
  1c:	08000140 	stmdaeq	r0, {r6, r8}
  20:	08000140 	stmdaeq	r0, {r6, r8}
  24:	0800014a 	stmdaeq	r0, {r1, r3, r6, r8}
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	65640074 	strbvs	r0, [r4, #-116]!	; 0x74
  10:	75007473 	strvc	r7, [r0, #-1139]	; 0x473
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  20:	6f687300 	svcvs	0x00687300
  24:	75207472 	strvc	r7, [r0, #-1138]!	; 0x472
  28:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  2c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  30:	00746e69 	rsbseq	r6, r4, r9, ror #28
  34:	6e69616d 	powvsez	f6, f1, #5.0
  38:	61737500 	cmnvs	r3, r0, lsl #10
  3c:	665f6567 	ldrbvs	r6, [pc], -r7, ror #10
  40:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
  44:	6e61685f 	mcrvs	8, 3, r6, cr1, cr15, {2}
  48:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  4c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  50:	6f6c2067 	svcvs	0x006c2067
  54:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
  58:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  5c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  60:	00746e69 	rsbseq	r6, r4, r9, ror #28
  64:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
  68:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
  6c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
  70:	34204320 	strtcc	r4, [r0], #-800	; 0x320
  74:	312e342e 	teqcc	lr, lr, lsr #8
  78:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  7c:	00632e6e 	rsbeq	r2, r3, lr, ror #28
  80:	666d7573 	undefined instruction 0x666d7573
  84:	6e656e75 	mcrvs	14, 3, r6, cr5, cr5, {3}
  88:	68730064 	ldmdavs	r3!, {r2, r5, r6}^
  8c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  90:	00746e69 	rsbseq	r6, r4, r9, ror #28
  94:	666d7573 	undefined instruction 0x666d7573
  98:	74736e75 	ldrbtvc	r6, [r3], #-3701	; 0xe75
  9c:	00747261 	rsbseq	r7, r4, r1, ror #4
  a0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffec <_stack+0xdffff7ec>
  a4:	75732f65 	ldrbvc	r2, [r3, #-3941]!	; 0xf65
  a8:	2f6c696e 	svccs	0x006c696e
  ac:	6767756a 	strbvs	r7, [r7, -sl, ror #10]!
  b0:	616e7265 	cmnvs	lr, r5, ror #4
  b4:	2f737475 	svccs	0x00737475
  b8:	6a6f7270 	bvs	1bdca80 <vector_table-0x6423580>
  bc:	00746365 	rsbseq	r6, r4, r5, ror #6
  c0:	7362655f 	cmnvc	r2, #398458880	; 0x17c00000
  c4:	48530073 	ldmdami	r3, {r0, r1, r4, r5, r6}^
  c8:	00525343 	subseq	r5, r2, r3, asr #6
  cc:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
  d0:	6f705f6b 	svcvs	0x00705f6b
  d4:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
  d8:	65760072 	ldrbvs	r0, [r6, #-114]!	; 0x72
  dc:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  e0:	6261745f 	rsbvs	r7, r1, #1593835520	; 0x5f000000
  e4:	6e00656c 	cfsh32vs	mvfx6, mvfx0, #60
  e8:	5f6c6c75 	svcpl	0x006c6c75
  ec:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
  f0:	0072656c 	rsbseq	r6, r2, ip, ror #10
  f4:	6164655f 	cmnvs	r4, pc, asr r5
  f8:	62006174 	andvs	r6, r0, #116, 2
  fc:	6b636f6c 	blvs	18dbeb4 <vector_table-0x672414c>
 100:	5f676e69 	svcpl	0x00676e69
 104:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
 108:	0072656c 	rsbseq	r6, r2, ip, ror #10
 10c:	746e6975 	strbtvc	r6, [lr], #-2421	; 0x975
 110:	745f3233 	ldrbvc	r3, [pc], #563	; 118 <vector_table-0x7fffee8>
 114:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xf00
 118:	006b6361 	rsbeq	r6, fp, r1, ror #6
 11c:	44524148 	ldrbmi	r4, [r2], #-328	; 0x148
 120:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
 124:	53505f54 	cmppl	r0, #84, 30	; 0x150
 128:	655f0050 	ldrbvs	r0, [pc, #-80]	; e0 <vector_table-0x7ffff20>
 12c:	74786574 	ldrbtvc	r6, [r8], #-1396	; 0x574
 130:	73657200 	cmnvc	r5, #0, 4
 134:	685f7465 	ldmdavs	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^
 138:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 13c:	68007265 	stmdavs	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
 140:	5f647261 	svcpl	0x00647261
 144:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
 148:	61685f74 	smcvs	34292	; 0x85f4
 14c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
 150:	65760072 	ldrbvs	r0, [r6, #-114]!	; 0x72
 154:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 158:	5f00632e 	svcpl	0x0000632e
 15c:	61746164 	cmnvs	r4, r4, ror #2
 160:	6d656d00 	stclvs	13, cr6, [r5, #-0]
 164:	6e616d5f 	mcrvs	13, 3, r6, cr1, cr15, {2}
 168:	5f656761 	svcpl	0x00656761
 16c:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
 170:	0072656c 	rsbseq	r6, r2, ip, ror #10

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0x94c
  18:	31303220 	teqcc	r0, r0, lsr #4
  1c:	2d317130 	ldfcss	f7, [r1, #-192]!	; 0xffffff40
  20:	29383831 	ldmdbcs	r8!, {r0, r4, r5, fp, ip, sp}
  24:	342e3420 	strtcc	r3, [lr], #-1056	; 0x420
  28:	0000312e 	andeq	r3, r0, lr, lsr #2
  2c:	3a434347 	bcc	10d0d50 <vector_table-0x6f2f2b0>
  30:	6f532820 	svcvs	0x00532820
  34:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
  38:	47207972 	undefined instruction 0x47207972
  3c:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
  40:	20657469 	rsbcs	r7, r5, r9, ror #8
  44:	30313032 	eorscc	r3, r1, r2, lsr r0
  48:	312d3171 	teqcc	sp, r1, ror r1
  4c:	20293838 	eorcs	r3, r9, r8, lsr r8
  50:	2e342e34 	mrccs	14, 1, r2, cr4, cr4, {1}
  54:	Address 0x00000054 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]	; 0xfffffeb0
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 	undefined instruction 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	41040e41 	tstmi	r4, r1, asr #28
  24:	070d0187 	streq	r0, [sp, -r7, lsl #3]
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	0800025c 	stmdaeq	r0, {r2, r3, r4, r6, r9}
  34:	00000050 	andeq	r0, r0, r0, asr r0
  38:	41080e41 	tstmi	r8, r1, asr #28
  3c:	8e41180e 	cdphi	8, 4, cr1, cr1, cr14, {0}
  40:	0d028701 	stceq	7, cr8, [r2, #-4]
  44:	00000007 	andeq	r0, r0, r7
  48:	00000014 	andeq	r0, r0, r4, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	08000130 	stmdaeq	r0, {r4, r5, r8}
  54:	00000010 	andeq	r0, r0, r0, lsl r0
  58:	41040e41 	tstmi	r4, r1, asr #28
  5c:	070d0187 	streq	r0, [sp, -r7, lsl #3]
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	08000140 	stmdaeq	r0, {r6, r8}
  6c:	0000000a 	andeq	r0, r0, sl
  70:	41040e41 	tstmi	r4, r1, asr #28
  74:	070d0187 	streq	r0, [sp, -r7, lsl #3]
  78:	0000000c 	andeq	r0, r0, ip
  7c:	ffffffff 	undefined instruction 0xffffffff
  80:	7c020001 	stcvc	0, cr0, [r2], {1}
  84:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	00000078 	andeq	r0, r0, r8, ror r0
  90:	0800014c 	stmdaeq	r0, {r2, r3, r6, r8}
  94:	000000ba 	strheq	r0, [r0], -sl
  98:	41080e41 	tstmi	r8, r1, asr #28
  9c:	8e41180e 	cdphi	8, 4, cr1, cr1, cr14, {0}
  a0:	0d028701 	stceq	7, cr8, [r2, #-4]
  a4:	00000007 	andeq	r0, r0, r7
  a8:	00000014 	andeq	r0, r0, r4, lsl r0
  ac:	00000078 	andeq	r0, r0, r8, ror r0
  b0:	08000208 	stmdaeq	r0, {r3, r9}
  b4:	00000020 	andeq	r0, r0, r0, lsr #32
  b8:	41040e41 	tstmi	r4, r1, asr #28
  bc:	070d0187 	streq	r0, [sp, -r7, lsl #3]
  c0:	00000014 	andeq	r0, r0, r4, lsl r0
  c4:	00000078 	andeq	r0, r0, r8, ror r0
  c8:	08000228 	stmdaeq	r0, {r3, r5, r9}
  cc:	0000000a 	andeq	r0, r0, sl
  d0:	41040e41 	tstmi	r4, r1, asr #28
  d4:	070d0187 	streq	r0, [sp, -r7, lsl #3]
  d8:	00000014 	andeq	r0, r0, r4, lsl r0
  dc:	00000078 	andeq	r0, r0, r8, ror r0
  e0:	08000234 	stmdaeq	r0, {r2, r4, r5, r9}
  e4:	0000000a 	andeq	r0, r0, sl
  e8:	41040e41 	tstmi	r4, r1, asr #28
  ec:	070d0187 	streq	r0, [sp, -r7, lsl #3]
  f0:	00000014 	andeq	r0, r0, r4, lsl r0
  f4:	00000078 	andeq	r0, r0, r8, ror r0
  f8:	08000240 	stmdaeq	r0, {r6, r9}
  fc:	0000000a 	andeq	r0, r0, sl
 100:	41040e41 	tstmi	r4, r1, asr #28
 104:	070d0187 	streq	r0, [sp, -r7, lsl #3]
