

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>DMA Control Application &mdash; QDMA Linux Driver 2019.1 documentation</title>
  

  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  

  

  
        <link rel="index" title="Index"
              href="genindex.html"/>
        <link rel="search" title="Search" href="search.html"/>
    <link rel="top" title="QDMA Linux Driver 2019.1 documentation" href="index.html"/>
        <link rel="up" title="User Applications" href="user-app.html"/>
        <link rel="next" title="dma_to_device" href="dma_to_device.html"/>
        <link rel="prev" title="User Applications" href="user-app.html"/> 

  
  <script src="_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">

  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="index.html" class="icon icon-home"> QDMA Linux Driver
          

          
          </a>

          
            
            
              <div class="version">
                2019.1
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <p class="caption"><span class="caption-text">Table of Contents</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="features.html">QDMA Features</a></li>
<li class="toctree-l1"><a class="reference internal" href="system-requirements.html">System Requirements</a></li>
<li class="toctree-l1"><a class="reference internal" href="build.html">Building and Installing Software Stack</a></li>
<li class="toctree-l1"><a class="reference internal" href="userguide.html">User Guide</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="user-app.html">User Applications</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">DMA Control Application</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#device-management-commands">Device Management Commands</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#list-devices">List devices</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#queue-management-commands">Queue Management Commands</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#list-version">List Version</a></li>
<li class="toctree-l4"><a class="reference internal" href="#list-device-statistics">List Device Statistics</a></li>
<li class="toctree-l4"><a class="reference internal" href="#add-a-queue">Add a Queue</a></li>
<li class="toctree-l4"><a class="reference internal" href="#add-a-list-of-queues">Add a List of Queues</a></li>
<li class="toctree-l4"><a class="reference internal" href="#start-a-queue">Start a Queue</a></li>
<li class="toctree-l4"><a class="reference internal" href="#start-a-list-of-queues">Start a List of Queues</a></li>
<li class="toctree-l4"><a class="reference internal" href="#stop-a-queue">Stop a Queue</a></li>
<li class="toctree-l4"><a class="reference internal" href="#stop-a-list-of-queues">Stop a List of Queues</a></li>
<li class="toctree-l4"><a class="reference internal" href="#delete-a-queue">Delete a Queue</a></li>
<li class="toctree-l4"><a class="reference internal" href="#delete-a-list-of-queues">Delete a List of Queues</a></li>
<li class="toctree-l4"><a class="reference internal" href="#dump-queue-information">Dump Queue Information</a></li>
<li class="toctree-l4"><a class="reference internal" href="#dump-multiple-queue-information">Dump Multiple Queue Information</a></li>
<li class="toctree-l4"><a class="reference internal" href="#dump-queue-descriptor-information">Dump Queue Descriptor Information</a></li>
<li class="toctree-l4"><a class="reference internal" href="#dump-multiple-queue-descriptor-information">Dump Multiple Queue Descriptor Information</a></li>
<li class="toctree-l4"><a class="reference internal" href="#dump-queue-completion-information">Dump Queue Completion Information</a></li>
<li class="toctree-l4"><a class="reference internal" href="#dump-multiple-queue-completion-information">Dump Multiple Queue Completion Information</a></li>
<li class="toctree-l4"><a class="reference internal" href="#dump-the-interrupt-ring-information">Dump the Interrupt Ring Information</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#register-commands">Register Commands</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#read-a-register">Read a Register</a></li>
<li class="toctree-l4"><a class="reference internal" href="#write-a-register">Write a Register</a></li>
<li class="toctree-l4"><a class="reference internal" href="#dump-the-queue-registers">Dump the Queue registers</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="dma_to_device.html">dma_to_device</a></li>
<li class="toctree-l2"><a class="reference internal" href="dma_from_device.html">dma_from_device</a></li>
<li class="toctree-l2"><a class="reference internal" href="dmaperf.html">DMA Performance Tool</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="devguide.html">Developers Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="performance.html">QDMA Performance</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="index.html">QDMA Linux Driver</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="index.html">Docs</a> &raquo;</li>
      
          <li><a href="user-app.html">User Applications</a> &raquo;</li>
      
    <li>DMA Control Application</li>
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="_sources/dmactl.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="dma-control-application">
<h1>DMA Control Application<a class="headerlink" href="#dma-control-application" title="Permalink to this headline">¶</a></h1>
<p>QDMA driver comes with a command-line configuration utility called <code class="docutils literal notranslate"><span class="pre">dmactl</span></code> to manage the driver.</p>
<p>The Xilinx QDMA control tool, <code class="docutils literal notranslate"><span class="pre">dmactl</span></code> is a command Line utility which is installed in <code class="docutils literal notranslate"><span class="pre">/usr/local/sbin/</span></code> and allows administration of the Xilinx QDMA queues. Make sure that the installation path <code class="docutils literal notranslate"><span class="pre">/usr/local/sbin/</span></code> is added to the <code class="docutils literal notranslate"><span class="pre">PATH</span></code> variable.</p>
<p>It can perform the following functions:</p>
<ul>
<li><p class="first">Query the list of QDMA driver binded functions</p>
</li>
<li><p class="first">Query control and configuration</p>
<blockquote>
<div><ul class="simple">
<li>List all the queues on a device</li>
<li>Add/configure a new queue on a device</li>
<li>Start an already added/configured queue, i.e., bring the queue to on line mode</li>
<li>Stop a started queue, i.e., bring the queue to off line mode</li>
<li>Delete an already configured queue</li>
</ul>
</div></blockquote>
</li>
<li><p class="first">Register access</p>
<blockquote>
<div><ul class="simple">
<li>Read a register</li>
<li>Write a register</li>
<li>Dump the qdma configuration bar and user bar registers</li>
</ul>
</div></blockquote>
</li>
<li><p class="first">Debug helper</p>
<blockquote>
<div><ul class="simple">
<li>Display a queue’s configuration parameters</li>
<li>Display a queue’s descriptor ring entries</li>
<li>Display a c2h queue’s completion ring entries</li>
<li>Display the interrupt ring entries</li>
</ul>
</div></blockquote>
</li>
</ul>
<p>For dmactl help run <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">–h</span></code></p>
<p>For more details on the dmactl tool commands and options for each command, refer to dmactl man page.</p>
<p>For dmactl man page, run <code class="docutils literal notranslate"><span class="pre">man</span> <span class="pre">dmactl</span></code></p>
<div class="section" id="device-management-commands">
<h2>Device Management Commands<a class="headerlink" href="#device-management-commands" title="Permalink to this headline">¶</a></h2>
<div class="section" id="list-devices">
<h3>List devices<a class="headerlink" href="#list-devices" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">dev</span> <span class="pre">list</span></code></p>
<p>This command lists all the physical and virtual functions available in the system along with the number of queues assigned to each function, queue base and queue max.
Each qdma device name is listed as <code class="docutils literal notranslate"><span class="pre">qdma&lt;bbddf&gt;</span></code> where <code class="docutils literal notranslate"><span class="pre">&lt;bbddf&gt;</span></code> is bus number, device number and function number.</p>
<p>Initially when the system is started, the queues are not assigned to any of the available functions.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl dev list

qdma01000       0000:01:00.0    max QP: 0, -~-
qdma01001       0000:01:00.1    max QP: 0, -~-
qdma01002       0000:01:00.2    max QP: 0, -~-
qdma01003       0000:01:00.3    max QP: 0, -~-


qdmavf01004     0000:01:00.4    max QP: 0, -~-


[xilinx@]# echo 100 &gt; /sys/bus/pci/devices/0000\:01\:00.0/qdma/qmax
[xilinx@]# echo 100 &gt; /sys/bus/pci/devices/0000\:01\:00.1/qdma/qmax
[xilinx@]# echo 100 &gt; /sys/bus/pci/devices/0000\:01\:00.2/qdma/qmax
[xilinx@]# echo 100 &gt; /sys/bus/pci/devices/0000\:01\:00.3/qdma/qmax
[xilinx@]# echo 100 &gt; /sys/bus/pci/devices/0000\:01\:00.4/qdma/qmax
[xilinx@]# dmactl dev list

qdma01000       0000:01:00.0    max QP: 100, 0~99
qdma01001       0000:01:00.1    max QP: 100, 100~199
qdma01002       0000:01:00.2    max QP: 100, 200~299
qdma01003       0000:01:00.3    max QP: 100, 300~399


qdmavf01004     0000:01:00.4    max QP: 100, 400~499
</pre></div>
</div>
</div>
</div>
<div class="section" id="queue-management-commands">
<h2>Queue Management Commands<a class="headerlink" href="#queue-management-commands" title="Permalink to this headline">¶</a></h2>
<div class="section" id="list-version">
<h3>List Version<a class="headerlink" href="#list-version" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">version</span></code></p>
<p>This command lists hardware and software version details and device capabilities.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma01000 devinfo
=============Hardware Version============

RTL Version         : RTL Base
Vivado ReleaseID    : vivado 2019.1
Everest IP          : Soft IP

============Software Version============

qdma driver version : 2019.1.121.205.

=============Hardware Capabilities============

Number of PFs supported                : 4
Total number of queues supported       : 2048
MM channels                            : 1
FLR Present                            : yes
ST enabled                             : yes
MM enabled                             : yes
Mailbox enabled                        : yes
MM completion enabled                  : no
</pre></div>
</div>
</div>
<div class="section" id="list-device-statistics">
<h3>List Device Statistics<a class="headerlink" href="#list-device-statistics" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">stat</span></code></p>
<p>This command lists the statistics accumulated for this device</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma01000 stat

qdma01000:statistics
Total MM H2C packets processed = 312220
Total MM C2H packets processed = 312220
Total ST H2C packets processed = 64127
Total ST C2H packets processed = 100954
</pre></div>
</div>
<p>Use <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">stat</span> <span class="pre">clear</span></code> to clear the statistics collected</p>
</div>
<div class="section" id="add-a-queue">
<h3>Add a Queue<a class="headerlink" href="#add-a-queue" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">q</span> <span class="pre">add</span> <span class="pre">idx</span> <span class="pre">&lt;N&gt;</span> <span class="pre">[mode</span> <span class="pre">&lt;st|mm&gt;]</span> <span class="pre">[dir</span> <span class="pre">&lt;h2c|c2h|bi&gt;]</span></code></p>
<p>This command allows the user to add a queue.</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;N&gt; : Queue number</li>
<li>mode : mode of the queue, streaming(st) or memory mapped(mm). Mode defaults to mm.</li>
<li>dir : Direction of the queue, host-to-card(h2c), card-to-host (c2h) or both (bi). Direction defaults to h2c.</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma01000 q add idx 4 mode mm dir h2c

qdma01000-MM-4 H2C added.
Added 1 Queues.
</pre></div>
</div>
</div>
<div class="section" id="add-a-list-of-queues">
<h3>Add a List of Queues<a class="headerlink" href="#add-a-list-of-queues" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">q</span> <span class="pre">add</span> <span class="pre">list</span> <span class="pre">&lt;start_idx&gt;</span> <span class="pre">&lt;N&gt;</span>&#160; <span class="pre">[</span> <span class="pre">mode</span> <span class="pre">&lt;st|mm&gt;</span> <span class="pre">]</span> <span class="pre">[</span> <span class="pre">dir</span> <span class="pre">&lt;h2c|c2h|bi&gt;</span> <span class="pre">]</span></code></p>
<p>This command allows the user to add a list of queues.</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;start_idx&gt; : Starting queue number</li>
<li>&lt;N&gt; :Number of queues to add</li>
<li>mode : mode of the queue, streaming(st) or memory mapped(mm)</li>
<li>dir : Direction of the queue, host-to-card(h2c), card-to-host (c2h) or both (bi)</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma01000 q add list 1 4 mode mm dir h2c

qdma01000-MM-1 H2C added.
qdma01000-MM-2 H2C added.
qdma01000-MM-3 H2C added.
qdma01000-MM-4 H2C added.
Added 4 Queues.
</pre></div>
</div>
</div>
<div class="section" id="start-a-queue">
<h3>Start a Queue<a class="headerlink" href="#start-a-queue" title="Permalink to this headline">¶</a></h3>
<dl class="docutils">
<dt>command:</dt>
<dd><dl class="first last docutils">
<dt>dmactl qdma01000 q start idx &lt;N&gt; [dir &lt;h2c|c2h|bi&gt;] [en_mm_cmpl] [idx_ringsz &lt;0:15&gt;] [idx_bufsz &lt;0:15&gt;] [idx_tmr &lt;0:15&gt;] </dt>
<dd>[idx_cntr &lt;0:15&gt;] [trigmode &lt;every|usr_cnt|usr|usr_tmr|dis&gt;] [cmptsz &lt;0|1|2|3&gt;] [sw_desc_sz &lt;3&gt;] [desc_bypass_en] [pfetch_en] [pfetch_bypass_en] [dis_cmpl_status] [dis_cmpl_status_acc] [dis_cmpl_status_pend_chk] [c2h_udd_en] [cmpl_ovf_dis] [dis_fetch_credit] [dis_cmpt_stat] [c2h_cmpl_intr_en]</dd>
</dl>
</dd>
</dl>
<p>This command allows the user to start a queue.</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;N&gt; : Queue number</li>
<li>dir : Direction of the queue, host-to-card(h2c), card-to-host (c2h) or both (bi). Directions defaults to h2c.</li>
<li>en_mm_cmpl : Enable MM completions. This is valid only for MM Completion example design.</li>
<li>idx_ringsz: CSR register ring size index</li>
<li>idx_bufsz : CSR register buffer size index</li>
<li>idx_tmr : CSR register timer index</li>
<li>idx_cntr: CSR register counter index</li>
<li>trigmode: Timer trigger mode (every, user counter, user, user timer, disabled)</li>
<li>cmptsz : Completion size ( 0: 8 bytes, 1: 16 bytes, 2:32 bytes, 3:64 bytes)</li>
<li>sw_desc_sz : Descriptor size</li>
<li>desc_bypass_en : Enable descriptor bypass</li>
<li>pfetch_en : Enable prefetch</li>
<li>pfetch_bypass_en : Enable prefetch bypass</li>
<li>dis_cmpl_status : Disable completion status update</li>
<li>dis_cmpl_status_acc : Disable completion status accumulation</li>
<li>dis_cmpl_status_pend_chk : Disable completion status pending check</li>
<li>c2h_udd_en : Enable immediate data(User Defined Data)</li>
<li>dis_fetch_credit: Disable fetch credit</li>
<li>dis_cmpt_stat : Disable completion status</li>
<li>c2h_cmpl_intr_en : Enable c2h completion interval</li>
<li>cmpl_ovf_dis : Disable completion over flow check</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma01000 q start idx 4 dir h2c
dmactl: Info: Default ring size set to 2048

1 Queues started, idx 4 ~ 4.
</pre></div>
</div>
</div>
<div class="section" id="start-a-list-of-queues">
<h3>Start a List of Queues<a class="headerlink" href="#start-a-list-of-queues" title="Permalink to this headline">¶</a></h3>
<dl class="docutils">
<dt>command:</dt>
<dd>dmactl qdma01000 q start list &lt;start_idx&gt; &lt;N&gt; [dir &lt;h2c|c2h|bi&gt;]  [en_mm_cmpl] [idx_ringsz &lt;0:15&gt;] [idx_bufsz &lt;0:15&gt;] [idx_tmr &lt;0:15&gt;] [idx_cntr &lt;0:15&gt;] [trigmode &lt;every|usr_cnt|usr|usr_tmr|dis&gt;] [cmptsz &lt;0|1|2|3&gt;] [desc_bypass_en] [pfetch_en] [pfetch_bypass_en][dis_cmpl_status] [dis_cmpl_status_acc] [dis_cmpl_status_pend_chk] [c2h_udd_en] [dis_fetch_credit] [dis_cmpt_stat] [c2h_cmpl_intr_en] [cmpl_ovf_dis]</dd>
</dl>
<p>This command allows the user to start a list of queues.</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;start_idx&gt; : Starting queue number</li>
<li>&lt;N&gt; :Number of queues to delete</li>
<li>dir : direction of the queue, host-to-card(h2c), card-to-host (c2h) or both (bi). Directions defaults to h2c.</li>
<li>en_mm_cmpl : Enable MM completions. This is valid only for MM Completion example design.</li>
<li>idx_ringsz: CSR register ring size index</li>
<li>idx_bufsz : CSR register buffer size index</li>
<li>idx_tmr : CSR register timer index</li>
<li>idx_cntr: CSR register counter index</li>
<li>trigmode: Timer trigger mode (every, user counter, user, user timer, disabled)</li>
<li>cmptsz : Completion size ( 0: 8 bytes, 1: 16 bytes, 2:32 bytes, 3:64 bytes)</li>
<li>desc_bypass_en : Enable descriptor bypass</li>
<li>pfetch_en : Enable prefetch</li>
<li>pfetch_bypass_en : Enable prefetch bypass</li>
<li>dis_cmpl_status : Disable completion status update</li>
<li>dis_cmpl_status_pend_chk : Disable completion status pending check</li>
<li>c2h_udd_en : Enable immdeiate data(User Defined Data)</li>
<li>dis_fetch_credit: Disable fetch credit</li>
<li>dis_cmpt_stat : Disable completion status</li>
<li>c2h_cmpl_intr_en : Enable c2h completion interval</li>
<li>cmpl_ovf_dis : Disable completion over flow check</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma01000 q start list 1 4 dir h2c

Started Queues 1 -&gt; 4.
</pre></div>
</div>
</div>
<div class="section" id="stop-a-queue">
<h3>Stop a Queue<a class="headerlink" href="#stop-a-queue" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">q</span> <span class="pre">stop</span> <span class="pre">idx</span> <span class="pre">&lt;N&gt;</span> <span class="pre">[dir</span> <span class="pre">&lt;h2c|c2h|bi&gt;]</span></code></p>
<p>This command allows the user to stop a queue.</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;N&gt; : Queue number</li>
<li>dir : direction of the queue, host-to-card(h2c), card-to-host (c2h) or both (bi). Directions defaults to h2c.</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma01000 q stop idx 4 dir h2c
dmactl: Info: Default ring size set to 2048

Stopped Queues 4 -&gt; 4.
</pre></div>
</div>
</div>
<div class="section" id="stop-a-list-of-queues">
<h3>Stop a List of Queues<a class="headerlink" href="#stop-a-list-of-queues" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">q</span> <span class="pre">stop</span> <span class="pre">list</span> <span class="pre">&lt;start_idx&gt;</span> <span class="pre">&lt;N&gt;</span> <span class="pre">[dir</span> <span class="pre">&lt;h2c|c2h|bi&gt;]</span></code></p>
<p>This command allows the user to stop a list of queues.</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;start_idx&gt; : Starting queue number</li>
<li>&lt;N&gt; : Number of queues to delete</li>
<li>dir : Direction of the queue, host-to-card(h2c), card-to-host (c2h) or both (bi). Directions defaults to h2c.</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma01000 q stop list 1 4 dir h2c

Stopped Queues 1 -&gt; 4.
</pre></div>
</div>
</div>
<div class="section" id="delete-a-queue">
<h3>Delete a Queue<a class="headerlink" href="#delete-a-queue" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">q</span> <span class="pre">del</span> <span class="pre">idx</span> <span class="pre">&lt;N&gt;</span> <span class="pre">[dir</span> <span class="pre">&lt;h2c|c2h|bi&gt;]</span></code></p>
<p>This command allows the user to delete a queue.</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;N&gt; : Queue number</li>
<li>dir : direction of the queue, host-to-card(h2c), card-to-host (c2h) or both (bi). Directions defaults to h2c.</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma01000 q del idx 4 mode mm dir h2c

Deleted Queues 4 -&gt; 4.
</pre></div>
</div>
</div>
<div class="section" id="delete-a-list-of-queues">
<h3>Delete a List of Queues<a class="headerlink" href="#delete-a-list-of-queues" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">q</span> <span class="pre">del</span> <span class="pre">list</span> <span class="pre">&lt;start_idx&gt;</span> <span class="pre">&lt;N&gt;</span> <span class="pre">[</span> <span class="pre">dir</span> <span class="pre">&lt;h2c|c2h|bi&gt;</span> <span class="pre">]</span></code></p>
<p>This command allows the user to delete a list of queues.</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;start_idx&gt; : Starting queue number</li>
<li>&lt;N&gt; : Number of queues to delete</li>
<li>dir : Direction of the queue, host-to-card(h2c), card-to-host (c2h) or both (bi)</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma01000 q del list 1 4 dir h2c

Deleted Queues 1 -&gt; 4.
</pre></div>
</div>
</div>
<div class="section" id="dump-queue-information">
<h3>Dump Queue Information<a class="headerlink" href="#dump-queue-information" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">q</span> <span class="pre">dump</span> <span class="pre">idx</span> <span class="pre">&lt;N&gt;</span> <span class="pre">[dir</span> <span class="pre">&lt;h2c|c2h|bi&gt;]</span></code></p>
<p>Dump the queue information</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;N&gt; : Queue number</li>
<li>dir : Direction of the queue, host-to-card(h2c), card-to-host (c2h) or both (bi)</li>
</ul>
<p>Sample output is given below:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma01000 q dump idx 1 dir bi

qdma01000-ST-1 C2H online
        hw_ID 1, thp ?, desc 0xffff880084140000/0x84140000, 1536
        cmpt desc 0xffff8800842a0000/0x842a0000, 2048

        cmpl status: 0xffff880084143000, 00000000 00000000
        CMPT CMPL STATUS: 0xffff8800842a4000, 00000000 00000000
        SOFTWARE CTXT:
                Interrupt Aggregation                           0x1        1
                Ring Index                                      0x0        0
                Descriptor Ring Base Addr (High)                0x0        0
                Descriptor Ring Base Addr (Low)                 0x84140000 2215903232
                Is Memory Mapped                                0x0        0
                Marker Disable                                  0x0        0
                IRQ Request                                     0x0        0
                Writeback Error Sent                            0x0        0
                Error                                           0x0        0
                Interrupt No Last                               0x0        0
                Port Id                                         0x0        0
                Interrupt Enable                                0x0        0
                Writeback Enable                                0x0        0
                MM Channel                                      0x0        0
                Bypass Enable                                   0x0        0
                Descriptor Size                                 0x0        0
                Ring Size                                       0x9        9
                Fetch Max                                       0x0        0
                Address Translation                             0x0        0
                Write back/Intr Interval                        0x1        1
                Write back/Intr Check                           0x0        0
                Fetch Credit Enable                             0x1        1
                Queue Enable                                    0x1        1
                Function Id                                     0x0        0
                IRQ Arm                                         0x0        0
                PIDX                                            0x5ff      1535

        HARDWARE CTXT:
                Fetch Pending                                   0x0        0
                Eviction Pending                                0x0        0
                Queue Invalid No Desc Pending                   0x1        1
                Descriptors Pending                             0x0        0
                Credits Consumed                                0x0        0
                CIDX                                            0x0        0

        CREDIT CTXT:
                Credit                                          0x0        0

        CMPT CTXT:
                Interrupt Aggregation                           0x1        1
                Ring Index                                      0x0        0
                Address Translation                             0x0        0
                Over Flow Check Disable                         0x0        0
                Full Update                                     0x0        0
                Timer Running                                   0x0        0
                Trigger Pending                                 0x0        0
                Error                                           0x0        0
                Valid                                           0x1        1
                CIDX                                            0x0        0
                PIDX                                            0x0        0
                Descriptor Size                                 0x0        0
                Base Address (High)                             0x0        0
                Base Address (Low)                              0x842a0000 2217345024
                Ring Size                                       0x0        0
                Color                                           0x1        1
                Interrupt State                                 0x1        1
                Timer Index                                     0x0        0
                Counter Index                                   0x0        0
                Function Id                                     0x0        0
                Trigger Mode                                    0x1        1
                Enable Interrupt                                0x1        1
                Enable Status Desc Update                       0x1        1

        PREFETCH CTXT:
                Valid                                           0x1        1
                Software Credit                                 0x5ff      1535
                In Prefetch                                     0x0        0
                Prefetch Enable                                 0x0        0
                Error                                           0x0        0
                Port Id                                         0x0        0
                Buffer Size Index                               0x0        0
                Bypass                                          0x0        0

        INTR CTXT:
                at                                              0x0        0
                pidx                                            0x0        0
                page_size                                       0x0        0
                baddr_4k (High)                                 0x0        0
                baddr_4k (Low)                                  0x8414c000 2215952384
                color                                           0x1        1
                int_st                                          0x0        0
                vec                                             0x3        3
                valid                                           0x1        1

        total descriptor processed:    0
qdma01000-ST-1 H2C online
        hw_ID 1, thp ?, desc 0xffff880084288000/0x84288000, 1536

        cmpl status: 0xffff88008428e000, 00000000 00000000
        SOFTWARE CTXT:
                Interrupt Aggregation                           0x1        1
                Ring Index                                      0x0        0
                Descriptor Ring Base Addr (High)                0x0        0
                Descriptor Ring Base Addr (Low)                 0x84288000 2217246720
                Is Memory Mapped                                0x0        0
                Marker Disable                                  0x0        0
                IRQ Request                                     0x0        0
                Writeback Error Sent                            0x0        0
                Error                                           0x0        0
                Interrupt No Last                               0x0        0
                Port Id                                         0x0        0
                Interrupt Enable                                0x1        1
                Writeback Enable                                0x1        1
                MM Channel                                      0x0        0
                Bypass Enable                                   0x0        0
                Descriptor Size                                 0x1        1
                Ring Size                                       0x9        9
                Fetch Max                                       0x0        0
                Address Translation                             0x0        0
                Write back/Intr Interval                        0x1        1
                Write back/Intr Check                           0x1        1
                Fetch Credit Enable                             0x0        0
                Queue Enable                                    0x1        1
                Function Id                                     0x0        0
                IRQ Arm                                         0x1        1
                PIDX                                            0x0        0

        HARDWARE CTXT:
                Fetch Pending                                   0x0        0
                Eviction Pending                                0x0        0
                Queue Invalid No Desc Pending                   0x1        1
                Descriptors Pending                             0x0        0
                Credits Consumed                                0x0        0
                CIDX                                            0x0        0

        CREDIT CTXT:
                Credit                                          0x0        0

        INTR CTXT:
                at                                              0x0        0
                pidx                                            0x0        0
                page_size                                       0x0        0
                baddr_4k (High)                                 0x0        0
                baddr_4k (Low)                                  0x8414c000 2215952384
                color                                           0x1        1
                int_st                                          0x0        0
                vec                                             0x3        3
                valid                                           0x1        1

        total descriptor processed:    0
Dumped Queues 1 -&gt; 1.
</pre></div>
</div>
</div>
<div class="section" id="dump-multiple-queue-information">
<h3>Dump Multiple Queue Information<a class="headerlink" href="#dump-multiple-queue-information" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">q</span> <span class="pre">dump</span> <span class="pre">idx</span> <span class="pre">&lt;N&gt;</span> <span class="pre">[dir</span> <span class="pre">&lt;h2c|c2h|bi&gt;]</span></code></p>
<p>Dumps the information for multiple queues</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;start_idx&gt; : Starting queue number</li>
<li>&lt;N&gt; :Number of queues to add</li>
<li>dir : Direction of the queue, host-to-card(h2c), card-to-host (c2h) or both (bi)</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma01000 q dump list 1 2 dir bi

qdma01000-ST-1 C2H online
        hw_ID 1, thp ?, desc 0xffff880084140000/0x84140000, 1536
        cmpt desc 0xffff8800842a0000/0x842a0000, 2048

        cmpl status: 0xffff880084143000, 00000000 00000000
        CMPT CMPL STATUS: 0xffff8800842a4000, 00000000 00000000
        SOFTWARE CTXT:
                Interrupt Aggregation                           0x1        1
                Ring Index                                      0x0        0
                Descriptor Ring Base Addr (High)                0x0        0
                Descriptor Ring Base Addr (Low)                 0x84140000 2215903232
                Is Memory Mapped                                0x0        0
                Marker Disable                                  0x0        0
                IRQ Request                                     0x0        0
                Writeback Error Sent                            0x0        0
                Error                                           0x0        0
                Interrupt No Last                               0x0        0
                Port Id                                         0x0        0
                Interrupt Enable                                0x0        0
                Writeback Enable                                0x0        0
                MM Channel                                      0x0        0
                Bypass Enable                                   0x0        0
                Descriptor Size                                 0x0        0
                Ring Size                                       0x9        9
                Fetch Max                                       0x0        0
                Address Translation                             0x0        0
                Write back/Intr Interval                        0x1        1
                Write back/Intr Check                           0x0        0
                Fetch Credit Enable                             0x1        1
                Queue Enable                                    0x1        1
                Function Id                                     0x0        0
                IRQ Arm                                         0x0        0
                PIDX                                            0x5ff      1535

        HARDWARE CTXT:
                Fetch Pending                                   0x0        0
                Eviction Pending                                0x0        0
                Queue Invalid No Desc Pending                   0x1        1
                Descriptors Pending                             0x0        0
                Credits Consumed                                0x0        0
                CIDX                                            0x0        0

        CREDIT CTXT:
                Credit                                          0x0        0

        CMPT CTXT:
                Interrupt Aggregation                           0x1        1
                Ring Index                                      0x0        0
                Address Translation                             0x0        0
                Over Flow Check Disable                         0x0        0
                Full Update                                     0x0        0
                Timer Running                                   0x0        0
                Trigger Pending                                 0x0        0
                Error                                           0x0        0
                Valid                                           0x1        1
                CIDX                                            0x0        0
                PIDX                                            0x0        0
                Descriptor Size                                 0x0        0
                Base Address (High)                             0x0        0
                Base Address (Low)                              0x842a0000 2217345024
                Ring Size                                       0x0        0
                Color                                           0x1        1
                Interrupt State                                 0x1        1
                Timer Index                                     0x0        0
                Counter Index                                   0x0        0
                Function Id                                     0x0        0
                Trigger Mode                                    0x1        1
                Enable Interrupt                                0x1        1
                Enable Status Desc Update                       0x1        1

        PREFETCH CTXT:
                Valid                                           0x1        1
                Software Credit                                 0x5ff      1535
                In Prefetch                                     0x0        0
                Prefetch Enable                                 0x0        0
                Error                                           0x0        0
                Port Id                                         0x0        0
                Buffer Size Index                               0x0        0
                Bypass                                          0x0        0

        INTR CTXT:
                at                                              0x0        0
                pidx                                            0x0        0
                page_size                                       0x0        0
                baddr_4k (High)                                 0x0        0
                baddr_4k (Low)                                  0x8414c000 2215952384
                color                                           0x1        1
                int_st                                          0x0        0
                vec                                             0x3        3
                valid                                           0x1        1

        total descriptor processed:    0
qdma01000-ST-1 H2C online
        hw_ID 1, thp ?, desc 0xffff880084288000/0x84288000, 1536

        cmpl status: 0xffff88008428e000, 00000000 00000000
        SOFTWARE CTXT:
                Interrupt Aggregation                           0x1        1
                Ring Index                                      0x0        0
                Descriptor Ring Base Addr (High)                0x0        0
                Descriptor Ring Base Addr (Low)                 0x84288000 2217246720
                Is Memory Mapped                                0x0        0
                Marker Disable                                  0x0        0
                IRQ Request                                     0x0        0
                Writeback Error Sent                            0x0        0
                Error                                           0x0        0
                Interrupt No Last                               0x0        0
                Port Id                                         0x0        0
                Interrupt Enable                                0x1        1
                Writeback Enable                                0x1        1
                MM Channel                                      0x0        0
                Bypass Enable                                   0x0        0
                Descriptor Size                                 0x1        1
                Ring Size                                       0x9        9
                Fetch Max                                       0x0        0
                Address Translation                             0x0        0
                Write back/Intr Interval                        0x1        1
                Write back/Intr Check                           0x1        1
                Fetch Credit Enable                             0x0        0
                Queue Enable                                    0x1        1
                Function Id                                     0x0        0
                IRQ Arm                                         0x1        1
                PIDX                                            0x0        0

        HARDWARE CTXT:
                Fetch Pending                                   0x0        0
                Eviction Pending                                0x0        0
                Queue Invalid No Desc Pending                   0x1        1
                Descriptors Pending                             0x0        0
                Credits Consumed                                0x0        0
                CIDX                                            0x0        0

        CREDIT CTXT:
                Credit                                          0x0        0

        INTR CTXT:
                at                                              0x0        0
                pidx                                            0x0        0
                page_size                                       0x0        0
                baddr_4k (High)                                 0x0        0
                baddr_4k (Low)                                  0x8414c000 2215952384
                color                                           0x1        1
                int_st                                          0x0        0
                vec                                             0x3        3
                valid                                           0x1        1

        total descriptor processed:    0
qdma01000-ST-2 C2H online
        hw_ID 2, thp ?, desc 0xffff880084274000/0x84274000, 1536
        cmpt desc 0xffff880084398000/0x84398000, 2048

        cmpl status: 0xffff880084277000, 00000000 00000000
        CMPT CMPL STATUS: 0xffff88008439c000, 00000000 00000000
        SOFTWARE CTXT:
                Interrupt Aggregation                           0x1        1
                Ring Index                                      0x0        0
                Descriptor Ring Base Addr (High)                0x0        0
                Descriptor Ring Base Addr (Low)                 0x84274000 2217164800
                Is Memory Mapped                                0x0        0
                Marker Disable                                  0x0        0
                IRQ Request                                     0x0        0
                Writeback Error Sent                            0x0        0
                Error                                           0x0        0
                Interrupt No Last                               0x0        0
                Port Id                                         0x0        0
                Interrupt Enable                                0x0        0
                Writeback Enable                                0x0        0
                MM Channel                                      0x0        0
                Bypass Enable                                   0x0        0
                Descriptor Size                                 0x0        0
                Ring Size                                       0x9        9
                Fetch Max                                       0x0        0
                Address Translation                             0x0        0
                Write back/Intr Interval                        0x1        1
                Write back/Intr Check                           0x0        0
                Fetch Credit Enable                             0x1        1
                Queue Enable                                    0x1        1
                Function Id                                     0x0        0
                IRQ Arm                                         0x0        0
                PIDX                                            0x5ff      1535

        HARDWARE CTXT:
                Fetch Pending                                   0x0        0
                Eviction Pending                                0x0        0
                Queue Invalid No Desc Pending                   0x1        1
                Descriptors Pending                             0x0        0
                Credits Consumed                                0x0        0
                CIDX                                            0x0        0

        CREDIT CTXT:
                Credit                                          0x0        0

        CMPT CTXT:
                Interrupt Aggregation                           0x1        1
                Ring Index                                      0x0        0
                Address Translation                             0x0        0
                Over Flow Check Disable                         0x0        0
                Full Update                                     0x0        0
                Timer Running                                   0x0        0
                Trigger Pending                                 0x0        0
                Error                                           0x0        0
                Valid                                           0x1        1
                CIDX                                            0x0        0
                PIDX                                            0x0        0
                Descriptor Size                                 0x0        0
                Base Address (High)                             0x0        0
                Base Address (Low)                              0x84398000 2218360832
                Ring Size                                       0x0        0
                Color                                           0x1        1
                Interrupt State                                 0x1        1
                Timer Index                                     0x0        0
                Counter Index                                   0x0        0
                Function Id                                     0x0        0
                Trigger Mode                                    0x1        1
                Enable Interrupt                                0x1        1
                Enable Status Desc Update                       0x1        1

        PREFETCH CTXT:
                Valid                                           0x1        1
                Software Credit                                 0x5ff      1535
                In Prefetch                                     0x0        0
                Prefetch Enable                                 0x0        0
                Error                                           0x0        0
                Port Id                                         0x0        0
                Buffer Size Index                               0x0        0
                Bypass                                          0x0        0

        INTR CTXT:
                at                                              0x0        0
                pidx                                            0x0        0
                page_size                                       0x0        0
                baddr_4k (High)                                 0x0        0
                baddr_4k (Low)                                  0x8414c000 2215952384
                color                                           0x1        1
                int_st                                          0x0        0
                vec                                             0x3        3
                valid                                           0x1        1

        total descriptor processed:    0
qdma01000-ST-2 H2C online
        hw_ID 2, thp ?, desc 0xffff8800843a0000/0x843a0000, 1536

        cmpl status: 0xffff8800843a6000, 00000000 00000000
        SOFTWARE CTXT:
                Interrupt Aggregation                           0x1        1
                Ring Index                                      0x0        0
                Descriptor Ring Base Addr (High)                0x0        0
                Descriptor Ring Base Addr (Low)                 0x843a0000 2218393600
                Is Memory Mapped                                0x0        0
                Marker Disable                                  0x0        0
                IRQ Request                                     0x0        0
                Writeback Error Sent                            0x0        0
                Error                                           0x0        0
                Interrupt No Last                               0x0        0
                Port Id                                         0x0        0
                Interrupt Enable                                0x1        1
                Writeback Enable                                0x1        1
                MM Channel                                      0x0        0
                Bypass Enable                                   0x0        0
                Descriptor Size                                 0x1        1
                Ring Size                                       0x9        9
                Fetch Max                                       0x0        0
                Address Translation                             0x0        0
                Write back/Intr Interval                        0x1        1
                Write back/Intr Check                           0x1        1
                Fetch Credit Enable                             0x0        0
                Queue Enable                                    0x1        1
                Function Id                                     0x0        0
                IRQ Arm                                         0x1        1
                PIDX                                            0x0        0

        HARDWARE CTXT:
                Fetch Pending                                   0x0        0
                Eviction Pending                                0x0        0
                Queue Invalid No Desc Pending                   0x1        1
                Descriptors Pending                             0x0        0
                Credits Consumed                                0x0        0
                CIDX                                            0x0        0

        CREDIT CTXT:
                Credit                                          0x0        0

        INTR CTXT:
                at                                              0x0        0
                pidx                                            0x0        0
                page_size                                       0x0        0
                baddr_4k (High)                                 0x0        0
                baddr_4k (Low)                                  0x8414c000 2215952384
                color                                           0x1        1
                int_st                                          0x0        0
                vec                                             0x3        3
                valid                                           0x1        1

        total descriptor processed:    0
Dumped Queues 1 -&gt; 2.
</pre></div>
</div>
</div>
<div class="section" id="dump-queue-descriptor-information">
<h3>Dump Queue Descriptor Information<a class="headerlink" href="#dump-queue-descriptor-information" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">q</span> <span class="pre">dump</span> <span class="pre">idx</span> <span class="pre">&lt;N&gt;</span> <span class="pre">[dir</span> <span class="pre">&lt;h2c|c2h|bi&gt;]</span> <span class="pre">[desc</span> <span class="pre">&lt;x&gt;</span> <span class="pre">&lt;y&gt;]</span></code></p>
<p>Dump the queue descriptor information</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;N&gt; : Queue number</li>
<li>dir : Direction of the queue, host-to-card(h2c), card-to-host (c2h) or both (bi)</li>
<li>&lt;x&gt; : Range start</li>
<li>&lt;y&gt; : Range end</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma17000 q dump idx 1 dir h2c desc 1 10

qdma17000-MM-1 H2C online
1: 0x0000000075e985a1 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
2: 0x000000009fa51b7d 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
3: 0x0000000088024b26 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
4: 0x0000000003e7e32a 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
5: 0x0000000017908b59 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
6: 0x000000006010e5f5 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
7: 0x00000000ea16b7aa 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
8: 0x00000000f49eab9e 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
9: 0x000000005867272e 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
CMPL STATUS: 0x000000005a1efda1 00000000 00000000
Dumped descs of queues 1 -&gt; 1.
</pre></div>
</div>
</div>
<div class="section" id="dump-multiple-queue-descriptor-information">
<h3>Dump Multiple Queue Descriptor Information<a class="headerlink" href="#dump-multiple-queue-descriptor-information" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">q</span> <span class="pre">dump</span> <span class="pre">list</span> <span class="pre">idx</span> <span class="pre">&lt;N&gt;</span> <span class="pre">[dir</span> <span class="pre">&lt;h2c|c2h|bi&gt;]</span> <span class="pre">[desc</span> <span class="pre">&lt;x&gt;</span> <span class="pre">&lt;y&gt;]</span></code></p>
<p>Dumps the descriptor information for multiple queues</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;start_idx&gt; : Starting queue number</li>
<li>&lt;N&gt; :Number of queues to add</li>
<li>dir : Direction of the queue, host-to-card(h2c), card-to-host (c2h) or both (bi)</li>
<li>&lt;x&gt; : Range start</li>
<li>&lt;y&gt; : Range end</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma17000 q dump list 1 2 dir h2c desc 1 10

qdma17000-MM-1 H2C online
1: 0x0000000075e985a1 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
2: 0x000000009fa51b7d 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
3: 0x0000000088024b26 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
4: 0x0000000003e7e32a 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
5: 0x0000000017908b59 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
6: 0x000000006010e5f5 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
7: 0x00000000ea16b7aa 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
8: 0x00000000f49eab9e 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
9: 0x000000005867272e 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
CMPL STATUS: 0x000000005a1efda1 00000000 00000000
qdma17000-MM-2 H2C online
1: 0x0000000088caff6d 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
2: 0x0000000023211cbf 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
3: 0x000000003468cd41 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
4: 0x00000000ad729161 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
5: 0x00000000ee3b9e4b 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
6: 0x000000009d302231 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
7: 0x0000000013d70540 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
8: 0x000000004d2f1fe2 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
9: 0x00000000d59589f0 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
CMPL STATUS: 0x00000000026d0732 00000000 00000000
Dumped descs of queues 1 -&gt; 2.
</pre></div>
</div>
</div>
<div class="section" id="dump-queue-completion-information">
<h3>Dump Queue Completion Information<a class="headerlink" href="#dump-queue-completion-information" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">q</span> <span class="pre">dump</span> <span class="pre">idx</span> <span class="pre">&lt;N&gt;</span> <span class="pre">[dir</span> <span class="pre">&lt;h2c|c2h|bi&gt;]</span> <span class="pre">[cmpt</span> <span class="pre">&lt;x&gt;</span> <span class="pre">&lt;y&gt;]</span></code></p>
<p>Dump the queue completion information. This command is valid only for streaming c2h.</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;N&gt; : Queue number</li>
<li>dir : Direction of the queue, host-to-card(h2c), card-to-host (c2h) or both (bi)</li>
<li>&lt;x&gt; : Range start</li>
<li>&lt;y&gt; : Range end</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma17000 q dump idx 5 dir c2h cmpt 0 10

qdma17000-ST-5 C2H online
0: 0x000000006d62f1aa 00000000 00000000
1: 0x000000007a07b4ba 00000000 00000000
2: 0x000000000f158857 00000000 00000000
3: 0x00000000489003ed 00000000 00000000
4: 0x0000000054d4b084 00000000 00000000
5: 0x000000001e3d17d8 00000000 00000000
6: 0x000000001e09b4d9 00000000 00000000
7: 0x000000002cb94242 00000000 00000000
8: 0x00000000dd831ff4 00000000 00000000
9: 0x000000006a4748c3 00000000 00000000
CMPL STATUS: 0x00000000074d569c 00000000 00000000
Dumped descs of queues 5 -&gt; 5.
</pre></div>
</div>
</div>
<div class="section" id="dump-multiple-queue-completion-information">
<h3>Dump Multiple Queue Completion Information<a class="headerlink" href="#dump-multiple-queue-completion-information" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">q</span> <span class="pre">dump</span> <span class="pre">list</span> <span class="pre">idx</span> <span class="pre">&lt;N&gt;</span> <span class="pre">[dir</span> <span class="pre">&lt;h2c|c2h|bi&gt;]</span> <span class="pre">[cmpt</span> <span class="pre">&lt;x&gt;</span> <span class="pre">&lt;y&gt;]</span></code></p>
<p>Dumps the completion information for multiple queues. This command is valid only for streaming c2h.</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;start_idx&gt; : Starting queue number</li>
<li>&lt;N&gt; :Number of queues to add</li>
<li>dir : Direction of the queue, host-to-card(h2c), card-to-host (c2h) or both (bi)</li>
<li>&lt;x&gt; : Range start</li>
<li>&lt;y&gt; : Range end</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma17000 q dump list 5 2 dir c2h cmpt 0 10

qdma17000-ST-5 C2H online
0: 0x000000006d62f1aa 00000000 00000000
1: 0x000000007a07b4ba 00000000 00000000
2: 0x000000000f158857 00000000 00000000
3: 0x00000000489003ed 00000000 00000000
4: 0x0000000054d4b084 00000000 00000000
5: 0x000000001e3d17d8 00000000 00000000
6: 0x000000001e09b4d9 00000000 00000000
7: 0x000000002cb94242 00000000 00000000
8: 0x00000000dd831ff4 00000000 00000000
9: 0x000000006a4748c3 00000000 00000000
CMPL STATUS: 0x00000000074d569c 00000000 00000000
qdma17000-ST-6 C2H online
0: 0x000000004ca5cbb0 00000000 00000000
1: 0x000000003b6478d7 00000000 00000000
2: 0x000000007dc4c8a1 00000000 00000000
3: 0x000000003ad66591 00000000 00000000
4: 0x00000000aad20103 00000000 00000000
5: 0x00000000f102be8c 00000000 00000000
6: 0x0000000046cc60b8 00000000 00000000
7: 0x000000003dd14944 00000000 00000000
8: 0x000000004c825f31 00000000 00000000
9: 0x0000000026f2e4f8 00000000 00000000
CMPL STATUS: 0x000000007bcad59e 00000000 00000000
Dumped descs of queues 5 -&gt; 6.
</pre></div>
</div>
</div>
<div class="section" id="dump-the-interrupt-ring-information">
<h3>Dump the Interrupt Ring Information<a class="headerlink" href="#dump-the-interrupt-ring-information" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">intring</span> <span class="pre">dump</span> <span class="pre">vector</span> <span class="pre">&lt;N&gt;</span> <span class="pre">&lt;start_idx&gt;</span> <span class="pre">&lt;end_idx&gt;</span></code></p>
<p>Dump the interrupt ring information</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;N&gt; : Vector number</li>
<li>&lt;start_idx&gt; : Range start</li>
<li>&lt;end_idx&gt; : Range end</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma17000 intring dump vector 3 0 10

intr_ring_entry = 0: 0x00000000 0x00000000
intr_ring_entry = 1: 0x00000000 0x00000000
intr_ring_entry = 2: 0x00000000 0x00000000
intr_ring_entry = 3: 0x00000000 0x00000000
intr_ring_entry = 4: 0x00000000 0x00000000
intr_ring_entry = 5: 0x00000000 0x00000000
intr_ring_entry = 6: 0x00000000 0x00000000
intr_ring_entry = 7: 0x00000000 0x00000000
intr_ring_entry = 8: 0x00000000 0x00000000
intr_ring_entry = 9: 0x00000000 0x00000000
intr_ring_entry = 10: 0x00000000 0x00000000
</pre></div>
</div>
</div>
</div>
<div class="section" id="register-commands">
<h2>Register Commands<a class="headerlink" href="#register-commands" title="Permalink to this headline">¶</a></h2>
<div class="section" id="read-a-register">
<h3>Read a Register<a class="headerlink" href="#read-a-register" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">reg</span> <span class="pre">read</span> <span class="pre">bar</span> <span class="pre">&lt;N&gt;</span> <span class="pre">&lt;addr&gt;</span></code></p>
<p>Read a register value.</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;N&gt; : Bar number</li>
<li>&lt;addr&gt; : Register address</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma17000 reg read bar 2 0x0
qdma17000, 17:00.00, bar#2, 0x0 = 0x0.
</pre></div>
</div>
</div>
<div class="section" id="write-a-register">
<h3>Write a Register<a class="headerlink" href="#write-a-register" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">reg</span> <span class="pre">write</span> <span class="pre">bar</span> <span class="pre">&lt;N&gt;</span> <span class="pre">&lt;addr&gt;</span></code></p>
<p>Read a register value.</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;N&gt; : Bar number</li>
<li>&lt;addr&gt; : Register address</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma17000 reg write bar 2 0x0 0
qdma17000, 17:00.00, bar#2, reg 0x0 -&gt; 0x0, read back 0x0.
</pre></div>
</div>
</div>
<div class="section" id="dump-the-queue-registers">
<h3>Dump the Queue registers<a class="headerlink" href="#dump-the-queue-registers" title="Permalink to this headline">¶</a></h3>
<p>command: <code class="docutils literal notranslate"><span class="pre">dmactl</span> <span class="pre">qdma01000</span> <span class="pre">reg</span> <span class="pre">dump</span> <span class="pre">[dmap</span> <span class="pre">&lt;Q&gt;</span> <span class="pre">&lt;N&gt;]</span></code></p>
<p>This command allows the user to dump the registers. Only dump dmap registers if dmap is specified. Specify dmap range to dump: Q=queue, N=num of queues.</p>
<p><strong>Parameters</strong></p>
<ul class="simple">
<li>&lt;Q&gt; : Queue number</li>
<li>&lt;N&gt; : Number of queues</li>
</ul>
<div class="highlight-none notranslate"><div class="highlight"><pre>[xilinx@]# dmactl qdma17000 reg dump dmap 1 2
</pre></div>
</div>
</div>
</div>
</div>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="dma_to_device.html" class="btn btn-neutral float-right" title="dma_to_device" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="user-app.html" class="btn btn-neutral" title="User Applications" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018-2019, Xilinx, Inc.

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/snide/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'./',
            VERSION:'2019.1',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="_static/jquery.js"></script>
      <script type="text/javascript" src="_static/underscore.js"></script>
      <script type="text/javascript" src="_static/doctools.js"></script>

  

  
  
    <script type="text/javascript" src="_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
      });
  </script>
   

</body>
</html>