ISim log file
Running: D:\Verilog\MyVerilog\ALU\ALU_Testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Verilog/MyVerilog/ALU/ALU_Testbench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Selected =  0 A = 201 B = 236 Result =   0 Carry = 0
Selected =  1 A = 201 B = 236 Result = 221 Carry = 1
Selected =  2 A = 201 B = 236 Result =  76 Carry = 1
Selected =  3 A = 201 B = 236 Result =   0 Carry = 0
Selected =  4 A = 201 B = 236 Result = 146 Carry = 1
Selected =  5 A = 201 B = 236 Result = 100 Carry = 0
Selected =  6 A = 201 B = 236 Result = 147 Carry = 0
Selected =  7 A = 201 B = 236 Result = 228 Carry = 0
Selected =  8 A = 201 B = 236 Result = 200 Carry = 0
Selected =  9 A = 201 B = 236 Result = 237 Carry = 0
