$date
	Sun Oct 23 07:16:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#766526
b11 &
b11 %
1$
b11 !
1"
#766527
0"
#766530
b1010 &
b1010 %
#766534
b101 &
b101 %
#766538
b10000 &
b10000 %
#766542
b1000 &
b1000 %
#766546
b100 &
b100 %
#766550
b10 &
b10 %
#766554
b1 &
b1 %
1#
#766558
b0 &
0#
b0 %
0$
#1716254
b1101 &
b1101 %
1$
b1101 !
1"
#1716255
0"
#1716258
b101000 &
b101000 %
#1716262
b10100 &
b10100 %
#1716266
b1010 &
b1010 %
#1716270
b101 &
b101 %
#1716274
b10000 &
b10000 %
#1716278
b1000 &
b1000 %
#1716282
b100 &
b100 %
#1716286
b10 &
b10 %
#1716290
b1 &
b1 %
1#
#1716294
b0 &
0#
b0 %
0$
#2768568
b111 !
1"
#2768570
b111 &
b111 %
1$
#2768571
0"
#2768574
b10110 &
b10110 %
#2768578
b1011 &
b1011 %
#2768582
b100010 &
b100010 %
#2768586
b10001 &
b10001 %
#2768590
b110100 &
b110100 %
#2768594
b11010 &
b11010 %
#2768598
b1101 &
b1101 %
#2768602
b101000 &
b101000 %
#2768606
b10100 &
b10100 %
#2768610
b1010 &
b1010 %
#2768614
b101 &
b101 %
#2768618
b10000 &
b10000 %
#2768622
b1000 &
b1000 %
#2768626
b100 &
b100 %
#2768630
b10 &
b10 %
#2768634
b1 &
b1 %
1#
#2768638
b0 &
0#
b0 %
0$
#4500012
