$date
	Sun Oct 23 00:24:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#253923
b11 !
1"
#253926
b11 &
b11 %
1$
#253927
0"
#253930
b1010 &
b1010 %
#253934
b101 &
b101 %
#253938
b10000 &
b10000 %
#253942
b1000 &
b1000 %
#253946
b100 &
b100 %
#253950
b10 &
b10 %
#253954
b1 &
b1 %
1#
#253958
b0 &
0#
b0 %
0$
#1218752
b1000 !
1"
#1218754
b1000 &
b1000 %
1$
#1218755
0"
#1218758
b100 &
b100 %
#1218762
b10 &
b10 %
#1218766
b1 &
1#
b1 %
#1218770
b0 &
b0 %
0#
0$
#2213651
b10011 !
1"
#2213654
b10011 &
b10011 %
1$
#2213655
0"
#2213658
b111010 &
b111010 %
#2213662
b11101 &
b11101 %
#2213666
b1011000 &
b1011000 %
#2213670
b101100 &
b101100 %
#2213674
b10110 &
b10110 %
#2213678
b1011 &
b1011 %
#2213682
b100010 &
b100010 %
#2213686
b10001 &
b10001 %
#2213690
b110100 &
b110100 %
#2213694
b11010 &
b11010 %
#2213698
b1101 &
b1101 %
#2213702
b101000 &
b101000 %
#2213706
b10100 &
b10100 %
#2213710
b1010 &
b1010 %
#2213714
b101 &
b101 %
#2213718
b10000 &
b10000 %
#2213722
b1000 &
b1000 %
#2213726
b100 &
b100 %
#2213730
b10 &
b10 %
#2213734
b1 &
1#
b1 %
#2213738
b0 &
b0 %
0#
0$
#4500012
