// Seed: 505704297
program module_0 (
    output tri0 id_0
);
  id_2 :
  assert property (@(1 or posedge 1) id_2)
  else;
  wire id_3;
endprogram
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri id_8,
    output wire id_9,
    input wand id_10,
    output tri id_11
);
  wire id_13, id_14, id_15;
  module_0(
      id_4
  );
endmodule
