0.7
2020.2
Nov 18 2020
09:47:47
D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v,1728014299,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/AUDCTL_reg.v,,clk_wiz_0,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0_1,,,,,
D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v,1728014299,verilog,,D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0_1,,,,,
D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.srcs/sim_1/new/tb_POKEY_Top.v,1727891480,verilog,,,,tb_POKEY_Top,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.srcs/sources_1/new/POKEY_Top.v,1728022279,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/POT_core.v,,POKEY_Top,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0_1,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/AUDCTL_reg.v,1726987309,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/IO_core.v,,AUDCTL_reg,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0_1,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/IO_core.v,1726523264,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/IRQ_core.v,,IO_core,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0_1,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/IRQ_core.v,1727579210,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/KEY_PLA.v,,IRQ_core,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0_1,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/KEY_PLA.v,1723091541,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/KEY_core.v,,KEY_PLA,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0_1,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/KEY_core.v,1727803420,verilog,,D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.srcs/sources_1/new/POKEY_Top.v,,KEY_core,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0_1,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/POT_core.v,1725350280,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SERIN_PLA.v,,POT_core,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SERIN_PLA.v,1723057689,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SEROUT_PLA.v,,SERIN_PLA,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SEROUT_PLA.v,1723088374,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SER_core.v,,SEROUT_PLA,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SER_core.v,1726956129,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SKCTLS_reg.v,,SER_core,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SKCTLS_reg.v,1726625131,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SKSTAT_reg.v,,SKCTLS_reg,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SKSTAT_reg.v,1727549115,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/aud_control.v,,SKSTAT_reg,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/aud_control.v,1727225001,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/aud_control_hp.v,,aud_control,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/aud_control_hp.v,1727226677,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cel11.v,,aud_control_hp,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cel11.v,1723399206,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell15.v,,cell11,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell15.v,1725927135,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell16.v,,cell15,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell16.v,1725927238,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell17.v,,cell16,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell17.v,1726859996,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell20.v,,cell17,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell20.v,1726379594,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell23.v,,cell20,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell23.v,1725343121,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell24.v,,cell23,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell24.v,1726356055,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell24option1.v,,cell24,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell24option1.v,1726356457,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell25.v,,cell24option1,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell25.v,1726859875,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell2p.v,,cell25,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell2p.v,1725824548,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell2pr.v,,cell2p,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell2pr.v,1726859490,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell2r.v,,cell2pr,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell2r.v,1727038859,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell3.v,,cell2r,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell3.v,1725826842,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell4.v,,cell3,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell4.v,1727576584,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell6.v,,cell4,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell6.v,1725827035,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/clock_gen_core.v,,cell6,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/clock_gen_core.v,1726382428,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/freq_control.v,,clock_gen_core,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/freq_control.v,1727582085,verilog,,D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/poly_core.v,,freq_control,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/poly_core.v,1727037617,verilog,,D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.srcs/sim_1/new/tb_POKEY_Top.v,,poly_core,,,../../../../Prototype.gen/sources_1/ip/clk_wiz_0,,,,,
