

================================================================
== Vitis HLS Report for 'rotator'
================================================================
* Date:           Mon Mar 25 05:15:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        100bit_shift_register
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.426 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       40|    -|
|Register             |        -|     -|      101|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      101|       42|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_condition_48  |       and|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_reg_loc_2_phi_fu_74_p8  |  26|          5|  100|        500|
    |reg_r                              |  14|          3|  100|        300|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  40|          8|  200|        800|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+-----+----+-----+-----------+
    |    Name   |  FF | LUT| Bits| Const Bits|
    +-----------+-----+----+-----+-----------+
    |ap_CS_fsm  |    1|   0|    1|          0|
    |reg_r      |  100|   0|  100|          0|
    +-----------+-----+----+-----+-----------+
    |Total      |  101|   0|  101|          0|
    +-----------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|       rotator|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|       rotator|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|       rotator|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|       rotator|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|       rotator|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|       rotator|  return value|
|load      |   in|    1|     ap_none|          load|       pointer|
|ena       |   in|    2|     ap_none|           ena|       pointer|
|data      |   in|  100|     ap_none|          data|       pointer|
|q         |  out|  100|      ap_vld|             q|       pointer|
|q_ap_vld  |  out|    1|      ap_vld|             q|       pointer|
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [rotator.cpp:3]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %load"   --->   Operation 3 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %ena"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %ena, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i100 %data"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i100 %data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i100 %q"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i100 %q, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%load_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %load" [rotator.cpp:8]   --->   Operation 11 'read' 'load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reg_load = load i100 %reg_r" [rotator.cpp:12]   --->   Operation 12 'load' 'reg_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %load_read, void %if.else, void %if.then" [rotator.cpp:8]   --->   Operation 13 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ena_read = read i2 @_ssdm_op_Read.ap_auto.i2P0A, i2 %ena" [rotator.cpp:10]   --->   Operation 14 'read' 'ena_read' <Predicate = (!load_read)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%switch_ln10 = switch i2 %ena_read, void %if.end16, i2 1, void %if.then2, i2 2, void %if.then8" [rotator.cpp:10]   --->   Operation 15 'switch' 'switch_ln10' <Predicate = (!load_read)> <Delay = 0.88>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln15 = shl i100 %reg_load, i100 1" [rotator.cpp:15]   --->   Operation 16 'shl' 'shl_ln15' <Predicate = (!load_read & ena_read == 2)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.50ns)   --->   "%store_ln15 = store i100 %shl_ln15, i100 %reg_r" [rotator.cpp:15]   --->   Operation 17 'store' 'store_ln15' <Predicate = (!load_read & ena_read == 2)> <Delay = 0.50>
ST_1 : Operation 18 [1/1] (0.54ns)   --->   "%br_ln16 = br void %if.end16" [rotator.cpp:16]   --->   Operation 18 'br' 'br_ln16' <Predicate = (!load_read & ena_read == 2)> <Delay = 0.54>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i99 @_ssdm_op_PartSelect.i99.i100.i32.i32, i100 %reg_load, i32 1, i32 99" [rotator.cpp:12]   --->   Operation 19 'partselect' 'lshr_ln' <Predicate = (!load_read & ena_read == 1)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i99 %lshr_ln" [rotator.cpp:12]   --->   Operation 20 'zext' 'zext_ln12' <Predicate = (!load_read & ena_read == 1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.50ns)   --->   "%store_ln12 = store i100 %zext_ln12, i100 %reg_r" [rotator.cpp:12]   --->   Operation 21 'store' 'store_ln12' <Predicate = (!load_read & ena_read == 1)> <Delay = 0.50>
ST_1 : Operation 22 [1/1] (0.54ns)   --->   "%br_ln13 = br void %if.end16" [rotator.cpp:13]   --->   Operation 22 'br' 'br_ln13' <Predicate = (!load_read & ena_read == 1)> <Delay = 0.54>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_read = read i100 @_ssdm_op_Read.ap_auto.i100P0A, i100 %data" [rotator.cpp:9]   --->   Operation 23 'read' 'data_read' <Predicate = (load_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.50ns)   --->   "%store_ln9 = store i100 %data_read, i100 %reg_r" [rotator.cpp:9]   --->   Operation 24 'store' 'store_ln9' <Predicate = (load_read)> <Delay = 0.50>
ST_1 : Operation 25 [1/1] (0.54ns)   --->   "%br_ln10 = br void %if.end16" [rotator.cpp:10]   --->   Operation 25 'br' 'br_ln10' <Predicate = (load_read)> <Delay = 0.54>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reg_loc_2 = phi i100 %data_read, void %if.then, i100 %zext_ln12, void %if.then2, i100 %reg_load, void %if.else, i100 %shl_ln15, void %if.then8" [rotator.cpp:9]   --->   Operation 26 'phi' 'reg_loc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i100P0A, i100 %q, i100 %reg_loc_2" [rotator.cpp:19]   --->   Operation 27 'write' 'write_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [rotator.cpp:20]   --->   Operation 28 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ena]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ reg_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln3 (spectopmodule) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
load_read         (read         ) [ 01]
reg_load          (load         ) [ 00]
br_ln8            (br           ) [ 00]
ena_read          (read         ) [ 01]
switch_ln10       (switch       ) [ 00]
shl_ln15          (shl          ) [ 00]
store_ln15        (store        ) [ 00]
br_ln16           (br           ) [ 00]
lshr_ln           (partselect   ) [ 00]
zext_ln12         (zext         ) [ 00]
store_ln12        (store        ) [ 00]
br_ln13           (br           ) [ 00]
data_read         (read         ) [ 00]
store_ln9         (store        ) [ 00]
br_ln10           (br           ) [ 00]
reg_loc_2         (phi          ) [ 00]
write_ln19        (write        ) [ 00]
ret_ln20          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ena">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ena"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i99.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i100P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i100P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="load_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="ena_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="2" slack="0"/>
<pin id="54" dir="0" index="1" bw="2" slack="0"/>
<pin id="55" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ena_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="100" slack="0"/>
<pin id="60" dir="0" index="1" bw="100" slack="0"/>
<pin id="61" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln19_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="100" slack="0"/>
<pin id="67" dir="0" index="2" bw="100" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/1 "/>
</bind>
</comp>

<comp id="71" class="1005" name="reg_loc_2_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="100" slack="2147483647"/>
<pin id="73" dir="1" index="1" bw="100" slack="2147483647"/>
</pin_list>
<bind>
<opset="reg_loc_2 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="reg_loc_2_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="100" slack="0"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="99" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="4" bw="100" slack="0"/>
<pin id="80" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="100" slack="0"/>
<pin id="82" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="8" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reg_loc_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="reg_load_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="100" slack="0"/>
<pin id="88" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="shl_ln15_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="100" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln15/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln15_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="100" slack="0"/>
<pin id="100" dir="0" index="1" bw="100" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="lshr_ln_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="99" slack="0"/>
<pin id="106" dir="0" index="1" bw="100" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="0" index="3" bw="8" slack="0"/>
<pin id="109" dir="1" index="4" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln12_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="99" slack="0"/>
<pin id="116" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln12_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="99" slack="0"/>
<pin id="121" dir="0" index="1" bw="100" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln9_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="100" slack="0"/>
<pin id="127" dir="0" index="1" bw="100" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="26" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="42" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="44" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="84"><net_src comp="58" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="74" pin="8"/><net_sink comp="64" pin=2"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="74" pin=4"/></net>

<net id="95"><net_src comp="86" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="91" pin="2"/><net_sink comp="74" pin=6"/></net>

<net id="102"><net_src comp="91" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="86" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="117"><net_src comp="104" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="123"><net_src comp="114" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="58" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: q | {1 }
	Port: reg_r | {1 }
 - Input state : 
	Port: rotator : load | {1 }
	Port: rotator : ena | {1 }
	Port: rotator : data | {1 }
	Port: rotator : reg_r | {1 }
  - Chain level:
	State 1
		shl_ln15 : 1
		store_ln15 : 1
		lshr_ln : 1
		zext_ln12 : 2
		store_ln12 : 3
		reg_loc_2 : 3
		write_ln19 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
|          |  load_read_read_fu_46  |
|   read   |   ena_read_read_fu_52  |
|          |  data_read_read_fu_58  |
|----------|------------------------|
|   write  | write_ln19_write_fu_64 |
|----------|------------------------|
|    shl   |     shl_ln15_fu_91     |
|----------|------------------------|
|partselect|     lshr_ln_fu_104     |
|----------|------------------------|
|   zext   |    zext_ln12_fu_114    |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|reg_loc_2_reg_71|   100  |
+----------------+--------+
|      Total     |   100  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   100  |
+-----------+--------+
|   Total   |   100  |
+-----------+--------+
