Running: C:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o E:/CECS 341 Labs/Lab 4/RegisterFile/RegFile32Test_isim_beh.exe -prj E:/CECS 341 Labs/Lab 4/RegisterFile/RegFile32Test_beh.prj work.RegFile32Test work.glbl 
ISim M.63c (signature 0xb869381d)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"E:/CECS 341 Labs/Lab 4/RegisterFile/RegFile32.v\" into library work
Analyzing Verilog file \"E:/CECS 341 Labs/Lab 4/RegisterFile/RegFile32Test.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97644 KB
Fuse CPU Usage: 155 ms
Compiling module RegFile32
Compiling module RegFile32Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/CECS 341 Labs/Lab 4/RegisterFile/RegFile32Test_isim_beh.exe
Fuse Memory Usage: 102236 KB
Fuse CPU Usage: 234 ms
