

================================================================
== Vitis HLS Report for 'IDCT8B32'
================================================================
* Date:           Mon Dec 22 13:42:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct8_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.408 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       60|       60|  0.200 us|  0.200 us|   60|   60|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452  |IDCT8B32_Pipeline_VITIS_LOOP_73_1  |       58|       58|  0.193 us|  0.193 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%shift_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift" [src/IDCT8.cpp:163]   --->   Operation 4 'read' 'shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i32 %shift_read" [src/IDCT8.cpp:70->src/IDCT8.cpp:165]   --->   Operation 5 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.85ns)   --->   "%add_ln70 = add i33 %sext_ln70, i33 8589934591" [src/IDCT8.cpp:70->src/IDCT8.cpp:165]   --->   Operation 6 'add' 'add_ln70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln70, i32 32" [src/IDCT8.cpp:70->src/IDCT8.cpp:165]   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i33 %add_ln70" [src/IDCT8.cpp:70->src/IDCT8.cpp:165]   --->   Operation 8 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.85ns)   --->   "%sub_ln70 = sub i32 0, i32 %trunc_ln70" [src/IDCT8.cpp:70->src/IDCT8.cpp:165]   --->   Operation 9 'sub' 'sub_ln70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shift_read, i32 31" [src/IDCT8.cpp:87->src/IDCT8.cpp:165]   --->   Operation 10 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%oMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMax" [src/IDCT8.cpp:163]   --->   Operation 11 'read' 'oMax_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%oMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMin" [src/IDCT8.cpp:163]   --->   Operation 12 'read' 'oMin_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%skipLine2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %skipLine2" [src/IDCT8.cpp:163]   --->   Operation 13 'read' 'skipLine2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%src_31_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_31_val" [src/IDCT8.cpp:163]   --->   Operation 14 'read' 'src_31_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%src_30_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_30_val" [src/IDCT8.cpp:163]   --->   Operation 15 'read' 'src_30_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%src_29_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_29_val" [src/IDCT8.cpp:163]   --->   Operation 16 'read' 'src_29_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%src_28_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_28_val" [src/IDCT8.cpp:163]   --->   Operation 17 'read' 'src_28_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%src_27_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_27_val" [src/IDCT8.cpp:163]   --->   Operation 18 'read' 'src_27_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%src_26_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_26_val" [src/IDCT8.cpp:163]   --->   Operation 19 'read' 'src_26_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%src_25_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_25_val" [src/IDCT8.cpp:163]   --->   Operation 20 'read' 'src_25_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%src_24_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_24_val" [src/IDCT8.cpp:163]   --->   Operation 21 'read' 'src_24_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%src_23_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_23_val" [src/IDCT8.cpp:163]   --->   Operation 22 'read' 'src_23_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%src_22_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_22_val" [src/IDCT8.cpp:163]   --->   Operation 23 'read' 'src_22_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%src_21_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_21_val" [src/IDCT8.cpp:163]   --->   Operation 24 'read' 'src_21_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%src_20_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_20_val" [src/IDCT8.cpp:163]   --->   Operation 25 'read' 'src_20_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%src_19_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_19_val" [src/IDCT8.cpp:163]   --->   Operation 26 'read' 'src_19_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%src_18_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_18_val" [src/IDCT8.cpp:163]   --->   Operation 27 'read' 'src_18_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%src_17_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_17_val" [src/IDCT8.cpp:163]   --->   Operation 28 'read' 'src_17_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%src_16_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_16_val" [src/IDCT8.cpp:163]   --->   Operation 29 'read' 'src_16_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%src_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_15_val" [src/IDCT8.cpp:163]   --->   Operation 30 'read' 'src_15_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%src_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_14_val" [src/IDCT8.cpp:163]   --->   Operation 31 'read' 'src_14_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%src_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_13_val" [src/IDCT8.cpp:163]   --->   Operation 32 'read' 'src_13_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%src_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_12_val" [src/IDCT8.cpp:163]   --->   Operation 33 'read' 'src_12_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%src_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_11_val" [src/IDCT8.cpp:163]   --->   Operation 34 'read' 'src_11_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%src_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_10_val" [src/IDCT8.cpp:163]   --->   Operation 35 'read' 'src_10_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%src_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_9_val" [src/IDCT8.cpp:163]   --->   Operation 36 'read' 'src_9_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%src_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_8_val" [src/IDCT8.cpp:163]   --->   Operation 37 'read' 'src_8_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%src_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_7_val" [src/IDCT8.cpp:163]   --->   Operation 38 'read' 'src_7_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%src_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_6_val" [src/IDCT8.cpp:163]   --->   Operation 39 'read' 'src_6_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%src_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_5_val" [src/IDCT8.cpp:163]   --->   Operation 40 'read' 'src_5_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%src_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_4_val" [src/IDCT8.cpp:163]   --->   Operation 41 'read' 'src_4_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%src_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_3_val" [src/IDCT8.cpp:163]   --->   Operation 42 'read' 'src_3_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%src_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_2_val" [src/IDCT8.cpp:163]   --->   Operation 43 'read' 'src_2_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%src_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_1_val" [src/IDCT8.cpp:163]   --->   Operation 44 'read' 'src_1_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%src_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_0_val" [src/IDCT8.cpp:163]   --->   Operation 45 'read' 'src_0_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.06ns)   --->   "%rndFactor = lshr i32 1, i32 %sub_ln70" [src/IDCT8.cpp:70->src/IDCT8.cpp:165]   --->   Operation 46 'lshr' 'rndFactor' <Predicate = (tmp)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.06ns)   --->   "%rndFactor_3 = shl i32 1, i32 %trunc_ln70" [src/IDCT8.cpp:70->src/IDCT8.cpp:165]   --->   Operation 47 'shl' 'rndFactor_3' <Predicate = (!tmp)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.41ns)   --->   "%rndFactor_4 = select i1 %tmp, i32 %rndFactor, i32 %rndFactor_3" [src/IDCT8.cpp:70->src/IDCT8.cpp:165]   --->   Operation 48 'select' 'rndFactor_4' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.85ns)   --->   "%cutoff = sub i32 32, i32 %skipLine2_read" [src/IDCT8.cpp:71->src/IDCT8.cpp:165]   --->   Operation 49 'sub' 'cutoff' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.85ns)   --->   "%sub_i_i_i_i = sub i32 0, i32 %shift_read" [src/IDCT8.cpp:163]   --->   Operation 50 'sub' 'sub_i_i_i_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %cutoff, i32 1, i32 31" [src/IDCT8.cpp:71->src/IDCT8.cpp:165]   --->   Operation 51 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %cutoff, i32 2, i32 31" [src/IDCT8.cpp:71->src/IDCT8.cpp:165]   --->   Operation 52 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %cutoff, i32 3, i32 31" [src/IDCT8.cpp:71->src/IDCT8.cpp:165]   --->   Operation 53 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %cutoff, i32 4, i32 31" [src/IDCT8.cpp:71->src/IDCT8.cpp:165]   --->   Operation 54 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %cutoff, i32 5, i32 31" [src/IDCT8.cpp:71->src/IDCT8.cpp:165]   --->   Operation 55 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (0.69ns)   --->   "%call_ln163 = call void @IDCT8B32_Pipeline_VITIS_LOOP_73_1, i32 %dst_0, i32 %dst_31, i32 %dst_30, i32 %dst_29, i32 %dst_28, i32 %dst_27, i32 %dst_26, i32 %dst_25, i32 %dst_24, i32 %dst_23, i32 %dst_22, i32 %dst_21, i32 %dst_20, i32 %dst_19, i32 %dst_18, i32 %dst_17, i32 %dst_16, i32 %dst_15, i32 %dst_14, i32 %dst_13, i32 %dst_12, i32 %dst_11, i32 %dst_10, i32 %dst_9, i32 %dst_8, i32 %dst_7, i32 %dst_6, i32 %dst_5, i32 %dst_4, i32 %dst_3, i32 %dst_2, i32 %dst_1, i32 %src_0_val_read, i32 %src_1_val_read, i32 %src_2_val_read, i32 %src_3_val_read, i32 %src_4_val_read, i32 %src_5_val_read, i32 %src_6_val_read, i32 %src_7_val_read, i32 %src_8_val_read, i32 %src_9_val_read, i32 %src_10_val_read, i32 %src_11_val_read, i32 %src_12_val_read, i32 %src_13_val_read, i32 %src_14_val_read, i32 %src_15_val_read, i32 %src_16_val_read, i32 %src_17_val_read, i32 %src_18_val_read, i32 %src_19_val_read, i32 %src_20_val_read, i32 %src_21_val_read, i32 %src_22_val_read, i32 %src_23_val_read, i32 %src_24_val_read, i32 %src_25_val_read, i32 %src_26_val_read, i32 %src_27_val_read, i32 %src_28_val_read, i32 %src_29_val_read, i32 %src_30_val_read, i32 %src_31_val_read, i32 %rndFactor_4, i32 %sub_i_i_i_i, i32 %shift_read, i1 %tmp_13, i32 %oMin_read, i32 %oMax_read, i27 %tmp_18, i32 %cutoff, i28 %tmp_17, i29 %tmp_16, i30 %tmp_15, i31 %tmp_14, i7 %p_ZL8idct8_32_0, i8 %p_ZL8idct8_32_1, i8 %p_ZL8idct8_32_2, i8 %p_ZL8idct8_32_3, i8 %p_ZL8idct8_32_4, i8 %p_ZL8idct8_32_5, i8 %p_ZL8idct8_32_6, i8 %p_ZL8idct8_32_7, i8 %p_ZL8idct8_32_8, i8 %p_ZL8idct8_32_9, i8 %p_ZL8idct8_32_10, i8 %p_ZL8idct8_32_11, i8 %p_ZL8idct8_32_12, i8 %p_ZL8idct8_32_13, i8 %p_ZL8idct8_32_14, i8 %p_ZL8idct8_32_15, i8 %p_ZL8idct8_32_16, i8 %p_ZL8idct8_32_17, i8 %p_ZL8idct8_32_18, i8 %p_ZL8idct8_32_19, i8 %p_ZL8idct8_32_20, i8 %p_ZL8idct8_32_21, i8 %p_ZL8idct8_32_22, i8 %p_ZL8idct8_32_23, i8 %p_ZL8idct8_32_24, i8 %p_ZL8idct8_32_25, i8 %p_ZL8idct8_32_26, i8 %p_ZL8idct8_32_27, i8 %p_ZL8idct8_32_28, i8 %p_ZL8idct8_32_29, i8 %p_ZL8idct8_32_30, i8 %p_ZL8idct8_32_31" [src/IDCT8.cpp:163]   --->   Operation 56 'call' 'call_ln163' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 57 [1/2] (1.08ns)   --->   "%call_ln163 = call void @IDCT8B32_Pipeline_VITIS_LOOP_73_1, i32 %dst_0, i32 %dst_31, i32 %dst_30, i32 %dst_29, i32 %dst_28, i32 %dst_27, i32 %dst_26, i32 %dst_25, i32 %dst_24, i32 %dst_23, i32 %dst_22, i32 %dst_21, i32 %dst_20, i32 %dst_19, i32 %dst_18, i32 %dst_17, i32 %dst_16, i32 %dst_15, i32 %dst_14, i32 %dst_13, i32 %dst_12, i32 %dst_11, i32 %dst_10, i32 %dst_9, i32 %dst_8, i32 %dst_7, i32 %dst_6, i32 %dst_5, i32 %dst_4, i32 %dst_3, i32 %dst_2, i32 %dst_1, i32 %src_0_val_read, i32 %src_1_val_read, i32 %src_2_val_read, i32 %src_3_val_read, i32 %src_4_val_read, i32 %src_5_val_read, i32 %src_6_val_read, i32 %src_7_val_read, i32 %src_8_val_read, i32 %src_9_val_read, i32 %src_10_val_read, i32 %src_11_val_read, i32 %src_12_val_read, i32 %src_13_val_read, i32 %src_14_val_read, i32 %src_15_val_read, i32 %src_16_val_read, i32 %src_17_val_read, i32 %src_18_val_read, i32 %src_19_val_read, i32 %src_20_val_read, i32 %src_21_val_read, i32 %src_22_val_read, i32 %src_23_val_read, i32 %src_24_val_read, i32 %src_25_val_read, i32 %src_26_val_read, i32 %src_27_val_read, i32 %src_28_val_read, i32 %src_29_val_read, i32 %src_30_val_read, i32 %src_31_val_read, i32 %rndFactor_4, i32 %sub_i_i_i_i, i32 %shift_read, i1 %tmp_13, i32 %oMin_read, i32 %oMax_read, i27 %tmp_18, i32 %cutoff, i28 %tmp_17, i29 %tmp_16, i30 %tmp_15, i31 %tmp_14, i7 %p_ZL8idct8_32_0, i8 %p_ZL8idct8_32_1, i8 %p_ZL8idct8_32_2, i8 %p_ZL8idct8_32_3, i8 %p_ZL8idct8_32_4, i8 %p_ZL8idct8_32_5, i8 %p_ZL8idct8_32_6, i8 %p_ZL8idct8_32_7, i8 %p_ZL8idct8_32_8, i8 %p_ZL8idct8_32_9, i8 %p_ZL8idct8_32_10, i8 %p_ZL8idct8_32_11, i8 %p_ZL8idct8_32_12, i8 %p_ZL8idct8_32_13, i8 %p_ZL8idct8_32_14, i8 %p_ZL8idct8_32_15, i8 %p_ZL8idct8_32_16, i8 %p_ZL8idct8_32_17, i8 %p_ZL8idct8_32_18, i8 %p_ZL8idct8_32_19, i8 %p_ZL8idct8_32_20, i8 %p_ZL8idct8_32_21, i8 %p_ZL8idct8_32_22, i8 %p_ZL8idct8_32_23, i8 %p_ZL8idct8_32_24, i8 %p_ZL8idct8_32_25, i8 %p_ZL8idct8_32_26, i8 %p_ZL8idct8_32_27, i8 %p_ZL8idct8_32_28, i8 %p_ZL8idct8_32_29, i8 %p_ZL8idct8_32_30, i8 %p_ZL8idct8_32_31" [src/IDCT8.cpp:163]   --->   Operation 57 'call' 'call_ln163' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln242 = ret" [src/IDCT8.cpp:242]   --->   Operation 58 'ret' 'ret_ln242' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_8_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_9_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_10_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_11_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_12_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_13_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_14_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_15_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_16_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_17_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_18_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_19_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_20_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_21_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_22_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_23_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_24_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_25_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_26_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_27_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_28_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_29_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_30_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_31_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dst_31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ skipLine2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oMin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ oMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZL8idct8_32_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZL8idct8_32_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shift_read      (read      ) [ 0011]
sext_ln70       (sext      ) [ 0000]
add_ln70        (add       ) [ 0000]
tmp             (bitselect ) [ 0010]
trunc_ln70      (trunc     ) [ 0010]
sub_ln70        (sub       ) [ 0010]
tmp_13          (bitselect ) [ 0011]
oMax_read       (read      ) [ 0001]
oMin_read       (read      ) [ 0001]
skipLine2_read  (read      ) [ 0000]
src_31_val_read (read      ) [ 0001]
src_30_val_read (read      ) [ 0001]
src_29_val_read (read      ) [ 0001]
src_28_val_read (read      ) [ 0001]
src_27_val_read (read      ) [ 0001]
src_26_val_read (read      ) [ 0001]
src_25_val_read (read      ) [ 0001]
src_24_val_read (read      ) [ 0001]
src_23_val_read (read      ) [ 0001]
src_22_val_read (read      ) [ 0001]
src_21_val_read (read      ) [ 0001]
src_20_val_read (read      ) [ 0001]
src_19_val_read (read      ) [ 0001]
src_18_val_read (read      ) [ 0001]
src_17_val_read (read      ) [ 0001]
src_16_val_read (read      ) [ 0001]
src_15_val_read (read      ) [ 0001]
src_14_val_read (read      ) [ 0001]
src_13_val_read (read      ) [ 0001]
src_12_val_read (read      ) [ 0001]
src_11_val_read (read      ) [ 0001]
src_10_val_read (read      ) [ 0001]
src_9_val_read  (read      ) [ 0001]
src_8_val_read  (read      ) [ 0001]
src_7_val_read  (read      ) [ 0001]
src_6_val_read  (read      ) [ 0001]
src_5_val_read  (read      ) [ 0001]
src_4_val_read  (read      ) [ 0001]
src_3_val_read  (read      ) [ 0001]
src_2_val_read  (read      ) [ 0001]
src_1_val_read  (read      ) [ 0001]
src_0_val_read  (read      ) [ 0001]
rndFactor       (lshr      ) [ 0000]
rndFactor_3     (shl       ) [ 0000]
rndFactor_4     (select    ) [ 0001]
cutoff          (sub       ) [ 0001]
sub_i_i_i_i     (sub       ) [ 0001]
tmp_14          (partselect) [ 0001]
tmp_15          (partselect) [ 0001]
tmp_16          (partselect) [ 0001]
tmp_17          (partselect) [ 0001]
tmp_18          (partselect) [ 0001]
call_ln163      (call      ) [ 0000]
ret_ln242       (ret       ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="src_8_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_8_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="src_9_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_9_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="src_10_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_10_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="src_11_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_11_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="src_12_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_12_val"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="src_13_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_13_val"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="src_14_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_14_val"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="src_15_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_15_val"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="src_16_val">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_16_val"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="src_17_val">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_17_val"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="src_18_val">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_18_val"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="src_19_val">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_19_val"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="src_20_val">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_20_val"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="src_21_val">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_21_val"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="src_22_val">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_22_val"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="src_23_val">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_23_val"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="src_24_val">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_24_val"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="src_25_val">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_25_val"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="src_26_val">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_26_val"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="src_27_val">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_27_val"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="src_28_val">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_28_val"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="src_29_val">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_29_val"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="src_30_val">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_30_val"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="src_31_val">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_31_val"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dst_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dst_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="dst_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="dst_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="dst_4">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="dst_5">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dst_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="dst_7">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="dst_8">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="dst_9">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="dst_10">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="dst_11">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_11"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="dst_12">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="dst_13">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_13"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="dst_14">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_14"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="dst_15">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_15"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="dst_16">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_16"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="dst_17">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_17"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="dst_18">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_18"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="dst_19">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_19"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="dst_20">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_20"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="dst_21">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_21"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="dst_22">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_22"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="dst_23">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_23"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="dst_24">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_24"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="dst_25">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_25"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="dst_26">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_26"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="dst_27">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_27"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="dst_28">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_28"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="dst_29">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_29"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="dst_30">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_30"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="dst_31">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_31"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="shift">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="skipLine2">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skipLine2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="oMin">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oMin"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="oMax">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oMax"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="p_ZL8idct8_32_0">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="p_ZL8idct8_32_1">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="p_ZL8idct8_32_2">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="p_ZL8idct8_32_3">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="p_ZL8idct8_32_4">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="p_ZL8idct8_32_5">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="p_ZL8idct8_32_6">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="p_ZL8idct8_32_7">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="p_ZL8idct8_32_8">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="p_ZL8idct8_32_9">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="p_ZL8idct8_32_10">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="p_ZL8idct8_32_11">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="p_ZL8idct8_32_12">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="p_ZL8idct8_32_13">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="p_ZL8idct8_32_14">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="p_ZL8idct8_32_15">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="p_ZL8idct8_32_16">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="p_ZL8idct8_32_17">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="p_ZL8idct8_32_18">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="p_ZL8idct8_32_19">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="p_ZL8idct8_32_20">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="p_ZL8idct8_32_21">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="p_ZL8idct8_32_22">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="p_ZL8idct8_32_23">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="p_ZL8idct8_32_24">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="p_ZL8idct8_32_25">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="p_ZL8idct8_32_26">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="p_ZL8idct8_32_27">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="p_ZL8idct8_32_28">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="p_ZL8idct8_32_29">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="p_ZL8idct8_32_30">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="p_ZL8idct8_32_31">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL8idct8_32_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDCT8B32_Pipeline_VITIS_LOOP_73_1"/></StgValue>
</bind>
</comp>

<comp id="236" class="1004" name="shift_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="oMax_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="oMax_read/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="oMin_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="oMin_read/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="skipLine2_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skipLine2_read/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="src_31_val_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_31_val_read/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="src_30_val_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_30_val_read/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="src_29_val_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_29_val_read/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="src_28_val_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_28_val_read/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="src_27_val_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_27_val_read/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="src_26_val_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_26_val_read/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="src_25_val_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_25_val_read/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="src_24_val_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_24_val_read/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="src_23_val_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_23_val_read/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="src_22_val_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_22_val_read/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="src_21_val_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_21_val_read/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="src_20_val_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_20_val_read/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="src_19_val_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_19_val_read/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="src_18_val_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_18_val_read/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="src_17_val_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_17_val_read/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="src_16_val_read_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_16_val_read/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="src_15_val_read_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_15_val_read/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="src_14_val_read_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_14_val_read/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="src_13_val_read_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_13_val_read/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="src_12_val_read_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_12_val_read/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="src_11_val_read_read_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_11_val_read/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="src_10_val_read_read_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_10_val_read/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="src_9_val_read_read_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_9_val_read/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="src_8_val_read_read_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_8_val_read/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="src_7_val_read_read_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_7_val_read/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="src_6_val_read_read_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_6_val_read/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="src_5_val_read_read_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_5_val_read/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="src_4_val_read_read_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_4_val_read/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="src_3_val_read_read_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_3_val_read/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="src_2_val_read_read_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_2_val_read/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="src_1_val_read_read_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_1_val_read/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="src_0_val_read_read_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_0_val_read/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="0" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="0"/>
<pin id="456" dir="0" index="3" bw="32" slack="0"/>
<pin id="457" dir="0" index="4" bw="32" slack="0"/>
<pin id="458" dir="0" index="5" bw="32" slack="0"/>
<pin id="459" dir="0" index="6" bw="32" slack="0"/>
<pin id="460" dir="0" index="7" bw="32" slack="0"/>
<pin id="461" dir="0" index="8" bw="32" slack="0"/>
<pin id="462" dir="0" index="9" bw="32" slack="0"/>
<pin id="463" dir="0" index="10" bw="32" slack="0"/>
<pin id="464" dir="0" index="11" bw="32" slack="0"/>
<pin id="465" dir="0" index="12" bw="32" slack="0"/>
<pin id="466" dir="0" index="13" bw="32" slack="0"/>
<pin id="467" dir="0" index="14" bw="32" slack="0"/>
<pin id="468" dir="0" index="15" bw="32" slack="0"/>
<pin id="469" dir="0" index="16" bw="32" slack="0"/>
<pin id="470" dir="0" index="17" bw="32" slack="0"/>
<pin id="471" dir="0" index="18" bw="32" slack="0"/>
<pin id="472" dir="0" index="19" bw="32" slack="0"/>
<pin id="473" dir="0" index="20" bw="32" slack="0"/>
<pin id="474" dir="0" index="21" bw="32" slack="0"/>
<pin id="475" dir="0" index="22" bw="32" slack="0"/>
<pin id="476" dir="0" index="23" bw="32" slack="0"/>
<pin id="477" dir="0" index="24" bw="32" slack="0"/>
<pin id="478" dir="0" index="25" bw="32" slack="0"/>
<pin id="479" dir="0" index="26" bw="32" slack="0"/>
<pin id="480" dir="0" index="27" bw="32" slack="0"/>
<pin id="481" dir="0" index="28" bw="32" slack="0"/>
<pin id="482" dir="0" index="29" bw="32" slack="0"/>
<pin id="483" dir="0" index="30" bw="32" slack="0"/>
<pin id="484" dir="0" index="31" bw="32" slack="0"/>
<pin id="485" dir="0" index="32" bw="32" slack="0"/>
<pin id="486" dir="0" index="33" bw="32" slack="0"/>
<pin id="487" dir="0" index="34" bw="32" slack="0"/>
<pin id="488" dir="0" index="35" bw="32" slack="0"/>
<pin id="489" dir="0" index="36" bw="32" slack="0"/>
<pin id="490" dir="0" index="37" bw="32" slack="0"/>
<pin id="491" dir="0" index="38" bw="32" slack="0"/>
<pin id="492" dir="0" index="39" bw="32" slack="0"/>
<pin id="493" dir="0" index="40" bw="32" slack="0"/>
<pin id="494" dir="0" index="41" bw="32" slack="0"/>
<pin id="495" dir="0" index="42" bw="32" slack="0"/>
<pin id="496" dir="0" index="43" bw="32" slack="0"/>
<pin id="497" dir="0" index="44" bw="32" slack="0"/>
<pin id="498" dir="0" index="45" bw="32" slack="0"/>
<pin id="499" dir="0" index="46" bw="32" slack="0"/>
<pin id="500" dir="0" index="47" bw="32" slack="0"/>
<pin id="501" dir="0" index="48" bw="32" slack="0"/>
<pin id="502" dir="0" index="49" bw="32" slack="0"/>
<pin id="503" dir="0" index="50" bw="32" slack="0"/>
<pin id="504" dir="0" index="51" bw="32" slack="0"/>
<pin id="505" dir="0" index="52" bw="32" slack="0"/>
<pin id="506" dir="0" index="53" bw="32" slack="0"/>
<pin id="507" dir="0" index="54" bw="32" slack="0"/>
<pin id="508" dir="0" index="55" bw="32" slack="0"/>
<pin id="509" dir="0" index="56" bw="32" slack="0"/>
<pin id="510" dir="0" index="57" bw="32" slack="0"/>
<pin id="511" dir="0" index="58" bw="32" slack="0"/>
<pin id="512" dir="0" index="59" bw="32" slack="0"/>
<pin id="513" dir="0" index="60" bw="32" slack="0"/>
<pin id="514" dir="0" index="61" bw="32" slack="0"/>
<pin id="515" dir="0" index="62" bw="32" slack="0"/>
<pin id="516" dir="0" index="63" bw="32" slack="0"/>
<pin id="517" dir="0" index="64" bw="32" slack="0"/>
<pin id="518" dir="0" index="65" bw="32" slack="0"/>
<pin id="519" dir="0" index="66" bw="32" slack="0"/>
<pin id="520" dir="0" index="67" bw="32" slack="1"/>
<pin id="521" dir="0" index="68" bw="1" slack="1"/>
<pin id="522" dir="0" index="69" bw="32" slack="0"/>
<pin id="523" dir="0" index="70" bw="32" slack="0"/>
<pin id="524" dir="0" index="71" bw="27" slack="0"/>
<pin id="525" dir="0" index="72" bw="32" slack="0"/>
<pin id="526" dir="0" index="73" bw="28" slack="0"/>
<pin id="527" dir="0" index="74" bw="29" slack="0"/>
<pin id="528" dir="0" index="75" bw="30" slack="0"/>
<pin id="529" dir="0" index="76" bw="31" slack="0"/>
<pin id="530" dir="0" index="77" bw="7" slack="0"/>
<pin id="531" dir="0" index="78" bw="8" slack="0"/>
<pin id="532" dir="0" index="79" bw="8" slack="0"/>
<pin id="533" dir="0" index="80" bw="8" slack="0"/>
<pin id="534" dir="0" index="81" bw="8" slack="0"/>
<pin id="535" dir="0" index="82" bw="8" slack="0"/>
<pin id="536" dir="0" index="83" bw="8" slack="0"/>
<pin id="537" dir="0" index="84" bw="8" slack="0"/>
<pin id="538" dir="0" index="85" bw="8" slack="0"/>
<pin id="539" dir="0" index="86" bw="8" slack="0"/>
<pin id="540" dir="0" index="87" bw="8" slack="0"/>
<pin id="541" dir="0" index="88" bw="8" slack="0"/>
<pin id="542" dir="0" index="89" bw="8" slack="0"/>
<pin id="543" dir="0" index="90" bw="8" slack="0"/>
<pin id="544" dir="0" index="91" bw="8" slack="0"/>
<pin id="545" dir="0" index="92" bw="8" slack="0"/>
<pin id="546" dir="0" index="93" bw="8" slack="0"/>
<pin id="547" dir="0" index="94" bw="8" slack="0"/>
<pin id="548" dir="0" index="95" bw="8" slack="0"/>
<pin id="549" dir="0" index="96" bw="8" slack="0"/>
<pin id="550" dir="0" index="97" bw="8" slack="0"/>
<pin id="551" dir="0" index="98" bw="8" slack="0"/>
<pin id="552" dir="0" index="99" bw="8" slack="0"/>
<pin id="553" dir="0" index="100" bw="8" slack="0"/>
<pin id="554" dir="0" index="101" bw="8" slack="0"/>
<pin id="555" dir="0" index="102" bw="8" slack="0"/>
<pin id="556" dir="0" index="103" bw="8" slack="0"/>
<pin id="557" dir="0" index="104" bw="8" slack="0"/>
<pin id="558" dir="0" index="105" bw="8" slack="0"/>
<pin id="559" dir="0" index="106" bw="8" slack="0"/>
<pin id="560" dir="0" index="107" bw="8" slack="0"/>
<pin id="561" dir="0" index="108" bw="8" slack="0"/>
<pin id="562" dir="1" index="109" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln163/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sext_ln70_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln70_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="33" slack="0"/>
<pin id="675" dir="0" index="2" bw="7" slack="0"/>
<pin id="676" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln70_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="33" slack="0"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sub_ln70_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln70/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_13_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="6" slack="0"/>
<pin id="694" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="rndFactor_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="1"/>
<pin id="701" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="rndFactor/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="rndFactor_3_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="1"/>
<pin id="706" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="rndFactor_3/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="rndFactor_4_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="0" index="2" bw="32" slack="0"/>
<pin id="712" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rndFactor_4/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="cutoff_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="7" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cutoff/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sub_i_i_i_i_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="1"/>
<pin id="726" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_14_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="31" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="0" index="3" bw="6" slack="0"/>
<pin id="734" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_15_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="30" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="0" index="2" bw="3" slack="0"/>
<pin id="744" dir="0" index="3" bw="6" slack="0"/>
<pin id="745" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_16_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="29" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="0"/>
<pin id="754" dir="0" index="2" bw="3" slack="0"/>
<pin id="755" dir="0" index="3" bw="6" slack="0"/>
<pin id="756" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_17_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="28" slack="0"/>
<pin id="764" dir="0" index="1" bw="32" slack="0"/>
<pin id="765" dir="0" index="2" bw="4" slack="0"/>
<pin id="766" dir="0" index="3" bw="6" slack="0"/>
<pin id="767" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_18_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="27" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="0" index="2" bw="4" slack="0"/>
<pin id="777" dir="0" index="3" bw="6" slack="0"/>
<pin id="778" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="784" class="1005" name="shift_read_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_read "/>
</bind>
</comp>

<comp id="790" class="1005" name="tmp_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="1"/>
<pin id="792" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="795" class="1005" name="trunc_ln70_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln70 "/>
</bind>
</comp>

<comp id="800" class="1005" name="sub_ln70_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln70 "/>
</bind>
</comp>

<comp id="805" class="1005" name="tmp_13_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="810" class="1005" name="oMax_read_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="1"/>
<pin id="812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="oMax_read "/>
</bind>
</comp>

<comp id="815" class="1005" name="oMin_read_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="oMin_read "/>
</bind>
</comp>

<comp id="820" class="1005" name="src_31_val_read_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_31_val_read "/>
</bind>
</comp>

<comp id="825" class="1005" name="src_30_val_read_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_30_val_read "/>
</bind>
</comp>

<comp id="830" class="1005" name="src_29_val_read_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_29_val_read "/>
</bind>
</comp>

<comp id="835" class="1005" name="src_28_val_read_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_28_val_read "/>
</bind>
</comp>

<comp id="840" class="1005" name="src_27_val_read_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_27_val_read "/>
</bind>
</comp>

<comp id="845" class="1005" name="src_26_val_read_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_26_val_read "/>
</bind>
</comp>

<comp id="850" class="1005" name="src_25_val_read_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_25_val_read "/>
</bind>
</comp>

<comp id="855" class="1005" name="src_24_val_read_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_24_val_read "/>
</bind>
</comp>

<comp id="860" class="1005" name="src_23_val_read_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="1"/>
<pin id="862" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_23_val_read "/>
</bind>
</comp>

<comp id="865" class="1005" name="src_22_val_read_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_22_val_read "/>
</bind>
</comp>

<comp id="870" class="1005" name="src_21_val_read_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="1"/>
<pin id="872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_21_val_read "/>
</bind>
</comp>

<comp id="875" class="1005" name="src_20_val_read_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_20_val_read "/>
</bind>
</comp>

<comp id="880" class="1005" name="src_19_val_read_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_19_val_read "/>
</bind>
</comp>

<comp id="885" class="1005" name="src_18_val_read_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_18_val_read "/>
</bind>
</comp>

<comp id="890" class="1005" name="src_17_val_read_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_17_val_read "/>
</bind>
</comp>

<comp id="895" class="1005" name="src_16_val_read_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="1"/>
<pin id="897" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_16_val_read "/>
</bind>
</comp>

<comp id="900" class="1005" name="src_15_val_read_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_15_val_read "/>
</bind>
</comp>

<comp id="905" class="1005" name="src_14_val_read_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_14_val_read "/>
</bind>
</comp>

<comp id="910" class="1005" name="src_13_val_read_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_13_val_read "/>
</bind>
</comp>

<comp id="915" class="1005" name="src_12_val_read_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="1"/>
<pin id="917" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_12_val_read "/>
</bind>
</comp>

<comp id="920" class="1005" name="src_11_val_read_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="1"/>
<pin id="922" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_11_val_read "/>
</bind>
</comp>

<comp id="925" class="1005" name="src_10_val_read_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="1"/>
<pin id="927" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_10_val_read "/>
</bind>
</comp>

<comp id="930" class="1005" name="src_9_val_read_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="1"/>
<pin id="932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_9_val_read "/>
</bind>
</comp>

<comp id="935" class="1005" name="src_8_val_read_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_8_val_read "/>
</bind>
</comp>

<comp id="940" class="1005" name="src_7_val_read_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_7_val_read "/>
</bind>
</comp>

<comp id="945" class="1005" name="src_6_val_read_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_6_val_read "/>
</bind>
</comp>

<comp id="950" class="1005" name="src_5_val_read_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_5_val_read "/>
</bind>
</comp>

<comp id="955" class="1005" name="src_4_val_read_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_4_val_read "/>
</bind>
</comp>

<comp id="960" class="1005" name="src_3_val_read_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="1"/>
<pin id="962" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_3_val_read "/>
</bind>
</comp>

<comp id="965" class="1005" name="src_2_val_read_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="1"/>
<pin id="967" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_2_val_read "/>
</bind>
</comp>

<comp id="970" class="1005" name="src_1_val_read_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="1"/>
<pin id="972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_1_val_read "/>
</bind>
</comp>

<comp id="975" class="1005" name="src_0_val_read_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_0_val_read "/>
</bind>
</comp>

<comp id="980" class="1005" name="rndFactor_4_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="1"/>
<pin id="982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rndFactor_4 "/>
</bind>
</comp>

<comp id="985" class="1005" name="cutoff_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cutoff "/>
</bind>
</comp>

<comp id="990" class="1005" name="sub_i_i_i_i_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="1"/>
<pin id="992" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i_i_i "/>
</bind>
</comp>

<comp id="995" class="1005" name="tmp_14_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="31" slack="1"/>
<pin id="997" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="tmp_15_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="30" slack="1"/>
<pin id="1002" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="tmp_16_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="29" slack="1"/>
<pin id="1007" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="tmp_17_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="28" slack="1"/>
<pin id="1012" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_18_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="27" slack="1"/>
<pin id="1017" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="240"><net_src comp="200" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="128" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="200" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="134" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="200" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="132" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="200" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="130" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="200" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="200" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="200" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="200" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="56" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="200" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="54" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="200" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="200" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="200" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="200" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="200" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="44" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="200" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="200" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="40" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="200" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="38" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="200" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="200" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="200" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="32" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="200" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="30" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="200" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="200" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="26" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="200" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="24" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="200" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="22" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="200" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="20" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="200" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="18" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="200" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="16" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="200" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="14" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="200" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="12" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="200" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="10" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="200" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="8" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="200" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="6" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="200" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="4" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="200" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="2" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="200" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="0" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="563"><net_src comp="234" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="564"><net_src comp="64" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="565"><net_src comp="126" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="566"><net_src comp="124" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="567"><net_src comp="122" pin="0"/><net_sink comp="452" pin=4"/></net>

<net id="568"><net_src comp="120" pin="0"/><net_sink comp="452" pin=5"/></net>

<net id="569"><net_src comp="118" pin="0"/><net_sink comp="452" pin=6"/></net>

<net id="570"><net_src comp="116" pin="0"/><net_sink comp="452" pin=7"/></net>

<net id="571"><net_src comp="114" pin="0"/><net_sink comp="452" pin=8"/></net>

<net id="572"><net_src comp="112" pin="0"/><net_sink comp="452" pin=9"/></net>

<net id="573"><net_src comp="110" pin="0"/><net_sink comp="452" pin=10"/></net>

<net id="574"><net_src comp="108" pin="0"/><net_sink comp="452" pin=11"/></net>

<net id="575"><net_src comp="106" pin="0"/><net_sink comp="452" pin=12"/></net>

<net id="576"><net_src comp="104" pin="0"/><net_sink comp="452" pin=13"/></net>

<net id="577"><net_src comp="102" pin="0"/><net_sink comp="452" pin=14"/></net>

<net id="578"><net_src comp="100" pin="0"/><net_sink comp="452" pin=15"/></net>

<net id="579"><net_src comp="98" pin="0"/><net_sink comp="452" pin=16"/></net>

<net id="580"><net_src comp="96" pin="0"/><net_sink comp="452" pin=17"/></net>

<net id="581"><net_src comp="94" pin="0"/><net_sink comp="452" pin=18"/></net>

<net id="582"><net_src comp="92" pin="0"/><net_sink comp="452" pin=19"/></net>

<net id="583"><net_src comp="90" pin="0"/><net_sink comp="452" pin=20"/></net>

<net id="584"><net_src comp="88" pin="0"/><net_sink comp="452" pin=21"/></net>

<net id="585"><net_src comp="86" pin="0"/><net_sink comp="452" pin=22"/></net>

<net id="586"><net_src comp="84" pin="0"/><net_sink comp="452" pin=23"/></net>

<net id="587"><net_src comp="82" pin="0"/><net_sink comp="452" pin=24"/></net>

<net id="588"><net_src comp="80" pin="0"/><net_sink comp="452" pin=25"/></net>

<net id="589"><net_src comp="78" pin="0"/><net_sink comp="452" pin=26"/></net>

<net id="590"><net_src comp="76" pin="0"/><net_sink comp="452" pin=27"/></net>

<net id="591"><net_src comp="74" pin="0"/><net_sink comp="452" pin=28"/></net>

<net id="592"><net_src comp="72" pin="0"/><net_sink comp="452" pin=29"/></net>

<net id="593"><net_src comp="70" pin="0"/><net_sink comp="452" pin=30"/></net>

<net id="594"><net_src comp="68" pin="0"/><net_sink comp="452" pin=31"/></net>

<net id="595"><net_src comp="66" pin="0"/><net_sink comp="452" pin=32"/></net>

<net id="596"><net_src comp="446" pin="2"/><net_sink comp="452" pin=33"/></net>

<net id="597"><net_src comp="440" pin="2"/><net_sink comp="452" pin=34"/></net>

<net id="598"><net_src comp="434" pin="2"/><net_sink comp="452" pin=35"/></net>

<net id="599"><net_src comp="428" pin="2"/><net_sink comp="452" pin=36"/></net>

<net id="600"><net_src comp="422" pin="2"/><net_sink comp="452" pin=37"/></net>

<net id="601"><net_src comp="416" pin="2"/><net_sink comp="452" pin=38"/></net>

<net id="602"><net_src comp="410" pin="2"/><net_sink comp="452" pin=39"/></net>

<net id="603"><net_src comp="404" pin="2"/><net_sink comp="452" pin=40"/></net>

<net id="604"><net_src comp="398" pin="2"/><net_sink comp="452" pin=41"/></net>

<net id="605"><net_src comp="392" pin="2"/><net_sink comp="452" pin=42"/></net>

<net id="606"><net_src comp="386" pin="2"/><net_sink comp="452" pin=43"/></net>

<net id="607"><net_src comp="380" pin="2"/><net_sink comp="452" pin=44"/></net>

<net id="608"><net_src comp="374" pin="2"/><net_sink comp="452" pin=45"/></net>

<net id="609"><net_src comp="368" pin="2"/><net_sink comp="452" pin=46"/></net>

<net id="610"><net_src comp="362" pin="2"/><net_sink comp="452" pin=47"/></net>

<net id="611"><net_src comp="356" pin="2"/><net_sink comp="452" pin=48"/></net>

<net id="612"><net_src comp="350" pin="2"/><net_sink comp="452" pin=49"/></net>

<net id="613"><net_src comp="344" pin="2"/><net_sink comp="452" pin=50"/></net>

<net id="614"><net_src comp="338" pin="2"/><net_sink comp="452" pin=51"/></net>

<net id="615"><net_src comp="332" pin="2"/><net_sink comp="452" pin=52"/></net>

<net id="616"><net_src comp="326" pin="2"/><net_sink comp="452" pin=53"/></net>

<net id="617"><net_src comp="320" pin="2"/><net_sink comp="452" pin=54"/></net>

<net id="618"><net_src comp="314" pin="2"/><net_sink comp="452" pin=55"/></net>

<net id="619"><net_src comp="308" pin="2"/><net_sink comp="452" pin=56"/></net>

<net id="620"><net_src comp="302" pin="2"/><net_sink comp="452" pin=57"/></net>

<net id="621"><net_src comp="296" pin="2"/><net_sink comp="452" pin=58"/></net>

<net id="622"><net_src comp="290" pin="2"/><net_sink comp="452" pin=59"/></net>

<net id="623"><net_src comp="284" pin="2"/><net_sink comp="452" pin=60"/></net>

<net id="624"><net_src comp="278" pin="2"/><net_sink comp="452" pin=61"/></net>

<net id="625"><net_src comp="272" pin="2"/><net_sink comp="452" pin=62"/></net>

<net id="626"><net_src comp="266" pin="2"/><net_sink comp="452" pin=63"/></net>

<net id="627"><net_src comp="260" pin="2"/><net_sink comp="452" pin=64"/></net>

<net id="628"><net_src comp="248" pin="2"/><net_sink comp="452" pin=69"/></net>

<net id="629"><net_src comp="242" pin="2"/><net_sink comp="452" pin=70"/></net>

<net id="630"><net_src comp="136" pin="0"/><net_sink comp="452" pin=77"/></net>

<net id="631"><net_src comp="138" pin="0"/><net_sink comp="452" pin=78"/></net>

<net id="632"><net_src comp="140" pin="0"/><net_sink comp="452" pin=79"/></net>

<net id="633"><net_src comp="142" pin="0"/><net_sink comp="452" pin=80"/></net>

<net id="634"><net_src comp="144" pin="0"/><net_sink comp="452" pin=81"/></net>

<net id="635"><net_src comp="146" pin="0"/><net_sink comp="452" pin=82"/></net>

<net id="636"><net_src comp="148" pin="0"/><net_sink comp="452" pin=83"/></net>

<net id="637"><net_src comp="150" pin="0"/><net_sink comp="452" pin=84"/></net>

<net id="638"><net_src comp="152" pin="0"/><net_sink comp="452" pin=85"/></net>

<net id="639"><net_src comp="154" pin="0"/><net_sink comp="452" pin=86"/></net>

<net id="640"><net_src comp="156" pin="0"/><net_sink comp="452" pin=87"/></net>

<net id="641"><net_src comp="158" pin="0"/><net_sink comp="452" pin=88"/></net>

<net id="642"><net_src comp="160" pin="0"/><net_sink comp="452" pin=89"/></net>

<net id="643"><net_src comp="162" pin="0"/><net_sink comp="452" pin=90"/></net>

<net id="644"><net_src comp="164" pin="0"/><net_sink comp="452" pin=91"/></net>

<net id="645"><net_src comp="166" pin="0"/><net_sink comp="452" pin=92"/></net>

<net id="646"><net_src comp="168" pin="0"/><net_sink comp="452" pin=93"/></net>

<net id="647"><net_src comp="170" pin="0"/><net_sink comp="452" pin=94"/></net>

<net id="648"><net_src comp="172" pin="0"/><net_sink comp="452" pin=95"/></net>

<net id="649"><net_src comp="174" pin="0"/><net_sink comp="452" pin=96"/></net>

<net id="650"><net_src comp="176" pin="0"/><net_sink comp="452" pin=97"/></net>

<net id="651"><net_src comp="178" pin="0"/><net_sink comp="452" pin=98"/></net>

<net id="652"><net_src comp="180" pin="0"/><net_sink comp="452" pin=99"/></net>

<net id="653"><net_src comp="182" pin="0"/><net_sink comp="452" pin=100"/></net>

<net id="654"><net_src comp="184" pin="0"/><net_sink comp="452" pin=101"/></net>

<net id="655"><net_src comp="186" pin="0"/><net_sink comp="452" pin=102"/></net>

<net id="656"><net_src comp="188" pin="0"/><net_sink comp="452" pin=103"/></net>

<net id="657"><net_src comp="190" pin="0"/><net_sink comp="452" pin=104"/></net>

<net id="658"><net_src comp="192" pin="0"/><net_sink comp="452" pin=105"/></net>

<net id="659"><net_src comp="194" pin="0"/><net_sink comp="452" pin=106"/></net>

<net id="660"><net_src comp="196" pin="0"/><net_sink comp="452" pin=107"/></net>

<net id="661"><net_src comp="198" pin="0"/><net_sink comp="452" pin=108"/></net>

<net id="665"><net_src comp="236" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="662" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="202" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="204" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="666" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="206" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="666" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="208" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="695"><net_src comp="210" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="236" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="212" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="702"><net_src comp="214" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="214" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="713"><net_src comp="698" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="714"><net_src comp="703" pin="2"/><net_sink comp="708" pin=2"/></net>

<net id="715"><net_src comp="708" pin="3"/><net_sink comp="452" pin=65"/></net>

<net id="720"><net_src comp="206" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="254" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="722"><net_src comp="716" pin="2"/><net_sink comp="452" pin=72"/></net>

<net id="727"><net_src comp="208" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="723" pin="2"/><net_sink comp="452" pin=66"/></net>

<net id="735"><net_src comp="216" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="716" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="737"><net_src comp="214" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="738"><net_src comp="212" pin="0"/><net_sink comp="729" pin=3"/></net>

<net id="739"><net_src comp="729" pin="4"/><net_sink comp="452" pin=76"/></net>

<net id="746"><net_src comp="218" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="716" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="220" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="749"><net_src comp="212" pin="0"/><net_sink comp="740" pin=3"/></net>

<net id="750"><net_src comp="740" pin="4"/><net_sink comp="452" pin=75"/></net>

<net id="757"><net_src comp="222" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="716" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="224" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="760"><net_src comp="212" pin="0"/><net_sink comp="751" pin=3"/></net>

<net id="761"><net_src comp="751" pin="4"/><net_sink comp="452" pin=74"/></net>

<net id="768"><net_src comp="226" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="716" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="228" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="212" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="772"><net_src comp="762" pin="4"/><net_sink comp="452" pin=73"/></net>

<net id="779"><net_src comp="230" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="716" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="781"><net_src comp="232" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="782"><net_src comp="212" pin="0"/><net_sink comp="773" pin=3"/></net>

<net id="783"><net_src comp="773" pin="4"/><net_sink comp="452" pin=71"/></net>

<net id="787"><net_src comp="236" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="452" pin=67"/></net>

<net id="793"><net_src comp="672" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="798"><net_src comp="680" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="803"><net_src comp="684" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="808"><net_src comp="690" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="452" pin=68"/></net>

<net id="813"><net_src comp="242" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="452" pin=70"/></net>

<net id="818"><net_src comp="248" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="452" pin=69"/></net>

<net id="823"><net_src comp="260" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="452" pin=64"/></net>

<net id="828"><net_src comp="266" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="452" pin=63"/></net>

<net id="833"><net_src comp="272" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="452" pin=62"/></net>

<net id="838"><net_src comp="278" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="452" pin=61"/></net>

<net id="843"><net_src comp="284" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="452" pin=60"/></net>

<net id="848"><net_src comp="290" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="452" pin=59"/></net>

<net id="853"><net_src comp="296" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="452" pin=58"/></net>

<net id="858"><net_src comp="302" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="452" pin=57"/></net>

<net id="863"><net_src comp="308" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="452" pin=56"/></net>

<net id="868"><net_src comp="314" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="452" pin=55"/></net>

<net id="873"><net_src comp="320" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="452" pin=54"/></net>

<net id="878"><net_src comp="326" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="452" pin=53"/></net>

<net id="883"><net_src comp="332" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="452" pin=52"/></net>

<net id="888"><net_src comp="338" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="452" pin=51"/></net>

<net id="893"><net_src comp="344" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="452" pin=50"/></net>

<net id="898"><net_src comp="350" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="452" pin=49"/></net>

<net id="903"><net_src comp="356" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="452" pin=48"/></net>

<net id="908"><net_src comp="362" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="452" pin=47"/></net>

<net id="913"><net_src comp="368" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="452" pin=46"/></net>

<net id="918"><net_src comp="374" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="452" pin=45"/></net>

<net id="923"><net_src comp="380" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="452" pin=44"/></net>

<net id="928"><net_src comp="386" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="452" pin=43"/></net>

<net id="933"><net_src comp="392" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="452" pin=42"/></net>

<net id="938"><net_src comp="398" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="452" pin=41"/></net>

<net id="943"><net_src comp="404" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="452" pin=40"/></net>

<net id="948"><net_src comp="410" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="452" pin=39"/></net>

<net id="953"><net_src comp="416" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="452" pin=38"/></net>

<net id="958"><net_src comp="422" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="452" pin=37"/></net>

<net id="963"><net_src comp="428" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="452" pin=36"/></net>

<net id="968"><net_src comp="434" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="452" pin=35"/></net>

<net id="973"><net_src comp="440" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="452" pin=34"/></net>

<net id="978"><net_src comp="446" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="452" pin=33"/></net>

<net id="983"><net_src comp="708" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="452" pin=65"/></net>

<net id="988"><net_src comp="716" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="452" pin=72"/></net>

<net id="993"><net_src comp="723" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="452" pin=66"/></net>

<net id="998"><net_src comp="729" pin="4"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="452" pin=76"/></net>

<net id="1003"><net_src comp="740" pin="4"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="452" pin=75"/></net>

<net id="1008"><net_src comp="751" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="452" pin=74"/></net>

<net id="1013"><net_src comp="762" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="452" pin=73"/></net>

<net id="1018"><net_src comp="773" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="452" pin=71"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_0 | {2 3 }
	Port: dst_1 | {2 3 }
	Port: dst_2 | {2 3 }
	Port: dst_3 | {2 3 }
	Port: dst_4 | {2 3 }
	Port: dst_5 | {2 3 }
	Port: dst_6 | {2 3 }
	Port: dst_7 | {2 3 }
	Port: dst_8 | {2 3 }
	Port: dst_9 | {2 3 }
	Port: dst_10 | {2 3 }
	Port: dst_11 | {2 3 }
	Port: dst_12 | {2 3 }
	Port: dst_13 | {2 3 }
	Port: dst_14 | {2 3 }
	Port: dst_15 | {2 3 }
	Port: dst_16 | {2 3 }
	Port: dst_17 | {2 3 }
	Port: dst_18 | {2 3 }
	Port: dst_19 | {2 3 }
	Port: dst_20 | {2 3 }
	Port: dst_21 | {2 3 }
	Port: dst_22 | {2 3 }
	Port: dst_23 | {2 3 }
	Port: dst_24 | {2 3 }
	Port: dst_25 | {2 3 }
	Port: dst_26 | {2 3 }
	Port: dst_27 | {2 3 }
	Port: dst_28 | {2 3 }
	Port: dst_29 | {2 3 }
	Port: dst_30 | {2 3 }
	Port: dst_31 | {2 3 }
 - Input state : 
	Port: IDCT8B32 : src_0_val | {2 }
	Port: IDCT8B32 : src_1_val | {2 }
	Port: IDCT8B32 : src_2_val | {2 }
	Port: IDCT8B32 : src_3_val | {2 }
	Port: IDCT8B32 : src_4_val | {2 }
	Port: IDCT8B32 : src_5_val | {2 }
	Port: IDCT8B32 : src_6_val | {2 }
	Port: IDCT8B32 : src_7_val | {2 }
	Port: IDCT8B32 : src_8_val | {2 }
	Port: IDCT8B32 : src_9_val | {2 }
	Port: IDCT8B32 : src_10_val | {2 }
	Port: IDCT8B32 : src_11_val | {2 }
	Port: IDCT8B32 : src_12_val | {2 }
	Port: IDCT8B32 : src_13_val | {2 }
	Port: IDCT8B32 : src_14_val | {2 }
	Port: IDCT8B32 : src_15_val | {2 }
	Port: IDCT8B32 : src_16_val | {2 }
	Port: IDCT8B32 : src_17_val | {2 }
	Port: IDCT8B32 : src_18_val | {2 }
	Port: IDCT8B32 : src_19_val | {2 }
	Port: IDCT8B32 : src_20_val | {2 }
	Port: IDCT8B32 : src_21_val | {2 }
	Port: IDCT8B32 : src_22_val | {2 }
	Port: IDCT8B32 : src_23_val | {2 }
	Port: IDCT8B32 : src_24_val | {2 }
	Port: IDCT8B32 : src_25_val | {2 }
	Port: IDCT8B32 : src_26_val | {2 }
	Port: IDCT8B32 : src_27_val | {2 }
	Port: IDCT8B32 : src_28_val | {2 }
	Port: IDCT8B32 : src_29_val | {2 }
	Port: IDCT8B32 : src_30_val | {2 }
	Port: IDCT8B32 : src_31_val | {2 }
	Port: IDCT8B32 : shift | {1 }
	Port: IDCT8B32 : skipLine2 | {2 }
	Port: IDCT8B32 : oMin | {2 }
	Port: IDCT8B32 : oMax | {2 }
	Port: IDCT8B32 : p_ZL8idct8_32_0 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_1 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_2 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_3 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_4 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_5 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_6 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_7 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_8 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_9 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_10 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_11 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_12 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_13 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_14 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_15 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_16 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_17 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_18 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_19 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_20 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_21 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_22 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_23 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_24 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_25 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_26 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_27 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_28 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_29 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_30 | {2 3 }
	Port: IDCT8B32 : p_ZL8idct8_32_31 | {2 3 }
  - Chain level:
	State 1
		add_ln70 : 1
		tmp : 2
		trunc_ln70 : 2
		sub_ln70 : 3
	State 2
		rndFactor_4 : 1
		tmp_14 : 1
		tmp_15 : 1
		tmp_16 : 1
		tmp_17 : 1
		tmp_18 : 1
		call_ln163 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |    64   |  23.04  |   4297  |   3271  |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                sub_ln70_fu_684               |    0    |    0    |    0    |    32   |
|    sub   |                 cutoff_fu_716                |    0    |    0    |    0    |    32   |
|          |              sub_i_i_i_i_fu_723              |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   lshr   |               rndFactor_fu_698               |    0    |    0    |    0    |    86   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    shl   |              rndFactor_3_fu_703              |    0    |    0    |    0    |    86   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    add   |                add_ln70_fu_666               |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|  select  |              rndFactor_4_fu_708              |    0    |    0    |    0    |    29   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |            shift_read_read_fu_236            |    0    |    0    |    0    |    0    |
|          |             oMax_read_read_fu_242            |    0    |    0    |    0    |    0    |
|          |             oMin_read_read_fu_248            |    0    |    0    |    0    |    0    |
|          |          skipLine2_read_read_fu_254          |    0    |    0    |    0    |    0    |
|          |          src_31_val_read_read_fu_260         |    0    |    0    |    0    |    0    |
|          |          src_30_val_read_read_fu_266         |    0    |    0    |    0    |    0    |
|          |          src_29_val_read_read_fu_272         |    0    |    0    |    0    |    0    |
|          |          src_28_val_read_read_fu_278         |    0    |    0    |    0    |    0    |
|          |          src_27_val_read_read_fu_284         |    0    |    0    |    0    |    0    |
|          |          src_26_val_read_read_fu_290         |    0    |    0    |    0    |    0    |
|          |          src_25_val_read_read_fu_296         |    0    |    0    |    0    |    0    |
|          |          src_24_val_read_read_fu_302         |    0    |    0    |    0    |    0    |
|          |          src_23_val_read_read_fu_308         |    0    |    0    |    0    |    0    |
|          |          src_22_val_read_read_fu_314         |    0    |    0    |    0    |    0    |
|          |          src_21_val_read_read_fu_320         |    0    |    0    |    0    |    0    |
|          |          src_20_val_read_read_fu_326         |    0    |    0    |    0    |    0    |
|          |          src_19_val_read_read_fu_332         |    0    |    0    |    0    |    0    |
|   read   |          src_18_val_read_read_fu_338         |    0    |    0    |    0    |    0    |
|          |          src_17_val_read_read_fu_344         |    0    |    0    |    0    |    0    |
|          |          src_16_val_read_read_fu_350         |    0    |    0    |    0    |    0    |
|          |          src_15_val_read_read_fu_356         |    0    |    0    |    0    |    0    |
|          |          src_14_val_read_read_fu_362         |    0    |    0    |    0    |    0    |
|          |          src_13_val_read_read_fu_368         |    0    |    0    |    0    |    0    |
|          |          src_12_val_read_read_fu_374         |    0    |    0    |    0    |    0    |
|          |          src_11_val_read_read_fu_380         |    0    |    0    |    0    |    0    |
|          |          src_10_val_read_read_fu_386         |    0    |    0    |    0    |    0    |
|          |          src_9_val_read_read_fu_392          |    0    |    0    |    0    |    0    |
|          |          src_8_val_read_read_fu_398          |    0    |    0    |    0    |    0    |
|          |          src_7_val_read_read_fu_404          |    0    |    0    |    0    |    0    |
|          |          src_6_val_read_read_fu_410          |    0    |    0    |    0    |    0    |
|          |          src_5_val_read_read_fu_416          |    0    |    0    |    0    |    0    |
|          |          src_4_val_read_read_fu_422          |    0    |    0    |    0    |    0    |
|          |          src_3_val_read_read_fu_428          |    0    |    0    |    0    |    0    |
|          |          src_2_val_read_read_fu_434          |    0    |    0    |    0    |    0    |
|          |          src_1_val_read_read_fu_440          |    0    |    0    |    0    |    0    |
|          |          src_0_val_read_read_fu_446          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   sext   |               sext_ln70_fu_662               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
| bitselect|                  tmp_fu_672                  |    0    |    0    |    0    |    0    |
|          |                 tmp_13_fu_690                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln70_fu_680              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_14_fu_729                |    0    |    0    |    0    |    0    |
|          |                 tmp_15_fu_740                |    0    |    0    |    0    |    0    |
|partselect|                 tmp_16_fu_751                |    0    |    0    |    0    |    0    |
|          |                 tmp_17_fu_762                |    0    |    0    |    0    |    0    |
|          |                 tmp_18_fu_773                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    64   |  23.04  |   4297  |   3600  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     cutoff_reg_985    |   32   |
|   oMax_read_reg_810   |   32   |
|   oMin_read_reg_815   |   32   |
|  rndFactor_4_reg_980  |   32   |
|   shift_read_reg_784  |   32   |
| src_0_val_read_reg_975|   32   |
|src_10_val_read_reg_925|   32   |
|src_11_val_read_reg_920|   32   |
|src_12_val_read_reg_915|   32   |
|src_13_val_read_reg_910|   32   |
|src_14_val_read_reg_905|   32   |
|src_15_val_read_reg_900|   32   |
|src_16_val_read_reg_895|   32   |
|src_17_val_read_reg_890|   32   |
|src_18_val_read_reg_885|   32   |
|src_19_val_read_reg_880|   32   |
| src_1_val_read_reg_970|   32   |
|src_20_val_read_reg_875|   32   |
|src_21_val_read_reg_870|   32   |
|src_22_val_read_reg_865|   32   |
|src_23_val_read_reg_860|   32   |
|src_24_val_read_reg_855|   32   |
|src_25_val_read_reg_850|   32   |
|src_26_val_read_reg_845|   32   |
|src_27_val_read_reg_840|   32   |
|src_28_val_read_reg_835|   32   |
|src_29_val_read_reg_830|   32   |
| src_2_val_read_reg_965|   32   |
|src_30_val_read_reg_825|   32   |
|src_31_val_read_reg_820|   32   |
| src_3_val_read_reg_960|   32   |
| src_4_val_read_reg_955|   32   |
| src_5_val_read_reg_950|   32   |
| src_6_val_read_reg_945|   32   |
| src_7_val_read_reg_940|   32   |
| src_8_val_read_reg_935|   32   |
| src_9_val_read_reg_930|   32   |
|  sub_i_i_i_i_reg_990  |   32   |
|    sub_ln70_reg_800   |   32   |
|     tmp_13_reg_805    |    1   |
|     tmp_14_reg_995    |   31   |
|    tmp_15_reg_1000    |   30   |
|    tmp_16_reg_1005    |   29   |
|    tmp_17_reg_1010    |   28   |
|    tmp_18_reg_1015    |   27   |
|      tmp_reg_790      |    1   |
|   trunc_ln70_reg_795  |   32   |
+-----------------------+--------+
|         Total         |  1427  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p33 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p34 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p35 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p36 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p37 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p38 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p39 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p40 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p41 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p42 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p43 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p44 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p45 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p46 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p47 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p48 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p49 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p50 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p51 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p52 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p53 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p54 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p55 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p56 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p57 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p58 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p59 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p60 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p61 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p62 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p63 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p64 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p65 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p66 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p69 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p70 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p71 |   2  |  27  |   54   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p72 |   2  |  32  |   64   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p73 |   2  |  28  |   56   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p74 |   2  |  29  |   58   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p75 |   2  |  30  |   60   ||    0    ||    32   |
| grp_IDCT8B32_Pipeline_VITIS_LOOP_73_1_fu_452 |  p76 |   2  |  31  |   62   ||    0    ||    32   |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Total                    |      |      |      |  2658  ||  17.682 ||    0    ||   1344  |
|----------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   64   |   23   |  4297  |  3600  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    0   |  1344  |
|  Register |    -   |    -   |  1427  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   64   |   40   |  5724  |  4944  |
+-----------+--------+--------+--------+--------+
