timestamp 1663525872
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use pmosLVTarray2 pmosLVTarray2_0 1 0 159940 0 1 -280
use pmosLVTarray1 pmosLVTarray1_0 0 1 13290 -1 0 764980
use nmosLVTarray nmosLVTarray_0 0 1 13000 -1 0 449990
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pmosLVTarray1_0/VSUBS" "pmosLVTarray2_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pmosLVTarray2_0/VSUBS" "nmosLVTarray_0/a_21932_6232#"
merge "nmosLVTarray_0/a_21932_6232#" "VSUBS"
merge "nmosLVTarray_0/BarePadArray10x10_0/BarePadArray1x10_3/BarePadArray1x5_0/BarePadArray_0/m5_n6160_n26770#" "pmosLVTarray1_0/BarePadArray1x5_3/BarePadArray_4/m5_n6160_n26770#" -2719.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14000 0 0
merge "nmosLVTarray_0/BarePadArray10x10_0/BarePadArray1x10_7/BarePadArray1x5_0/BarePadArray_0/m5_n6160_n26770#" "pmosLVTarray1_0/BarePadArray1x5_7/BarePadArray_4/m5_n6160_n26770#" -1631.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8400 0 0
merge "nmosLVTarray_0/BarePadArray10x10_0/BarePadArray1x10_2/BarePadArray1x5_0/BarePadArray_0/m5_n6160_n26770#" "pmosLVTarray1_0/BarePadArray1x5_2/BarePadArray_4/m5_n6160_n26770#" -2175.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11200 0 0
merge "nmosLVTarray_0/BarePadArray10x10_0/BarePadArray1x10_6/BarePadArray1x5_0/BarePadArray_0/m5_n6160_n26770#" "pmosLVTarray1_0/BarePadArray1x5_6/BarePadArray_4/m5_n6160_n26770#" -1631.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8400 0 0
merge "nmosLVTarray_0/BarePadArray10x10_0/BarePadArray1x10_4/BarePadArray1x5_0/BarePadArray_0/m5_n6160_n26770#" "pmosLVTarray1_0/BarePadArray1x5_4/BarePadArray_4/m5_n6160_n26770#" -2175.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11200 0 0
merge "nmosLVTarray_0/BarePadArray10x10_0/BarePadArray1x10_9/BarePadArray1x5_0/BarePadArray_0/m5_n6160_n26770#" "pmosLVTarray1_0/BarePadArray1x5_9/BarePadArray_4/m5_n6160_n26770#" -1398.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7200 0 0
merge "nmosLVTarray_0/BarePadArray10x10_0/BarePadArray1x10_1/BarePadArray1x5_0/BarePadArray_0/m5_n6160_n26770#" "pmosLVTarray1_0/BarePadArray1x5_1/BarePadArray_4/m5_n6160_n26770#" -1631.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8400 0 0
merge "nmosLVTarray_0/BarePadArray10x10_0/BarePadArray1x10_5/BarePadArray1x5_0/BarePadArray_0/m5_n6160_n26770#" "pmosLVTarray1_0/BarePadArray1x5_5/BarePadArray_4/m5_n6160_n26770#" -1631.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8400 0 0
merge "nmosLVTarray_0/BarePadArray10x10_0/BarePadArray1x10_0/BarePadArray1x5_0/BarePadArray_0/m5_n6160_n26770#" "pmosLVTarray1_0/BarePadArray1x5_0/BarePadArray_4/m5_n6160_n26770#" -2719.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14000 0 0
merge "nmosLVTarray_0/BarePadArray10x10_0/BarePadArray1x10_8/BarePadArray1x5_0/BarePadArray_0/m5_n6160_n26770#" "pmosLVTarray1_0/BarePadArray1x5_8/BarePadArray_4/m5_n6160_n26770#" -1631.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8400 0 0
