/afs/ece.cmu.edu/usr/jcnelson/Private/class/545/break-the-xilence/project/verilog/xillydemo.ngc 1416982508
../runonce/fifo_32x512.ngc 1416954634
../runonce/fifo_8x2048.ngc 1416954634
../system/implementation/system.ngc 1416954635
../system/implementation/system_xillybus_0_wrapper.ngc 1416954635
../system/implementation/system_xillybus_lite_0_wrapper.ngc 1416954635
../system/implementation/system_processing_system7_0_wrapper.ngc 1416954635
../system/implementation/system_xillyvga_0_wrapper.ngc 1416954635
../cores/xillyvga_core.ngc 1416954634
../runonce/vga_fifo.ngc 1416954634
../system/implementation/system_axi_interconnect_0_wrapper.ngc 1416954635
../system/implementation/system_axi4lite_0_wrapper.ngc 1416954635
../system/implementation/system_axi_interconnect_1_wrapper.ngc 1416954635
../cores/xillybus_core.ngc 1416954634
OK
