Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/alumno/Escritorio/niosII_hw_dev_filter/ --output-directory=/home/alumno/Escritorio/niosII_hw_dev_filter/first_nios2_system/ --report-file=bsf:/home/alumno/Escritorio/niosII_hw_dev_filter/first_nios2_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/alumno/Escritorio/niosII_hw_dev_filter/first_nios2_system.qsys
Progress: Loading niosII_hw_dev_filter/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding led_pio [altera_avalon_pio 12.1]
Progress: Parameterizing module led_pio
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding clocks [altera_up_clocks 12.0]
Progress: Parameterizing module clocks
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.onchip_mem: Memory will be initialized from onchip_mem.hex
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.timer: Interrupt sender timer.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/alumno/Escritorio/niosII_hw_dev_filter/ --output-directory=/home/alumno/Escritorio/niosII_hw_dev_filter/first_nios2_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/alumno/Escritorio/niosII_hw_dev_filter/first_nios2_system.sopcinfo --report-file=html:/home/alumno/Escritorio/niosII_hw_dev_filter/first_nios2_system.html --report-file=qip:/home/alumno/Escritorio/niosII_hw_dev_filter/first_nios2_system/synthesis/first_nios2_system.qip --report-file=cmp:/home/alumno/Escritorio/niosII_hw_dev_filter/first_nios2_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/alumno/Escritorio/niosII_hw_dev_filter/first_nios2_system.qsys
Progress: Loading niosII_hw_dev_filter/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding led_pio [altera_avalon_pio 12.1]
Progress: Parameterizing module led_pio
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding clocks [altera_up_clocks 12.0]
Progress: Parameterizing module clocks
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.onchip_mem: Memory will be initialized from onchip_mem.hex
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.timer: Interrupt sender timer.irq is not connected to an interrupt receiver
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 11 modules, 36 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 22 modules, 69 connections
Info: merlin_domain_transform: After transform: 43 modules, 178 connections
Info: merlin_router_transform: After transform: 54 modules, 211 connections
Info: merlin_traffic_limiter_transform: After transform: 56 modules, 219 connections
Info: merlin_burst_transform: After transform: 58 modules, 225 connections
Info: reset_adaptation_transform: After transform: 59 modules, 227 connections
Info: merlin_network_to_switch_transform: After transform: 80 modules, 275 connections
Info: merlin_width_transform: After transform: 84 modules, 287 connections
Info: limiter_update_transform: After transform: 84 modules, 289 connections
Info: merlin_interrupt_mapper_transform: After transform: 85 modules, 292 connections
Error: Generation stopped, 79 or more modules remaining
Info: first_nios2_system: Done first_nios2_system" with 33 modules, 1 files, 405152 bytes
Error: ip-generate failed with exit code 1: 1 Error, 1 Warning
Info: Stopping: Create HDL design files for synthesis
