vendor_name = ModelSim
source_file = 1, D:/Programming/CS3220-Project-4/src/SpecialMultiplexer2bit.v
source_file = 1, D:/Programming/CS3220-Project-4/src/PCRegister.v
source_file = 1, D:/Programming/CS3220-Project-4/src/JalCheck.v
source_file = 1, D:/Programming/CS3220-Project-4/src/TournamentPredictor.v
source_file = 1, D:/Programming/CS3220-Project-4/src/TestTournamentPredictor.v
source_file = 1, D:/Programming/CS3220-Project-4/src/TestPSharePredictor.v
source_file = 1, D:/Programming/CS3220-Project-4/src/GSharePredictor.v
source_file = 1, D:/Programming/CS3220-Project-4/src/PSharePredictor.v
source_file = 1, D:/Programming/CS3220-Project-4/src/TestGSharePredictor.v
source_file = 1, D:/Programming/CS3220-Project-4/src/Debouncer.v
source_file = 1, D:/Programming/CS3220-Project-4/src/Shiftbit.v
source_file = 1, D:/Programming/CS3220-Project-4/src/Adder.v
source_file = 1, D:/Programming/CS3220-Project-4/src/SCProcController.v
source_file = 1, D:/Programming/CS3220-Project-4/src/Multiplexer4bit.v
source_file = 1, D:/Programming/CS3220-Project-4/src/Alu.v
source_file = 1, D:/Programming/CS3220-Project-4/src/SignExtension.v
source_file = 1, D:/Programming/CS3220-Project-4/src/SevenSeg.v
source_file = 1, D:/Programming/CS3220-Project-4/src/Register.v
source_file = 1, D:/Programming/CS3220-Project-4/src/Project2.v
source_file = 1, D:/Programming/CS3220-Project-4/src/InstMemory.v
source_file = 1, D:/Programming/CS3220-Project-4/src/DataMemory.v
source_file = 1, D:/Programming/CS3220-Project-4/src/ClockDivider.v
source_file = 1, D:/Programming/CS3220-Project-4/src/Multiplexer2bit.v
source_file = 1, D:/Programming/CS3220-Project-4/src/RegisterFile.v
source_file = 1, D:/Programming/CS3220-Project-4/src/Decoder.v
source_file = 1, D:/Programming/CS3220-Project-4/src/IBUFF.v
source_file = 1, D:/Programming/CS3220-Project-4/src/DBUFF.v
source_file = 1, D:/Programming/CS3220-Project-4/src/EBUFF.v
source_file = 1, D:/Programming/CS3220-Project-4/src/MBUFF.v
source_file = 1, D:/Programming/CS3220-Project-4/src/Forwarding.v
source_file = 1, D:/Programming/CS3220-Project-4/src/ForwardMux.v
source_file = 1, D:/Programming/CS3220-Project-4/src/TestDataMemory.v
source_file = 1, D:/Programming/CS3220-Project-4/db/Project2-SCProc.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Programming/CS3220-Project-4/db/altsyncram_7mc1.tdf
source_file = 1, D:/Programming/CS3220-Project-4/test2.mif
design_name = Project2
instance = comp, \pc|dataOut[5] , pc|dataOut[5], Project2, 1
instance = comp, \pc|dataOut[26] , pc|dataOut[26], Project2, 1
instance = comp, \pc|dataOut[25] , pc|dataOut[25], Project2, 1
instance = comp, \pc|dataOut[23] , pc|dataOut[23], Project2, 1
instance = comp, \pc|dataOut[21] , pc|dataOut[21], Project2, 1
instance = comp, \pc|dataOut[20] , pc|dataOut[20], Project2, 1
instance = comp, \pc|dataOut[19] , pc|dataOut[19], Project2, 1
instance = comp, \pc|dataOut[18] , pc|dataOut[18], Project2, 1
instance = comp, \pc|dataOut[16] , pc|dataOut[16], Project2, 1
instance = comp, \pc|dataOut[17] , pc|dataOut[17], Project2, 1
instance = comp, \pc|dataOut[8] , pc|dataOut[8], Project2, 1
instance = comp, \pc|dataOut[12] , pc|dataOut[12], Project2, 1
instance = comp, \pc|dataOut[2] , pc|dataOut[2], Project2, 1
instance = comp, \pc|dataOut[4] , pc|dataOut[4], Project2, 1
instance = comp, \pc|dataOut[15] , pc|dataOut[15], Project2, 1
instance = comp, \pc|dataOut[13] , pc|dataOut[13], Project2, 1
instance = comp, \pc|dataOut[29] , pc|dataOut[29], Project2, 1
instance = comp, \decodeBuffer|src2RegOut[3] , decodeBuffer|src2RegOut[3], Project2, 1
instance = comp, \decodeBuffer|src2RegOut[7] , decodeBuffer|src2RegOut[7], Project2, 1
instance = comp, \regFile|R3|dataOut[0] , regFile|R3|dataOut[0], Project2, 1
instance = comp, \regFile|R8|dataOut[0] , regFile|R8|dataOut[0], Project2, 1
instance = comp, \regFile|R10|dataOut[0] , regFile|R10|dataOut[0], Project2, 1
instance = comp, \decodeBuffer|opOut[1] , decodeBuffer|opOut[1], Project2, 1
instance = comp, \decodeBuffer|src1RegOut[12] , decodeBuffer|src1RegOut[12], Project2, 1
instance = comp, \decodeBuffer|src1RegOut[6] , decodeBuffer|src1RegOut[6], Project2, 1
instance = comp, \decodeBuffer|aluCmpOut[1] , decodeBuffer|aluCmpOut[1], Project2, 1
instance = comp, \brOffsetAdder|Add0~1 , brOffsetAdder|Add0~1, Project2, 1
instance = comp, \brOffsetAdder|Add0~29 , brOffsetAdder|Add0~29, Project2, 1
instance = comp, \brOffsetAdder|Add0~41 , brOffsetAdder|Add0~41, Project2, 1
instance = comp, \brOffsetAdder|Add0~45 , brOffsetAdder|Add0~45, Project2, 1
instance = comp, \brOffsetAdder|Add0~49 , brOffsetAdder|Add0~49, Project2, 1
instance = comp, \brOffsetAdder|Add0~81 , brOffsetAdder|Add0~81, Project2, 1
instance = comp, \brOffsetAdder|Add0~89 , brOffsetAdder|Add0~89, Project2, 1
instance = comp, \decodeBuffer|incPCOut[0] , decodeBuffer|incPCOut[0], Project2, 1
instance = comp, \brOffsetAdder|Add0~117 , brOffsetAdder|Add0~117, Project2, 1
instance = comp, \clk_divider|clk_count[3] , clk_divider|clk_count[3], Project2, 1
instance = comp, \clk_divider|clk_count[4] , clk_divider|clk_count[4], Project2, 1
instance = comp, \clk_divider|clk_count[2] , clk_divider|clk_count[2], Project2, 1
instance = comp, \clk_divider|clk_count[1] , clk_divider|clk_count[1], Project2, 1
instance = comp, \clk_divider|clk_count[0] , clk_divider|clk_count[0], Project2, 1
instance = comp, \clk_divider|clk_count[12] , clk_divider|clk_count[12], Project2, 1
instance = comp, \clk_divider|clk_count[14] , clk_divider|clk_count[14], Project2, 1
instance = comp, \clk_divider|clk_count[13] , clk_divider|clk_count[13], Project2, 1
instance = comp, \clk_divider|clk_count[15] , clk_divider|clk_count[15], Project2, 1
instance = comp, \clk_divider|clk_count[16] , clk_divider|clk_count[16], Project2, 1
instance = comp, \clk_divider|clk_count[17] , clk_divider|clk_count[17], Project2, 1
instance = comp, \clk_divider|clk_count[18] , clk_divider|clk_count[18], Project2, 1
instance = comp, \clk_divider|clk_count[20] , clk_divider|clk_count[20], Project2, 1
instance = comp, \clk_divider|clk_count[19] , clk_divider|clk_count[19], Project2, 1
instance = comp, \clk_divider|clk_count[21] , clk_divider|clk_count[21], Project2, 1
instance = comp, \clk_divider|clk_count[22] , clk_divider|clk_count[22], Project2, 1
instance = comp, \clk_divider|clk_count[23] , clk_divider|clk_count[23], Project2, 1
instance = comp, \clk_divider|clk_count[24] , clk_divider|clk_count[24], Project2, 1
instance = comp, \clk_divider|clk_count[30] , clk_divider|clk_count[30], Project2, 1
instance = comp, \clk_divider|clk_count[29] , clk_divider|clk_count[29], Project2, 1
instance = comp, \clk_divider|clk_count[10] , clk_divider|clk_count[10], Project2, 1
instance = comp, \clk_divider|clk_count[9] , clk_divider|clk_count[9], Project2, 1
instance = comp, \clk_divider|clk_count[8] , clk_divider|clk_count[8], Project2, 1
instance = comp, \clk_divider|clk_count[7] , clk_divider|clk_count[7], Project2, 1
instance = comp, \clk_divider|clk_count[28] , clk_divider|clk_count[28], Project2, 1
instance = comp, \clk_divider|clk_count[6] , clk_divider|clk_count[6], Project2, 1
instance = comp, \clk_divider|clk_count[31] , clk_divider|clk_count[31], Project2, 1
instance = comp, \clk_divider|clk_count[25] , clk_divider|clk_count[25], Project2, 1
instance = comp, \clk_divider|clk_count[5] , clk_divider|clk_count[5], Project2, 1
instance = comp, \clk_divider|clk_count[26] , clk_divider|clk_count[26], Project2, 1
instance = comp, \clk_divider|clk_count[11] , clk_divider|clk_count[11], Project2, 1
instance = comp, \clk_divider|clk_count[27] , clk_divider|clk_count[27], Project2, 1
instance = comp, \regFile|R7|dataOut[2] , regFile|R7|dataOut[2], Project2, 1
instance = comp, \regFile|R4|dataOut[13] , regFile|R4|dataOut[13], Project2, 1
instance = comp, \regFile|R2|dataOut[13] , regFile|R2|dataOut[13], Project2, 1
instance = comp, \regFile|R0|dataOut[29] , regFile|R0|dataOut[29], Project2, 1
instance = comp, \regFile|R14|dataOut[29] , regFile|R14|dataOut[29], Project2, 1
instance = comp, \regFile|R4|dataOut[1] , regFile|R4|dataOut[1], Project2, 1
instance = comp, \regFile|R3|dataOut[1] , regFile|R3|dataOut[1], Project2, 1
instance = comp, \regFile|R8|dataOut[3] , regFile|R8|dataOut[3], Project2, 1
instance = comp, \regFile|R2|dataOut[3] , regFile|R2|dataOut[3], Project2, 1
instance = comp, \regFile|R6|dataOut[3] , regFile|R6|dataOut[3], Project2, 1
instance = comp, \regFile|R10|dataOut[3] , regFile|R10|dataOut[3], Project2, 1
instance = comp, \regFile|R6|dataOut[4] , regFile|R6|dataOut[4], Project2, 1
instance = comp, \regFile|R7|dataOut[4] , regFile|R7|dataOut[4], Project2, 1
instance = comp, \regFile|R12|dataOut[5] , regFile|R12|dataOut[5], Project2, 1
instance = comp, \regFile|R13|dataOut[5] , regFile|R13|dataOut[5], Project2, 1
instance = comp, \regFile|R14|dataOut[5] , regFile|R14|dataOut[5], Project2, 1
instance = comp, \regFile|R3|dataOut[5] , regFile|R3|dataOut[5], Project2, 1
instance = comp, \regFile|R7|dataOut[5] , regFile|R7|dataOut[5], Project2, 1
instance = comp, \regFile|R11|dataOut[5] , regFile|R11|dataOut[5], Project2, 1
instance = comp, \regFile|R15|dataOut[5] , regFile|R15|dataOut[5], Project2, 1
instance = comp, \regFile|R1|dataOut[6] , regFile|R1|dataOut[6], Project2, 1
instance = comp, \regFile|R7|dataOut[6] , regFile|R7|dataOut[6], Project2, 1
instance = comp, \regFile|R15|dataOut[6] , regFile|R15|dataOut[6], Project2, 1
instance = comp, \regFile|R4|dataOut[7] , regFile|R4|dataOut[7], Project2, 1
instance = comp, \regFile|R10|dataOut[7] , regFile|R10|dataOut[7], Project2, 1
instance = comp, \regFile|R15|dataOut[7] , regFile|R15|dataOut[7], Project2, 1
instance = comp, \regFile|R2|dataOut[8] , regFile|R2|dataOut[8], Project2, 1
instance = comp, \regFile|R5|dataOut[8] , regFile|R5|dataOut[8], Project2, 1
instance = comp, \regFile|R8|dataOut[8] , regFile|R8|dataOut[8], Project2, 1
instance = comp, \regFile|R13|dataOut[8] , regFile|R13|dataOut[8], Project2, 1
instance = comp, \regFile|R12|dataOut[9] , regFile|R12|dataOut[9], Project2, 1
instance = comp, \regFile|R11|dataOut[9] , regFile|R11|dataOut[9], Project2, 1
instance = comp, \regFile|R1|dataOut[15] , regFile|R1|dataOut[15], Project2, 1
instance = comp, \regFile|R7|dataOut[15] , regFile|R7|dataOut[15], Project2, 1
instance = comp, \regFile|R13|dataOut[15] , regFile|R13|dataOut[15], Project2, 1
instance = comp, \regFile|R0|dataOut[14] , regFile|R0|dataOut[14], Project2, 1
instance = comp, \regFile|R5|dataOut[14] , regFile|R5|dataOut[14], Project2, 1
instance = comp, \regFile|R2|dataOut[14] , regFile|R2|dataOut[14], Project2, 1
instance = comp, \regFile|R6|dataOut[14] , regFile|R6|dataOut[14], Project2, 1
instance = comp, \regFile|R10|dataOut[14] , regFile|R10|dataOut[14], Project2, 1
instance = comp, \regFile|R14|dataOut[14] , regFile|R14|dataOut[14], Project2, 1
instance = comp, \regFile|R11|dataOut[14] , regFile|R11|dataOut[14], Project2, 1
instance = comp, \regFile|R12|dataOut[12] , regFile|R12|dataOut[12], Project2, 1
instance = comp, \regFile|R0|dataOut[11] , regFile|R0|dataOut[11], Project2, 1
instance = comp, \regFile|R4|dataOut[11] , regFile|R4|dataOut[11], Project2, 1
instance = comp, \regFile|R8|dataOut[11] , regFile|R8|dataOut[11], Project2, 1
instance = comp, \regFile|R12|dataOut[11] , regFile|R12|dataOut[11], Project2, 1
instance = comp, \regFile|R1|dataOut[11] , regFile|R1|dataOut[11], Project2, 1
instance = comp, \regFile|R5|dataOut[11] , regFile|R5|dataOut[11], Project2, 1
instance = comp, \regFile|R9|dataOut[11] , regFile|R9|dataOut[11], Project2, 1
instance = comp, \regFile|R13|dataOut[11] , regFile|R13|dataOut[11], Project2, 1
instance = comp, \regFile|R2|dataOut[11] , regFile|R2|dataOut[11], Project2, 1
instance = comp, \regFile|R6|dataOut[11] , regFile|R6|dataOut[11], Project2, 1
instance = comp, \regFile|R10|dataOut[11] , regFile|R10|dataOut[11], Project2, 1
instance = comp, \regFile|R14|dataOut[11] , regFile|R14|dataOut[11], Project2, 1
instance = comp, \regFile|R3|dataOut[11] , regFile|R3|dataOut[11], Project2, 1
instance = comp, \regFile|R7|dataOut[11] , regFile|R7|dataOut[11], Project2, 1
instance = comp, \regFile|R11|dataOut[11] , regFile|R11|dataOut[11], Project2, 1
instance = comp, \regFile|R15|dataOut[11] , regFile|R15|dataOut[11], Project2, 1
instance = comp, \regFile|R6|dataOut[10] , regFile|R6|dataOut[10], Project2, 1
instance = comp, \regFile|R2|dataOut[25] , regFile|R2|dataOut[25], Project2, 1
instance = comp, \regFile|R5|dataOut[25] , regFile|R5|dataOut[25], Project2, 1
instance = comp, \regFile|R12|dataOut[25] , regFile|R12|dataOut[25], Project2, 1
instance = comp, \regFile|R0|dataOut[24] , regFile|R0|dataOut[24], Project2, 1
instance = comp, \regFile|R4|dataOut[24] , regFile|R4|dataOut[24], Project2, 1
instance = comp, \regFile|R8|dataOut[24] , regFile|R8|dataOut[24], Project2, 1
instance = comp, \regFile|R12|dataOut[24] , regFile|R12|dataOut[24], Project2, 1
instance = comp, \regFile|R9|dataOut[24] , regFile|R9|dataOut[24], Project2, 1
instance = comp, \regFile|R2|dataOut[24] , regFile|R2|dataOut[24], Project2, 1
instance = comp, \regFile|R15|dataOut[24] , regFile|R15|dataOut[24], Project2, 1
instance = comp, \regFile|R4|dataOut[22] , regFile|R4|dataOut[22], Project2, 1
instance = comp, \regFile|R6|dataOut[22] , regFile|R6|dataOut[22], Project2, 1
instance = comp, \regFile|R0|dataOut[23] , regFile|R0|dataOut[23], Project2, 1
instance = comp, \regFile|R6|dataOut[23] , regFile|R6|dataOut[23], Project2, 1
instance = comp, \regFile|R12|dataOut[23] , regFile|R12|dataOut[23], Project2, 1
instance = comp, \regFile|R0|dataOut[30] , regFile|R0|dataOut[30], Project2, 1
instance = comp, \regFile|R14|dataOut[30] , regFile|R14|dataOut[30], Project2, 1
instance = comp, \regFile|R2|dataOut[21] , regFile|R2|dataOut[21], Project2, 1
instance = comp, \regFile|R0|dataOut[20] , regFile|R0|dataOut[20], Project2, 1
instance = comp, \regFile|R4|dataOut[20] , regFile|R4|dataOut[20], Project2, 1
instance = comp, \regFile|R8|dataOut[20] , regFile|R8|dataOut[20], Project2, 1
instance = comp, \regFile|R12|dataOut[20] , regFile|R12|dataOut[20], Project2, 1
instance = comp, \regFile|R1|dataOut[20] , regFile|R1|dataOut[20], Project2, 1
instance = comp, \regFile|R5|dataOut[20] , regFile|R5|dataOut[20], Project2, 1
instance = comp, \regFile|R9|dataOut[20] , regFile|R9|dataOut[20], Project2, 1
instance = comp, \regFile|R13|dataOut[20] , regFile|R13|dataOut[20], Project2, 1
instance = comp, \regFile|R2|dataOut[20] , regFile|R2|dataOut[20], Project2, 1
instance = comp, \regFile|R6|dataOut[20] , regFile|R6|dataOut[20], Project2, 1
instance = comp, \regFile|R10|dataOut[20] , regFile|R10|dataOut[20], Project2, 1
instance = comp, \regFile|R14|dataOut[20] , regFile|R14|dataOut[20], Project2, 1
instance = comp, \regFile|R3|dataOut[20] , regFile|R3|dataOut[20], Project2, 1
instance = comp, \regFile|R7|dataOut[20] , regFile|R7|dataOut[20], Project2, 1
instance = comp, \regFile|R11|dataOut[20] , regFile|R11|dataOut[20], Project2, 1
instance = comp, \regFile|R15|dataOut[20] , regFile|R15|dataOut[20], Project2, 1
instance = comp, \regFile|R3|dataOut[27] , regFile|R3|dataOut[27], Project2, 1
instance = comp, \regFile|R11|dataOut[27] , regFile|R11|dataOut[27], Project2, 1
instance = comp, \regFile|R12|dataOut[27] , regFile|R12|dataOut[27], Project2, 1
instance = comp, \regFile|R0|dataOut[26] , regFile|R0|dataOut[26], Project2, 1
instance = comp, \regFile|R4|dataOut[26] , regFile|R4|dataOut[26], Project2, 1
instance = comp, \regFile|R8|dataOut[26] , regFile|R8|dataOut[26], Project2, 1
instance = comp, \regFile|R12|dataOut[26] , regFile|R12|dataOut[26], Project2, 1
instance = comp, \regFile|R1|dataOut[26] , regFile|R1|dataOut[26], Project2, 1
instance = comp, \regFile|R5|dataOut[26] , regFile|R5|dataOut[26], Project2, 1
instance = comp, \regFile|R9|dataOut[26] , regFile|R9|dataOut[26], Project2, 1
instance = comp, \regFile|R13|dataOut[26] , regFile|R13|dataOut[26], Project2, 1
instance = comp, \regFile|R2|dataOut[26] , regFile|R2|dataOut[26], Project2, 1
instance = comp, \regFile|R6|dataOut[26] , regFile|R6|dataOut[26], Project2, 1
instance = comp, \regFile|R10|dataOut[26] , regFile|R10|dataOut[26], Project2, 1
instance = comp, \regFile|R14|dataOut[26] , regFile|R14|dataOut[26], Project2, 1
instance = comp, \regFile|R3|dataOut[26] , regFile|R3|dataOut[26], Project2, 1
instance = comp, \regFile|R7|dataOut[26] , regFile|R7|dataOut[26], Project2, 1
instance = comp, \regFile|R11|dataOut[26] , regFile|R11|dataOut[26], Project2, 1
instance = comp, \regFile|R15|dataOut[26] , regFile|R15|dataOut[26], Project2, 1
instance = comp, \regFile|R3|dataOut[17] , regFile|R3|dataOut[17], Project2, 1
instance = comp, \regFile|R6|dataOut[17] , regFile|R6|dataOut[17], Project2, 1
instance = comp, \regFile|R8|dataOut[17] , regFile|R8|dataOut[17], Project2, 1
instance = comp, \regFile|R9|dataOut[17] , regFile|R9|dataOut[17], Project2, 1
instance = comp, \regFile|R10|dataOut[17] , regFile|R10|dataOut[17], Project2, 1
instance = comp, \regFile|R11|dataOut[17] , regFile|R11|dataOut[17], Project2, 1
instance = comp, \regFile|R14|dataOut[17] , regFile|R14|dataOut[17], Project2, 1
instance = comp, \regFile|R0|dataOut[16] , regFile|R0|dataOut[16], Project2, 1
instance = comp, \regFile|R1|dataOut[16] , regFile|R1|dataOut[16], Project2, 1
instance = comp, \regFile|R6|dataOut[16] , regFile|R6|dataOut[16], Project2, 1
instance = comp, \regFile|R15|dataOut[16] , regFile|R15|dataOut[16], Project2, 1
instance = comp, \regFile|R12|dataOut[28] , regFile|R12|dataOut[28], Project2, 1
instance = comp, \regFile|R1|dataOut[28] , regFile|R1|dataOut[28], Project2, 1
instance = comp, \regFile|R5|dataOut[28] , regFile|R5|dataOut[28], Project2, 1
instance = comp, \regFile|R9|dataOut[28] , regFile|R9|dataOut[28], Project2, 1
instance = comp, \regFile|R13|dataOut[28] , regFile|R13|dataOut[28], Project2, 1
instance = comp, \regFile|R2|dataOut[19] , regFile|R2|dataOut[19], Project2, 1
instance = comp, \regFile|R10|dataOut[19] , regFile|R10|dataOut[19], Project2, 1
instance = comp, \regFile|R0|dataOut[18] , regFile|R0|dataOut[18], Project2, 1
instance = comp, \regFile|R4|dataOut[18] , regFile|R4|dataOut[18], Project2, 1
instance = comp, \regFile|R8|dataOut[18] , regFile|R8|dataOut[18], Project2, 1
instance = comp, \regFile|R12|dataOut[18] , regFile|R12|dataOut[18], Project2, 1
instance = comp, \regFile|R1|dataOut[18] , regFile|R1|dataOut[18], Project2, 1
instance = comp, \regFile|R5|dataOut[18] , regFile|R5|dataOut[18], Project2, 1
instance = comp, \regFile|R9|dataOut[18] , regFile|R9|dataOut[18], Project2, 1
instance = comp, \regFile|R13|dataOut[18] , regFile|R13|dataOut[18], Project2, 1
instance = comp, \regFile|R2|dataOut[18] , regFile|R2|dataOut[18], Project2, 1
instance = comp, \regFile|R6|dataOut[18] , regFile|R6|dataOut[18], Project2, 1
instance = comp, \regFile|R10|dataOut[18] , regFile|R10|dataOut[18], Project2, 1
instance = comp, \regFile|R14|dataOut[18] , regFile|R14|dataOut[18], Project2, 1
instance = comp, \regFile|R3|dataOut[18] , regFile|R3|dataOut[18], Project2, 1
instance = comp, \regFile|R7|dataOut[18] , regFile|R7|dataOut[18], Project2, 1
instance = comp, \regFile|R11|dataOut[18] , regFile|R11|dataOut[18], Project2, 1
instance = comp, \regFile|R15|dataOut[18] , regFile|R15|dataOut[18], Project2, 1
instance = comp, \regFile|R4|dataOut[31] , regFile|R4|dataOut[31], Project2, 1
instance = comp, \regFile|R13|dataOut[31] , regFile|R13|dataOut[31], Project2, 1
instance = comp, \regFile|R10|dataOut[31] , regFile|R10|dataOut[31], Project2, 1
instance = comp, \regFile|R3|dataOut[31] , regFile|R3|dataOut[31], Project2, 1
instance = comp, \regFile|R7|dataOut[31] , regFile|R7|dataOut[31], Project2, 1
instance = comp, \regFile|R11|dataOut[31] , regFile|R11|dataOut[31], Project2, 1
instance = comp, \regFile|R15|dataOut[31] , regFile|R15|dataOut[31], Project2, 1
instance = comp, \instructionBuffer|pcOut[0] , instructionBuffer|pcOut[0], Project2, 1
instance = comp, \clk_divider|Add0~1 , clk_divider|Add0~1, Project2, 1
instance = comp, \clk_divider|Add0~5 , clk_divider|Add0~5, Project2, 1
instance = comp, \clk_divider|Add0~9 , clk_divider|Add0~9, Project2, 1
instance = comp, \clk_divider|Add0~13 , clk_divider|Add0~13, Project2, 1
instance = comp, \clk_divider|Add0~17 , clk_divider|Add0~17, Project2, 1
instance = comp, \clk_divider|Add0~21 , clk_divider|Add0~21, Project2, 1
instance = comp, \clk_divider|Add0~25 , clk_divider|Add0~25, Project2, 1
instance = comp, \clk_divider|Add0~29 , clk_divider|Add0~29, Project2, 1
instance = comp, \clk_divider|Add0~33 , clk_divider|Add0~33, Project2, 1
instance = comp, \clk_divider|Add0~37 , clk_divider|Add0~37, Project2, 1
instance = comp, \clk_divider|Add0~41 , clk_divider|Add0~41, Project2, 1
instance = comp, \clk_divider|Add0~45 , clk_divider|Add0~45, Project2, 1
instance = comp, \clk_divider|Add0~49 , clk_divider|Add0~49, Project2, 1
instance = comp, \clk_divider|Add0~53 , clk_divider|Add0~53, Project2, 1
instance = comp, \clk_divider|Add0~57 , clk_divider|Add0~57, Project2, 1
instance = comp, \clk_divider|Add0~61 , clk_divider|Add0~61, Project2, 1
instance = comp, \clk_divider|Add0~65 , clk_divider|Add0~65, Project2, 1
instance = comp, \clk_divider|Add0~69 , clk_divider|Add0~69, Project2, 1
instance = comp, \clk_divider|Add0~73 , clk_divider|Add0~73, Project2, 1
instance = comp, \clk_divider|Add0~77 , clk_divider|Add0~77, Project2, 1
instance = comp, \clk_divider|Add0~81 , clk_divider|Add0~81, Project2, 1
instance = comp, \clk_divider|Add0~85 , clk_divider|Add0~85, Project2, 1
instance = comp, \clk_divider|Add0~89 , clk_divider|Add0~89, Project2, 1
instance = comp, \clk_divider|Add0~93 , clk_divider|Add0~93, Project2, 1
instance = comp, \clk_divider|Add0~97 , clk_divider|Add0~97, Project2, 1
instance = comp, \clk_divider|Add0~101 , clk_divider|Add0~101, Project2, 1
instance = comp, \clk_divider|Add0~105 , clk_divider|Add0~105, Project2, 1
instance = comp, \clk_divider|Add0~109 , clk_divider|Add0~109, Project2, 1
instance = comp, \clk_divider|Add0~113 , clk_divider|Add0~113, Project2, 1
instance = comp, \clk_divider|Add0~117 , clk_divider|Add0~117, Project2, 1
instance = comp, \clk_divider|Add0~121 , clk_divider|Add0~121, Project2, 1
instance = comp, \clk_divider|Add0~125 , clk_divider|Add0~125, Project2, 1
instance = comp, \SW1|cnt[15] , SW1|cnt[15], Project2, 1
instance = comp, \SW8|cnt[15] , SW8|cnt[15], Project2, 1
instance = comp, \SW1|Add0~37 , SW1|Add0~37, Project2, 1
instance = comp, \SW1|Add0~41 , SW1|Add0~41, Project2, 1
instance = comp, \SW8|Add0~1 , SW8|Add0~1, Project2, 1
instance = comp, \SW8|Add0~5 , SW8|Add0~5, Project2, 1
instance = comp, \decodeController|WideOr10~1 , decodeController|WideOr10~1, Project2, 1
instance = comp, \datamem|dOut21 , datamem|dOut21, Project2, 1
instance = comp, \datamem|Equal0~1 , datamem|Equal0~1, Project2, 1
instance = comp, \datamem|counts[0] , datamem|counts[0], Project2, 1
instance = comp, \datamem|countsEn , datamem|countsEn, Project2, 1
instance = comp, \datamem|Add0~0 , datamem|Add0~0, Project2, 1
instance = comp, \datamem|counts[1] , datamem|counts[1], Project2, 1
instance = comp, \datamem|Add0~1 , datamem|Add0~1, Project2, 1
instance = comp, \datamem|Equal1~0 , datamem|Equal1~0, Project2, 1
instance = comp, \datamem|Equal1~1 , datamem|Equal1~1, Project2, 1
instance = comp, \datamem|Equal1~2 , datamem|Equal1~2, Project2, 1
instance = comp, \datamem|Equal1~3 , datamem|Equal1~3, Project2, 1
instance = comp, \pc|dataOut[0] , pc|dataOut[0], Project2, 1
instance = comp, \datamem|Equal1~4 , datamem|Equal1~4, Project2, 1
instance = comp, \pc|dataOut[6] , pc|dataOut[6], Project2, 1
instance = comp, \datamem|Equal1~5 , datamem|Equal1~5, Project2, 1
instance = comp, \datamem|Equal1~6 , datamem|Equal1~6, Project2, 1
instance = comp, \datamem|dOut21~0 , datamem|dOut21~0, Project2, 1
instance = comp, \clk_divider|clk , clk_divider|clk, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~2 , decodeBuffer|src2RegOut~2, Project2, 1
instance = comp, \procAlu|Mux17~0 , procAlu|Mux17~0, Project2, 1
instance = comp, \procAlu|Equal0~2 , procAlu|Equal0~2, Project2, 1
instance = comp, \procAlu|Equal0~3 , procAlu|Equal0~3, Project2, 1
instance = comp, \procAlu|Mux4~0 , procAlu|Mux4~0, Project2, 1
instance = comp, \procAlu|Mux5~0 , procAlu|Mux5~0, Project2, 1
instance = comp, \procAlu|Mux5~1 , procAlu|Mux5~1, Project2, 1
instance = comp, \procAlu|Mux14~0 , procAlu|Mux14~0, Project2, 1
instance = comp, \executeBuffer|pcOut[0] , executeBuffer|pcOut[0], Project2, 1
instance = comp, \memoryBuffer|opOut[0] , memoryBuffer|opOut[0], Project2, 1
instance = comp, \memoryBuffer|opOut[1] , memoryBuffer|opOut[1], Project2, 1
instance = comp, \memoryBuffer|opOut[2] , memoryBuffer|opOut[2], Project2, 1
instance = comp, \memoryBuffer|opOut[3] , memoryBuffer|opOut[3], Project2, 1
instance = comp, \FU|always0~3 , FU|always0~3, Project2, 1
instance = comp, \executeBuffer|opOut[1] , executeBuffer|opOut[1], Project2, 1
instance = comp, \datamem|last , datamem|last, Project2, 1
instance = comp, \datamem|countsEn~0 , datamem|countsEn~0, Project2, 1
instance = comp, \datamem|countsEn~1 , datamem|countsEn~1, Project2, 1
instance = comp, \stallPc|out[23]~7 , stallPc|out[23]~7, Project2, 1
instance = comp, \stallPc|out[19]~10 , stallPc|out[19]~10, Project2, 1
instance = comp, \stallPc|out[16]~12 , stallPc|out[16]~12, Project2, 1
instance = comp, \stallPc|out[15]~20 , stallPc|out[15]~20, Project2, 1
instance = comp, \stallPc|out[13]~22 , stallPc|out[13]~22, Project2, 1
instance = comp, \stallPc|out[0]~24 , stallPc|out[0]~24, Project2, 1
instance = comp, \stallPc|out[29]~31 , stallPc|out[29]~31, Project2, 1
instance = comp, \clk_divider|Equal0~0 , clk_divider|Equal0~0, Project2, 1
instance = comp, \clk_divider|Equal0~1 , clk_divider|Equal0~1, Project2, 1
instance = comp, \clk_divider|Equal0~2 , clk_divider|Equal0~2, Project2, 1
instance = comp, \clk_divider|Equal0~3 , clk_divider|Equal0~3, Project2, 1
instance = comp, \clk_divider|Equal0~4 , clk_divider|Equal0~4, Project2, 1
instance = comp, \clk_divider|Equal0~5 , clk_divider|Equal0~5, Project2, 1
instance = comp, \clk_divider|Equal0~6 , clk_divider|Equal0~6, Project2, 1
instance = comp, \clk_divider|clk~0 , clk_divider|clk~0, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~1 , decodeBuffer|src1RegOut~1, Project2, 1
instance = comp, \datamem|key_reg[2] , datamem|key_reg[2], Project2, 1
instance = comp, \executeBuffer|aluCalcOut[13] , executeBuffer|aluCalcOut[13], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~18 , decodeBuffer|src2RegOut~18, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~19 , decodeBuffer|src2RegOut~19, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~20 , decodeBuffer|src2RegOut~20, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~21 , decodeBuffer|src2RegOut~21, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~22 , decodeBuffer|src2RegOut~22, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[1] , executeBuffer|aluCalcOut[1], Project2, 1
instance = comp, \datamem|key_reg[1] , datamem|key_reg[1], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~32 , decodeBuffer|src2RegOut~32, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~37 , decodeBuffer|src2RegOut~37, Project2, 1
instance = comp, \executeBuffer|pcOut[4] , executeBuffer|pcOut[4], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~42 , decodeBuffer|src2RegOut~42, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~43 , decodeBuffer|src2RegOut~43, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~44 , decodeBuffer|src2RegOut~44, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~45 , decodeBuffer|src2RegOut~45, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~46 , decodeBuffer|src2RegOut~46, Project2, 1
instance = comp, \executeBuffer|pcOut[5] , executeBuffer|pcOut[5], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~51 , decodeBuffer|src2RegOut~51, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~54 , decodeBuffer|src2RegOut~54, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~55 , decodeBuffer|src2RegOut~55, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~56 , decodeBuffer|src2RegOut~56, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~57 , decodeBuffer|src2RegOut~57, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~58 , decodeBuffer|src2RegOut~58, Project2, 1
instance = comp, \executeBuffer|pcOut[7] , executeBuffer|pcOut[7], Project2, 1
instance = comp, \executeBuffer|pcOut[8] , executeBuffer|pcOut[8], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~66 , decodeBuffer|src2RegOut~66, Project2, 1
instance = comp, \truealuResult[9]~12 , truealuResult[9]~12, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~80 , decodeBuffer|src2RegOut~80, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[14] , executeBuffer|aluCalcOut[14], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~87 , decodeBuffer|src2RegOut~87, Project2, 1
instance = comp, \executeBuffer|pcOut[12] , executeBuffer|pcOut[12], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~90 , decodeBuffer|src2RegOut~90, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~91 , decodeBuffer|src2RegOut~91, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~92 , decodeBuffer|src2RegOut~92, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~93 , decodeBuffer|src2RegOut~93, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~94 , decodeBuffer|src2RegOut~94, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~14 , decodeBuffer|src1RegOut~14, Project2, 1
instance = comp, \instMem|data~24 , instMem|data~24, Project2, 1
instance = comp, \instMem|data~35 , instMem|data~35, Project2, 1
instance = comp, \instMem|data~45 , instMem|data~45, Project2, 1
instance = comp, \instMem|data~52 , instMem|data~52, Project2, 1
instance = comp, \instMem|data~55 , instMem|data~55, Project2, 1
instance = comp, \instMem|data~61 , instMem|data~61, Project2, 1
instance = comp, \instMem|data~62 , instMem|data~62, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~18 , decodeBuffer|src1RegOut~18, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[25] , executeBuffer|aluCalcOut[25], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~30 , decodeBuffer|src1RegOut~30, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~31 , decodeBuffer|src1RegOut~31, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~32 , decodeBuffer|src1RegOut~32, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~33 , decodeBuffer|src1RegOut~33, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~34 , decodeBuffer|src1RegOut~34, Project2, 1
instance = comp, \executeBuffer|pcOut[24] , executeBuffer|pcOut[24], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~108 , decodeBuffer|src2RegOut~108, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~42 , decodeBuffer|src1RegOut~42, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~43 , decodeBuffer|src1RegOut~43, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~44 , decodeBuffer|src1RegOut~44, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~45 , decodeBuffer|src1RegOut~45, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~46 , decodeBuffer|src1RegOut~46, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~51 , decodeBuffer|src1RegOut~51, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~63 , decodeBuffer|src1RegOut~63, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~74 , decodeBuffer|src1RegOut~74, Project2, 1
instance = comp, \executeBuffer|pcOut[22] , executeBuffer|pcOut[22], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~78 , decodeBuffer|src1RegOut~78, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~79 , decodeBuffer|src1RegOut~79, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~80 , decodeBuffer|src1RegOut~80, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~81 , decodeBuffer|src1RegOut~81, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~82 , decodeBuffer|src1RegOut~82, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[23] , executeBuffer|aluCalcOut[23], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~90 , decodeBuffer|src1RegOut~90, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~91 , decodeBuffer|src1RegOut~91, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~92 , decodeBuffer|src1RegOut~92, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~93 , decodeBuffer|src1RegOut~93, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~94 , decodeBuffer|src1RegOut~94, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~96 , decodeBuffer|src1RegOut~96, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~102 , decodeBuffer|src1RegOut~102, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~132 , decodeBuffer|src2RegOut~132, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~114 , decodeBuffer|src1RegOut~114, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~115 , decodeBuffer|src1RegOut~115, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~116 , decodeBuffer|src1RegOut~116, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~117 , decodeBuffer|src1RegOut~117, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~118 , decodeBuffer|src1RegOut~118, Project2, 1
instance = comp, \executeBuffer|pcOut[20] , executeBuffer|pcOut[20], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~138 , decodeBuffer|src2RegOut~138, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~139 , decodeBuffer|src2RegOut~139, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~140 , decodeBuffer|src2RegOut~140, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~141 , decodeBuffer|src2RegOut~141, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~142 , decodeBuffer|src2RegOut~142, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~120 , decodeBuffer|src1RegOut~120, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~121 , decodeBuffer|src1RegOut~121, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~122 , decodeBuffer|src1RegOut~122, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~123 , decodeBuffer|src1RegOut~123, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~124 , decodeBuffer|src1RegOut~124, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[27] , executeBuffer|aluCalcOut[27], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~126 , decodeBuffer|src1RegOut~126, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~127 , decodeBuffer|src1RegOut~127, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~128 , decodeBuffer|src1RegOut~128, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~129 , decodeBuffer|src1RegOut~129, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~130 , decodeBuffer|src1RegOut~130, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~150 , decodeBuffer|src2RegOut~150, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~151 , decodeBuffer|src2RegOut~151, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~152 , decodeBuffer|src2RegOut~152, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~153 , decodeBuffer|src2RegOut~153, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~154 , decodeBuffer|src2RegOut~154, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~132 , decodeBuffer|src1RegOut~132, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~133 , decodeBuffer|src1RegOut~133, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~134 , decodeBuffer|src1RegOut~134, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~135 , decodeBuffer|src1RegOut~135, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~136 , decodeBuffer|src1RegOut~136, Project2, 1
instance = comp, \executeBuffer|pcOut[17] , executeBuffer|pcOut[17], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~158 , decodeBuffer|src2RegOut~158, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~138 , decodeBuffer|src1RegOut~138, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[16] , executeBuffer|aluCalcOut[16], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~163 , decodeBuffer|src2RegOut~163, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~147 , decodeBuffer|src1RegOut~147, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~157 , decodeBuffer|src1RegOut~157, Project2, 1
instance = comp, \truealuResult[28]~29 , truealuResult[28]~29, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[28] , executeBuffer|aluCalcOut[28], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~169 , decodeBuffer|src2RegOut~169, Project2, 1
instance = comp, \truealuResult[19]~30 , truealuResult[19]~30, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[19] , executeBuffer|aluCalcOut[19], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~174 , decodeBuffer|src2RegOut~174, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~168 , decodeBuffer|src1RegOut~168, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~169 , decodeBuffer|src1RegOut~169, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~170 , decodeBuffer|src1RegOut~170, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~171 , decodeBuffer|src1RegOut~171, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~172 , decodeBuffer|src1RegOut~172, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[18] , executeBuffer|aluCalcOut[18], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~180 , decodeBuffer|src2RegOut~180, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~181 , decodeBuffer|src2RegOut~181, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~182 , decodeBuffer|src2RegOut~182, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~183 , decodeBuffer|src2RegOut~183, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~184 , decodeBuffer|src2RegOut~184, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~174 , decodeBuffer|src1RegOut~174, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~175 , decodeBuffer|src1RegOut~175, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~176 , decodeBuffer|src1RegOut~176, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~177 , decodeBuffer|src1RegOut~177, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~178 , decodeBuffer|src1RegOut~178, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~189 , decodeBuffer|src1RegOut~189, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~186 , decodeBuffer|src2RegOut~186, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~187 , decodeBuffer|src2RegOut~187, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~188 , decodeBuffer|src2RegOut~188, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~189 , decodeBuffer|src2RegOut~189, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~190 , decodeBuffer|src2RegOut~190, Project2, 1
instance = comp, \datamem|key_reg[0]~0 , datamem|key_reg[0]~0, Project2, 1
instance = comp, \datamem|last~0 , datamem|last~0, Project2, 1
instance = comp, \procAlu|Mux18~1 , procAlu|Mux18~1, Project2, 1
instance = comp, \procAlu|Mux30~1 , procAlu|Mux30~1, Project2, 1
instance = comp, \procAlu|Mux17~1 , procAlu|Mux17~1, Project2, 1
instance = comp, \procAlu|Mux6~2 , procAlu|Mux6~2, Project2, 1
instance = comp, \instMem|data~81 , instMem|data~81, Project2, 1
instance = comp, \procAlu|Mux8~2 , procAlu|Mux8~2, Project2, 1
instance = comp, \procAlu|Mux4~2 , procAlu|Mux4~2, Project2, 1
instance = comp, \procAlu|Mux15~4 , procAlu|Mux15~4, Project2, 1
instance = comp, \procAlu|Mux3~2 , procAlu|Mux3~2, Project2, 1
instance = comp, \procAlu|Mux12~2 , procAlu|Mux12~2, Project2, 1
instance = comp, \procAlu|Mux13~2 , procAlu|Mux13~2, Project2, 1
instance = comp, \SW3|out~1 , SW3|out~1, Project2, 1
instance = comp, \SW6|out~0 , SW6|out~0, Project2, 1
instance = comp, \SW7|out~2 , SW7|out~2, Project2, 1
instance = comp, \procAlu|Equal0~10 , procAlu|Equal0~10, Project2, 1
instance = comp, \instMem|data~126 , instMem|data~126, Project2, 1
instance = comp, \datamem|key_reg[2]~3 , datamem|key_reg[2]~3, Project2, 1
instance = comp, \datamem|key_reg[1]~4 , datamem|key_reg[1]~4, Project2, 1
instance = comp, \KEY[3]~input , KEY[3]~input, Project2, 1
instance = comp, \KEY[2]~input , KEY[2]~input, Project2, 1
instance = comp, \KEY[1]~input , KEY[1]~input, Project2, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, Project2, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, Project2, 1
instance = comp, \executeBuffer|pcOut[5]~feeder , executeBuffer|pcOut[5]~feeder, Project2, 1
instance = comp, \executeBuffer|pcOut[7]~feeder , executeBuffer|pcOut[7]~feeder, Project2, 1
instance = comp, \executeBuffer|pcOut[0]~feeder , executeBuffer|pcOut[0]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[0]~feeder , decodeBuffer|incPCOut[0]~feeder, Project2, 1
instance = comp, \regFile|R10|dataOut[3]~feeder , regFile|R10|dataOut[3]~feeder, Project2, 1
instance = comp, \regFile|R8|dataOut[3]~feeder , regFile|R8|dataOut[3]~feeder, Project2, 1
instance = comp, \regFile|R7|dataOut[4]~feeder , regFile|R7|dataOut[4]~feeder, Project2, 1
instance = comp, \regFile|R15|dataOut[5]~feeder , regFile|R15|dataOut[5]~feeder, Project2, 1
instance = comp, \regFile|R12|dataOut[5]~feeder , regFile|R12|dataOut[5]~feeder, Project2, 1
instance = comp, \regFile|R13|dataOut[5]~feeder , regFile|R13|dataOut[5]~feeder, Project2, 1
instance = comp, \regFile|R7|dataOut[6]~feeder , regFile|R7|dataOut[6]~feeder, Project2, 1
instance = comp, \regFile|R1|dataOut[6]~feeder , regFile|R1|dataOut[6]~feeder, Project2, 1
instance = comp, \regFile|R5|dataOut[8]~feeder , regFile|R5|dataOut[8]~feeder, Project2, 1
instance = comp, \regFile|R8|dataOut[8]~feeder , regFile|R8|dataOut[8]~feeder, Project2, 1
instance = comp, \regFile|R7|dataOut[15]~feeder , regFile|R7|dataOut[15]~feeder, Project2, 1
instance = comp, \regFile|R2|dataOut[14]~feeder , regFile|R2|dataOut[14]~feeder, Project2, 1
instance = comp, \regFile|R12|dataOut[12]~feeder , regFile|R12|dataOut[12]~feeder, Project2, 1
instance = comp, \regFile|R8|dataOut[11]~feeder , regFile|R8|dataOut[11]~feeder, Project2, 1
instance = comp, \regFile|R12|dataOut[25]~feeder , regFile|R12|dataOut[25]~feeder, Project2, 1
instance = comp, \regFile|R2|dataOut[24]~feeder , regFile|R2|dataOut[24]~feeder, Project2, 1
instance = comp, \regFile|R15|dataOut[24]~feeder , regFile|R15|dataOut[24]~feeder, Project2, 1
instance = comp, \regFile|R8|dataOut[24]~feeder , regFile|R8|dataOut[24]~feeder, Project2, 1
instance = comp, \regFile|R0|dataOut[24]~feeder , regFile|R0|dataOut[24]~feeder, Project2, 1
instance = comp, \regFile|R12|dataOut[24]~feeder , regFile|R12|dataOut[24]~feeder, Project2, 1
instance = comp, \regFile|R9|dataOut[24]~feeder , regFile|R9|dataOut[24]~feeder, Project2, 1
instance = comp, \regFile|R4|dataOut[22]~feeder , regFile|R4|dataOut[22]~feeder, Project2, 1
instance = comp, \regFile|R6|dataOut[23]~feeder , regFile|R6|dataOut[23]~feeder, Project2, 1
instance = comp, \regFile|R2|dataOut[20]~feeder , regFile|R2|dataOut[20]~feeder, Project2, 1
instance = comp, \regFile|R8|dataOut[20]~feeder , regFile|R8|dataOut[20]~feeder, Project2, 1
instance = comp, \regFile|R12|dataOut[27]~feeder , regFile|R12|dataOut[27]~feeder, Project2, 1
instance = comp, \regFile|R2|dataOut[26]~feeder , regFile|R2|dataOut[26]~feeder, Project2, 1
instance = comp, \regFile|R15|dataOut[26]~feeder , regFile|R15|dataOut[26]~feeder, Project2, 1
instance = comp, \regFile|R11|dataOut[26]~feeder , regFile|R11|dataOut[26]~feeder, Project2, 1
instance = comp, \regFile|R3|dataOut[26]~feeder , regFile|R3|dataOut[26]~feeder, Project2, 1
instance = comp, \regFile|R7|dataOut[26]~feeder , regFile|R7|dataOut[26]~feeder, Project2, 1
instance = comp, \regFile|R6|dataOut[16]~feeder , regFile|R6|dataOut[16]~feeder, Project2, 1
instance = comp, \regFile|R12|dataOut[28]~feeder , regFile|R12|dataOut[28]~feeder, Project2, 1
instance = comp, \regFile|R13|dataOut[28]~feeder , regFile|R13|dataOut[28]~feeder, Project2, 1
instance = comp, \regFile|R2|dataOut[19]~feeder , regFile|R2|dataOut[19]~feeder, Project2, 1
instance = comp, \regFile|R9|dataOut[18]~feeder , regFile|R9|dataOut[18]~feeder, Project2, 1
instance = comp, \regFile|R5|dataOut[18]~feeder , regFile|R5|dataOut[18]~feeder, Project2, 1
instance = comp, \regFile|R12|dataOut[18]~feeder , regFile|R12|dataOut[18]~feeder, Project2, 1
instance = comp, \regFile|R7|dataOut[31]~feeder , regFile|R7|dataOut[31]~feeder, Project2, 1
instance = comp, \pc|dataOut[27]~DUPLICATE , pc|dataOut[27]~DUPLICATE, Project2, 1
instance = comp, \pc|dataOut[22]~DUPLICATE , pc|dataOut[22]~DUPLICATE, Project2, 1
instance = comp, \pc|dataOut[23]~DUPLICATE , pc|dataOut[23]~DUPLICATE, Project2, 1
instance = comp, \pc|dataOut[16]~DUPLICATE , pc|dataOut[16]~DUPLICATE, Project2, 1
instance = comp, \pc|dataOut[13]~DUPLICATE , pc|dataOut[13]~DUPLICATE, Project2, 1
instance = comp, \pc|dataOut[28]~DUPLICATE , pc|dataOut[28]~DUPLICATE, Project2, 1
instance = comp, \pc|dataOut[29]~DUPLICATE , pc|dataOut[29]~DUPLICATE, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[5]~DUPLICATE , decodeBuffer|src2RegOut[5]~DUPLICATE, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[21]~DUPLICATE , decodeBuffer|src2RegOut[21]~DUPLICATE, Project2, 1
instance = comp, \pc|dataOut[0]~DUPLICATE , pc|dataOut[0]~DUPLICATE, Project2, 1
instance = comp, \executeBuffer|opOut[1]~DUPLICATE , executeBuffer|opOut[1]~DUPLICATE, Project2, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, Project2, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, Project2, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, Project2, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, Project2, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, Project2, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, Project2, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, Project2, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, Project2, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, Project2, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, Project2, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, Project2, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, Project2, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, Project2, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, Project2, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, Project2, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, Project2, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, Project2, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, Project2, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, Project2, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, Project2, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, Project2, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, Project2, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, Project2, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, Project2, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, Project2, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, Project2, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, Project2, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, Project2, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, Project2, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, Project2, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, Project2, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, Project2, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, Project2, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, Project2, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, Project2, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, Project2, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, Project2, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, Project2, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, Project2, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, Project2, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, Project2, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, Project2, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, Project2, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, Project2, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, Project2, 1
instance = comp, \datamem|dOut21~CLKENA0 , datamem|dOut21~CLKENA0, Project2, 1
instance = comp, \pcIncrementer|Add0~73 , pcIncrementer|Add0~73, Project2, 1
instance = comp, \pcIncrementer|Add0~101 , pcIncrementer|Add0~101, Project2, 1
instance = comp, \instructionBuffer|pcOut[9] , instructionBuffer|pcOut[9], Project2, 1
instance = comp, \decodeBuffer|incPCOut[9] , decodeBuffer|incPCOut[9], Project2, 1
instance = comp, \pc|dataOut[9] , pc|dataOut[9], Project2, 1
instance = comp, \instMem|data~56 , instMem|data~56, Project2, 1
instance = comp, \instMem|data~57 , instMem|data~57, Project2, 1
instance = comp, \instructionBuffer|instrOut[22] , instructionBuffer|instrOut[22], Project2, 1
instance = comp, \decodeBuffer|destRegOut[2] , decodeBuffer|destRegOut[2], Project2, 1
instance = comp, \executeBuffer|destRegOut[2]~DUPLICATE , executeBuffer|destRegOut[2]~DUPLICATE, Project2, 1
instance = comp, \instMem|data~116 , instMem|data~116, Project2, 1
instance = comp, \instMem|data~53 , instMem|data~53, Project2, 1
instance = comp, \instMem|data~54 , instMem|data~54, Project2, 1
instance = comp, \instructionBuffer|instrOut[18] , instructionBuffer|instrOut[18], Project2, 1
instance = comp, \rs1Mux|out[2]~0 , rs1Mux|out[2]~0, Project2, 1
instance = comp, \instMem|data~48 , instMem|data~48, Project2, 1
instance = comp, \instMem|data~121 , instMem|data~121, Project2, 1
instance = comp, \instMem|data~49 , instMem|data~49, Project2, 1
instance = comp, \instructionBuffer|instrOut[21] , instructionBuffer|instrOut[21], Project2, 1
instance = comp, \instMem|data~47 , instMem|data~47, Project2, 1
instance = comp, \instMem|data~26 , instMem|data~26, Project2, 1
instance = comp, \instMem|data~46 , instMem|data~46, Project2, 1
instance = comp, \instMem|data~44 , instMem|data~44, Project2, 1
instance = comp, \instMem|data~43 , instMem|data~43, Project2, 1
instance = comp, \instMem|data~122 , instMem|data~122, Project2, 1
instance = comp, \instructionBuffer|instrOut[17] , instructionBuffer|instrOut[17], Project2, 1
instance = comp, \rs1Mux|out[1]~3 , rs1Mux|out[1]~3, Project2, 1
instance = comp, \decodeBuffer|opOut[3]~feeder , decodeBuffer|opOut[3]~feeder, Project2, 1
instance = comp, \decodeBuffer|opOut[3] , decodeBuffer|opOut[3], Project2, 1
instance = comp, \executeBuffer|opOut[3] , executeBuffer|opOut[3], Project2, 1
instance = comp, \executeBuffer|opOut[2] , executeBuffer|opOut[2], Project2, 1
instance = comp, \executeBuffer|opOut[0] , executeBuffer|opOut[0], Project2, 1
instance = comp, \FU|always0~4 , FU|always0~4, Project2, 1
instance = comp, \decodeBuffer|destRegOut[1] , decodeBuffer|destRegOut[1], Project2, 1
instance = comp, \executeBuffer|destRegOut[1] , executeBuffer|destRegOut[1], Project2, 1
instance = comp, \instMem|data~130 , instMem|data~130, Project2, 1
instance = comp, \instMem|data~129 , instMem|data~129, Project2, 1
instance = comp, \instMem|data~131 , instMem|data~131, Project2, 1
instance = comp, \instMem|data~41 , instMem|data~41, Project2, 1
instance = comp, \instructionBuffer|instrOut[20] , instructionBuffer|instrOut[20], Project2, 1
instance = comp, \decodeBuffer|destRegOut[0] , decodeBuffer|destRegOut[0], Project2, 1
instance = comp, \executeBuffer|destRegOut[0] , executeBuffer|destRegOut[0], Project2, 1
instance = comp, \FU|always0~9 , FU|always0~9, Project2, 1
instance = comp, \FU|always0~10 , FU|always0~10, Project2, 1
instance = comp, \executeBuffer|destRegOut[2] , executeBuffer|destRegOut[2], Project2, 1
instance = comp, \memoryBuffer|destRegOut[2] , memoryBuffer|destRegOut[2], Project2, 1
instance = comp, \memoryBuffer|destRegOut[1] , memoryBuffer|destRegOut[1], Project2, 1
instance = comp, \memoryBuffer|destRegOut[0] , memoryBuffer|destRegOut[0], Project2, 1
instance = comp, \FU|reg1Mux[0]~0 , FU|reg1Mux[0]~0, Project2, 1
instance = comp, \FU|reg1Mux[0]~1 , FU|reg1Mux[0]~1, Project2, 1
instance = comp, \decodeBuffer|destRegOut[3] , decodeBuffer|destRegOut[3], Project2, 1
instance = comp, \FU|always0~7 , FU|always0~7, Project2, 1
instance = comp, \FU|always0~8 , FU|always0~8, Project2, 1
instance = comp, \FU|reg1Mux[1]~3 , FU|reg1Mux[1]~3, Project2, 1
instance = comp, \decodeController|WideOr1~2 , decodeController|WideOr1~2, Project2, 1
instance = comp, \instMem|data~12 , instMem|data~12, Project2, 1
instance = comp, \instMem|data~13 , instMem|data~13, Project2, 1
instance = comp, \instMem|data~14 , instMem|data~14, Project2, 1
instance = comp, \instMem|data~11 , instMem|data~11, Project2, 1
instance = comp, \instMem|data~148 , instMem|data~148, Project2, 1
instance = comp, \instructionBuffer|instrOut[26] , instructionBuffer|instrOut[26], Project2, 1
instance = comp, \instMem|data~25 , instMem|data~25, Project2, 1
instance = comp, \instMem|data~27 , instMem|data~27, Project2, 1
instance = comp, \instMem|data~23 , instMem|data~23, Project2, 1
instance = comp, \instMem|data~136 , instMem|data~136, Project2, 1
instance = comp, \instructionBuffer|instrOut[27] , instructionBuffer|instrOut[27], Project2, 1
instance = comp, \decodeController|WideOr2~0 , decodeController|WideOr2~0, Project2, 1
instance = comp, \decodeBuffer|aluSelOut[1]~DUPLICATE , decodeBuffer|aluSelOut[1]~DUPLICATE, Project2, 1
instance = comp, \instMem|data~21 , instMem|data~21, Project2, 1
instance = comp, \instMem|data~22 , instMem|data~22, Project2, 1
instance = comp, \instMem|data~20 , instMem|data~20, Project2, 1
instance = comp, \instMem|data~19 , instMem|data~19, Project2, 1
instance = comp, \instMem|data~140 , instMem|data~140, Project2, 1
instance = comp, \instructionBuffer|instrOut[24] , instructionBuffer|instrOut[24], Project2, 1
instance = comp, \decodeController|WideOr3~1 , decodeController|WideOr3~1, Project2, 1
instance = comp, \decodeController|WideOr5~5 , decodeController|WideOr5~5, Project2, 1
instance = comp, \decodeController|WideOr3~0 , decodeController|WideOr3~0, Project2, 1
instance = comp, \decodeController|WideOr3~2 , decodeController|WideOr3~2, Project2, 1
instance = comp, \decodeBuffer|aluSelOut[0]~DUPLICATE , decodeBuffer|aluSelOut[0]~DUPLICATE, Project2, 1
instance = comp, \instMem|data~91 , instMem|data~91, Project2, 1
instance = comp, \instMem|data~92 , instMem|data~92, Project2, 1
instance = comp, \instMem|data~93 , instMem|data~93, Project2, 1
instance = comp, \instructionBuffer|instrOut[7] , instructionBuffer|instrOut[7], Project2, 1
instance = comp, \decodeBuffer|offsetOut[9]~DUPLICATE , decodeBuffer|offsetOut[9]~DUPLICATE, Project2, 1
instance = comp, \decodeController|WideOr5~1 , decodeController|WideOr5~1, Project2, 1
instance = comp, \decodeController|WideOr5~0 , decodeController|WideOr5~0, Project2, 1
instance = comp, \decodeController|WideOr5~3 , decodeController|WideOr5~3, Project2, 1
instance = comp, \decodeController|WideOr6~0 , decodeController|WideOr6~0, Project2, 1
instance = comp, \decodeController|WideOr6~1 , decodeController|WideOr6~1, Project2, 1
instance = comp, \decodeController|WideOr5~4 , decodeController|WideOr5~4, Project2, 1
instance = comp, \decodeBuffer|aluOpOut[2]~feeder , decodeBuffer|aluOpOut[2]~feeder, Project2, 1
instance = comp, \decodeBuffer|aluOpOut[2] , decodeBuffer|aluOpOut[2], Project2, 1
instance = comp, \decodeController|WideOr6~2 , decodeController|WideOr6~2, Project2, 1
instance = comp, \decodeController|WideOr6~3 , decodeController|WideOr6~3, Project2, 1
instance = comp, \decodeController|WideOr6~4 , decodeController|WideOr6~4, Project2, 1
instance = comp, \decodeController|WideOr6~5 , decodeController|WideOr6~5, Project2, 1
instance = comp, \decodeBuffer|aluOpOut[1]~DUPLICATE , decodeBuffer|aluOpOut[1]~DUPLICATE, Project2, 1
instance = comp, \decodeController|WideOr4~0 , decodeController|WideOr4~0, Project2, 1
instance = comp, \decodeController|WideOr4~1 , decodeController|WideOr4~1, Project2, 1
instance = comp, \decodeBuffer|aluOpOut[3] , decodeBuffer|aluOpOut[3], Project2, 1
instance = comp, \procAlu|Mux29~0 , procAlu|Mux29~0, Project2, 1
instance = comp, \truealuResult~0 , truealuResult~0, Project2, 1
instance = comp, \truealuResult[7]~10 , truealuResult[7]~10, Project2, 1
instance = comp, \instMem|data~51 , instMem|data~51, Project2, 1
instance = comp, \instMem|data~50 , instMem|data~50, Project2, 1
instance = comp, \instMem|data~117 , instMem|data~117, Project2, 1
instance = comp, \instructionBuffer|instrOut[14] , instructionBuffer|instrOut[14], Project2, 1
instance = comp, \decodeController|Decoder0~0 , decodeController|Decoder0~0, Project2, 1
instance = comp, \decodeController|Decoder0~1 , decodeController|Decoder0~1, Project2, 1
instance = comp, \rs2Mux|Mux1~0 , rs2Mux|Mux1~0, Project2, 1
instance = comp, \instMem|data~127 , instMem|data~127, Project2, 1
instance = comp, \instMem|data~128 , instMem|data~128, Project2, 1
instance = comp, \instMem|data~42 , instMem|data~42, Project2, 1
instance = comp, \instructionBuffer|instrOut[13] , instructionBuffer|instrOut[13], Project2, 1
instance = comp, \rs2Mux|Mux2~0 , rs2Mux|Mux2~0, Project2, 1
instance = comp, \instMem|data~2 , instMem|data~2, Project2, 1
instance = comp, \instMem|data~3 , instMem|data~3, Project2, 1
instance = comp, \instMem|data~1 , instMem|data~1, Project2, 1
instance = comp, \instMem|data~0 , instMem|data~0, Project2, 1
instance = comp, \instMem|data~4 , instMem|data~4, Project2, 1
instance = comp, \instructionBuffer|instrOut[12] , instructionBuffer|instrOut[12], Project2, 1
instance = comp, \instMem|data~36 , instMem|data~36, Project2, 1
instance = comp, \instMem|data~37 , instMem|data~37, Project2, 1
instance = comp, \instMem|data~38 , instMem|data~38, Project2, 1
instance = comp, \instMem|data~39 , instMem|data~39, Project2, 1
instance = comp, \instMem|data~40 , instMem|data~40, Project2, 1
instance = comp, \instructionBuffer|instrOut[16] , instructionBuffer|instrOut[16], Project2, 1
instance = comp, \rs2Mux|Mux3~0 , rs2Mux|Mux3~0, Project2, 1
instance = comp, \FU|reg2Mux[0]~0 , FU|reg2Mux[0]~0, Project2, 1
instance = comp, \FU|reg2Mux[0]~1 , FU|reg2Mux[0]~1, Project2, 1
instance = comp, \executeBuffer|destRegOut[3] , executeBuffer|destRegOut[3], Project2, 1
instance = comp, \FU|always0~5 , FU|always0~5, Project2, 1
instance = comp, \FU|always0~6 , FU|always0~6, Project2, 1
instance = comp, \FU|always0~0 , FU|always0~0, Project2, 1
instance = comp, \FU|always0~1 , FU|always0~1, Project2, 1
instance = comp, \FU|always0~2 , FU|always0~2, Project2, 1
instance = comp, \FU|reg2Mux[0]~2 , FU|reg2Mux[0]~2, Project2, 1
instance = comp, \FU|reg2Mux[1]~3 , FU|reg2Mux[1]~3, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~59 , decodeBuffer|src2RegOut~59, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[7]~DUPLICATE , decodeBuffer|src2RegOut[7]~DUPLICATE, Project2, 1
instance = comp, \alu2Mux|Mux24~1 , alu2Mux|Mux24~1, Project2, 1
instance = comp, \decodeBuffer|aluSelOut[0] , decodeBuffer|aluSelOut[0], Project2, 1
instance = comp, \pcIncrementer|Add0~1 , pcIncrementer|Add0~1, Project2, 1
instance = comp, \pcIncrementer|Add0~97 , pcIncrementer|Add0~97, Project2, 1
instance = comp, \instructionBuffer|pcOut[6] , instructionBuffer|pcOut[6], Project2, 1
instance = comp, \decodeBuffer|incPCOut[6]~feeder , decodeBuffer|incPCOut[6]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[6] , decodeBuffer|incPCOut[6], Project2, 1
instance = comp, \executeBuffer|pcOut[6]~feeder , executeBuffer|pcOut[6]~feeder, Project2, 1
instance = comp, \executeBuffer|pcOut[6] , executeBuffer|pcOut[6], Project2, 1
instance = comp, \decodeController|WideOr5~2 , decodeController|WideOr5~2, Project2, 1
instance = comp, \decodeController|Decoder0~2 , decodeController|Decoder0~2, Project2, 1
instance = comp, \decodeController|WideOr14~0 , decodeController|WideOr14~0, Project2, 1
instance = comp, \decodeBuffer|dstRegMuxOut[0] , decodeBuffer|dstRegMuxOut[0], Project2, 1
instance = comp, \executeBuffer|dstMuxOut[0] , executeBuffer|dstMuxOut[0], Project2, 1
instance = comp, \FPGA_RESET_N~input , FPGA_RESET_N~input, Project2, 1
instance = comp, \decodeController|WideOr12~0 , decodeController|WideOr12~0, Project2, 1
instance = comp, \decodeController|WideOr12~1 , decodeController|WideOr12~1, Project2, 1
instance = comp, \decodeController|WideOr12~2 , decodeController|WideOr12~2, Project2, 1
instance = comp, \decodeBuffer|regWrEnOut , decodeBuffer|regWrEnOut, Project2, 1
instance = comp, \executeBuffer|regWrEnOut , executeBuffer|regWrEnOut, Project2, 1
instance = comp, \memoryBuffer|regWrEnOut , memoryBuffer|regWrEnOut, Project2, 1
instance = comp, \executeBuffer|destRegOut[3]~DUPLICATE , executeBuffer|destRegOut[3]~DUPLICATE, Project2, 1
instance = comp, \memoryBuffer|destRegOut[3] , memoryBuffer|destRegOut[3], Project2, 1
instance = comp, \regFile|R9|dataOut[25]~0 , regFile|R9|dataOut[25]~0, Project2, 1
instance = comp, \regFile|R9|dataOut[6] , regFile|R9|dataOut[6], Project2, 1
instance = comp, \regFile|R13|dataOut[20]~0 , regFile|R13|dataOut[20]~0, Project2, 1
instance = comp, \regFile|R13|dataOut[6] , regFile|R13|dataOut[6], Project2, 1
instance = comp, \regFile|R5|dataOut[6]~feeder , regFile|R5|dataOut[6]~feeder, Project2, 1
instance = comp, \regFile|R5|dataOut[10]~0 , regFile|R5|dataOut[10]~0, Project2, 1
instance = comp, \regFile|R5|dataOut[6] , regFile|R5|dataOut[6], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~145 , decodeBuffer|src1RegOut~145, Project2, 1
instance = comp, \regFile|R6|dataOut[6]~feeder , regFile|R6|dataOut[6]~feeder, Project2, 1
instance = comp, \memoryBuffer|destRegOut[3]~DUPLICATE , memoryBuffer|destRegOut[3]~DUPLICATE, Project2, 1
instance = comp, \regFile|R6|dataOut[24]~0 , regFile|R6|dataOut[24]~0, Project2, 1
instance = comp, \regFile|R6|dataOut[6] , regFile|R6|dataOut[6], Project2, 1
instance = comp, \regFile|R10|dataOut[13]~0 , regFile|R10|dataOut[13]~0, Project2, 1
instance = comp, \regFile|R10|dataOut[6] , regFile|R10|dataOut[6], Project2, 1
instance = comp, \regFile|R14|dataOut[1]~0 , regFile|R14|dataOut[1]~0, Project2, 1
instance = comp, \regFile|R14|dataOut[6] , regFile|R14|dataOut[6], Project2, 1
instance = comp, \regFile|R2|dataOut[27]~0 , regFile|R2|dataOut[27]~0, Project2, 1
instance = comp, \regFile|R2|dataOut[6] , regFile|R2|dataOut[6], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~146 , decodeBuffer|src1RegOut~146, Project2, 1
instance = comp, \regFile|R12|dataOut[6]~feeder , regFile|R12|dataOut[6]~feeder, Project2, 1
instance = comp, \regFile|R12|dataOut[5]~0 , regFile|R12|dataOut[5]~0, Project2, 1
instance = comp, \regFile|R12|dataOut[6] , regFile|R12|dataOut[6], Project2, 1
instance = comp, \regFile|R4|dataOut[6]~feeder , regFile|R4|dataOut[6]~feeder, Project2, 1
instance = comp, \regFile|R4|dataOut[17]~0 , regFile|R4|dataOut[17]~0, Project2, 1
instance = comp, \regFile|R4|dataOut[6] , regFile|R4|dataOut[6], Project2, 1
instance = comp, \regFile|R0|dataOut[12]~0 , regFile|R0|dataOut[12]~0, Project2, 1
instance = comp, \regFile|R0|dataOut[6] , regFile|R0|dataOut[6], Project2, 1
instance = comp, \regFile|R8|dataOut[6]~feeder , regFile|R8|dataOut[6]~feeder, Project2, 1
instance = comp, \regFile|R8|dataOut[26]~0 , regFile|R8|dataOut[26]~0, Project2, 1
instance = comp, \regFile|R8|dataOut[6] , regFile|R8|dataOut[6], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~144 , decodeBuffer|src1RegOut~144, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~148 , decodeBuffer|src1RegOut~148, Project2, 1
instance = comp, \decodeController|WideOr7~0 , decodeController|WideOr7~0, Project2, 1
instance = comp, \decodeController|WideOr7~1 , decodeController|WideOr7~1, Project2, 1
instance = comp, \decodeBuffer|aluOpOut[0] , decodeBuffer|aluOpOut[0], Project2, 1
instance = comp, \decodeBuffer|aluOpOut[3]~DUPLICATE , decodeBuffer|aluOpOut[3]~DUPLICATE, Project2, 1
instance = comp, \alu2Mux|Mux25~0 , alu2Mux|Mux25~0, Project2, 1
instance = comp, \decodeBuffer|aluOpOut[2]~DUPLICATE , decodeBuffer|aluOpOut[2]~DUPLICATE, Project2, 1
instance = comp, \procAlu|Mux25~0 , procAlu|Mux25~0, Project2, 1
instance = comp, \truealuResult[6]~9 , truealuResult[6]~9, Project2, 1
instance = comp, \FU|reg1Mux[0]~2 , FU|reg1Mux[0]~2, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~149 , decodeBuffer|src1RegOut~149, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[6]~DUPLICATE , decodeBuffer|src1RegOut[6]~DUPLICATE, Project2, 1
instance = comp, \decodeController|WideOr13~0 , decodeController|WideOr13~0, Project2, 1
instance = comp, \decodeBuffer|dstRegMuxOut[1] , decodeBuffer|dstRegMuxOut[1], Project2, 1
instance = comp, \executeBuffer|dstMuxOut[1] , executeBuffer|dstMuxOut[1], Project2, 1
instance = comp, \decodeBuffer|aluOpOut[1] , decodeBuffer|aluOpOut[1], Project2, 1
instance = comp, \instMem|data~82 , instMem|data~82, Project2, 1
instance = comp, \instMem|data~83 , instMem|data~83, Project2, 1
instance = comp, \instMem|data~84 , instMem|data~84, Project2, 1
instance = comp, \instMem|data~85 , instMem|data~85, Project2, 1
instance = comp, \instructionBuffer|instrOut[5] , instructionBuffer|instrOut[5], Project2, 1
instance = comp, \decodeBuffer|offsetOut[7] , decodeBuffer|offsetOut[7], Project2, 1
instance = comp, \alu2Mux|Mux26~0 , alu2Mux|Mux26~0, Project2, 1
instance = comp, \procAlu|Mux26~0 , procAlu|Mux26~0, Project2, 1
instance = comp, \truealuResult[5]~8 , truealuResult[5]~8, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~47 , decodeBuffer|src2RegOut~47, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[5] , decodeBuffer|src2RegOut[5], Project2, 1
instance = comp, \alu2Mux|Mux26~1 , alu2Mux|Mux26~1, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[4]~DUPLICATE , decodeBuffer|src1RegOut[4]~DUPLICATE, Project2, 1
instance = comp, \instructionBuffer|pcOut[3] , instructionBuffer|pcOut[3], Project2, 1
instance = comp, \decodeBuffer|incPCOut[3] , decodeBuffer|incPCOut[3], Project2, 1
instance = comp, \executeBuffer|pcOut[3] , executeBuffer|pcOut[3], Project2, 1
instance = comp, \instMem|data~70 , instMem|data~70, Project2, 1
instance = comp, \instMem|data~69 , instMem|data~69, Project2, 1
instance = comp, \instMem|data~68 , instMem|data~68, Project2, 1
instance = comp, \instMem|data~71 , instMem|data~71, Project2, 1
instance = comp, \instructionBuffer|instrOut[2] , instructionBuffer|instrOut[2], Project2, 1
instance = comp, \decodeBuffer|offsetOut[4] , decodeBuffer|offsetOut[4], Project2, 1
instance = comp, \regFile|R5|dataOut[2] , regFile|R5|dataOut[2], Project2, 1
instance = comp, \regFile|R6|dataOut[2] , regFile|R6|dataOut[2], Project2, 1
instance = comp, \regFile|R4|dataOut[2] , regFile|R4|dataOut[2], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~7 , decodeBuffer|src2RegOut~7, Project2, 1
instance = comp, \regFile|R14|dataOut[2] , regFile|R14|dataOut[2], Project2, 1
instance = comp, \regFile|R13|dataOut[2] , regFile|R13|dataOut[2], Project2, 1
instance = comp, \regFile|R12|dataOut[2] , regFile|R12|dataOut[2], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~9 , decodeBuffer|src2RegOut~9, Project2, 1
instance = comp, \regFile|R2|dataOut[2] , regFile|R2|dataOut[2], Project2, 1
instance = comp, \regFile|R1|dataOut[2]~feeder , regFile|R1|dataOut[2]~feeder, Project2, 1
instance = comp, \regFile|R1|dataOut[9]~0 , regFile|R1|dataOut[9]~0, Project2, 1
instance = comp, \regFile|R1|dataOut[2] , regFile|R1|dataOut[2], Project2, 1
instance = comp, \regFile|R0|dataOut[2] , regFile|R0|dataOut[2], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~6 , decodeBuffer|src2RegOut~6, Project2, 1
instance = comp, \regFile|R8|dataOut[2] , regFile|R8|dataOut[2], Project2, 1
instance = comp, \regFile|R10|dataOut[2] , regFile|R10|dataOut[2], Project2, 1
instance = comp, \regFile|R11|dataOut[28]~0 , regFile|R11|dataOut[28]~0, Project2, 1
instance = comp, \regFile|R11|dataOut[2] , regFile|R11|dataOut[2], Project2, 1
instance = comp, \regFile|R9|dataOut[2]~feeder , regFile|R9|dataOut[2]~feeder, Project2, 1
instance = comp, \regFile|R9|dataOut[2] , regFile|R9|dataOut[2], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~8 , decodeBuffer|src2RegOut~8, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~10 , decodeBuffer|src2RegOut~10, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~11 , decodeBuffer|src2RegOut~11, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[2] , decodeBuffer|src2RegOut[2], Project2, 1
instance = comp, \alu2Mux|Mux29~1 , alu2Mux|Mux29~1, Project2, 1
instance = comp, \instMem|data~99 , instMem|data~99, Project2, 1
instance = comp, \instMem|data~98 , instMem|data~98, Project2, 1
instance = comp, \instMem|data~100 , instMem|data~100, Project2, 1
instance = comp, \instMem|data~97 , instMem|data~97, Project2, 1
instance = comp, \instructionBuffer|instrOut[1] , instructionBuffer|instrOut[1], Project2, 1
instance = comp, \decodeBuffer|offsetOut[3] , decodeBuffer|offsetOut[3], Project2, 1
instance = comp, \alu2Mux|Mux30~0 , alu2Mux|Mux30~0, Project2, 1
instance = comp, \procAlu|Mux30~0 , procAlu|Mux30~0, Project2, 1
instance = comp, \stallPc|out[1]~26 , stallPc|out[1]~26, Project2, 1
instance = comp, \pc|dataOut[1] , pc|dataOut[1], Project2, 1
instance = comp, \instructionBuffer|pcOut[1] , instructionBuffer|pcOut[1], Project2, 1
instance = comp, \decodeBuffer|incPCOut[1] , decodeBuffer|incPCOut[1], Project2, 1
instance = comp, \executeBuffer|pcOut[1] , executeBuffer|pcOut[1], Project2, 1
instance = comp, \procAlu|Mux7~1 , procAlu|Mux7~1, Project2, 1
instance = comp, \procAlu|Mux2~0 , procAlu|Mux2~0, Project2, 1
instance = comp, \decodeBuffer|offsetOut[15] , decodeBuffer|offsetOut[15], Project2, 1
instance = comp, \alu2Mux|Mux18~0 , alu2Mux|Mux18~0, Project2, 1
instance = comp, \procAlu|Mux7~0 , procAlu|Mux7~0, Project2, 1
instance = comp, \alu2Mux|Mux27~0 , alu2Mux|Mux27~0, Project2, 1
instance = comp, \executeBuffer|src1RegOut[16]~feeder , executeBuffer|src1RegOut[16]~feeder, Project2, 1
instance = comp, \executeBuffer|src1RegOut[16] , executeBuffer|src1RegOut[16], Project2, 1
instance = comp, \decodeBuffer|aluSelOut[1] , decodeBuffer|aluSelOut[1], Project2, 1
instance = comp, \instMem|data~74 , instMem|data~74, Project2, 1
instance = comp, \instMem|data~73 , instMem|data~73, Project2, 1
instance = comp, \instMem|data~72 , instMem|data~72, Project2, 1
instance = comp, \instMem|data~75 , instMem|data~75, Project2, 1
instance = comp, \instructionBuffer|instrOut[3] , instructionBuffer|instrOut[3], Project2, 1
instance = comp, \decodeBuffer|offsetOut[5] , decodeBuffer|offsetOut[5], Project2, 1
instance = comp, \alu2Mux|Mux28~0 , alu2Mux|Mux28~0, Project2, 1
instance = comp, \procAlu|Mux28~0 , procAlu|Mux28~0, Project2, 1
instance = comp, \procAlu|Add0~1 , procAlu|Add0~1, Project2, 1
instance = comp, \procAlu|Add0~9 , procAlu|Add0~9, Project2, 1
instance = comp, \procAlu|Mux28~1 , procAlu|Mux28~1, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[3] , executeBuffer|aluCalcOut[3], Project2, 1
instance = comp, \instMem|data~110 , instMem|data~110, Project2, 1
instance = comp, \instMem|data~109 , instMem|data~109, Project2, 1
instance = comp, \instMem|data~111 , instMem|data~111, Project2, 1
instance = comp, \instMem|data~80 , instMem|data~80, Project2, 1
instance = comp, \instructionBuffer|instrOut[8] , instructionBuffer|instrOut[8], Project2, 1
instance = comp, \decodeBuffer|offsetOut[10] , decodeBuffer|offsetOut[10], Project2, 1
instance = comp, \SW8|Add0~17 , SW8|Add0~17, Project2, 1
instance = comp, \SW[8]~input , SW[8]~input, Project2, 1
instance = comp, \SW8|gate_0~feeder , SW8|gate_0~feeder, Project2, 1
instance = comp, \SW8|gate_0 , SW8|gate_0, Project2, 1
instance = comp, \SW8|gate_1~feeder , SW8|gate_1~feeder, Project2, 1
instance = comp, \SW8|gate_1 , SW8|gate_1, Project2, 1
instance = comp, \SW8|always2~0 , SW8|always2~0, Project2, 1
instance = comp, \SW8|cnt[0] , SW8|cnt[0], Project2, 1
instance = comp, \SW8|Add0~41 , SW8|Add0~41, Project2, 1
instance = comp, \SW8|cnt[1] , SW8|cnt[1], Project2, 1
instance = comp, \SW8|Add0~45 , SW8|Add0~45, Project2, 1
instance = comp, \SW8|cnt[2] , SW8|cnt[2], Project2, 1
instance = comp, \SW8|Add0~49 , SW8|Add0~49, Project2, 1
instance = comp, \SW8|cnt[3] , SW8|cnt[3], Project2, 1
instance = comp, \SW8|Add0~53 , SW8|Add0~53, Project2, 1
instance = comp, \SW8|cnt[4] , SW8|cnt[4], Project2, 1
instance = comp, \SW8|Add0~61 , SW8|Add0~61, Project2, 1
instance = comp, \SW8|cnt[5] , SW8|cnt[5], Project2, 1
instance = comp, \SW8|Add0~57 , SW8|Add0~57, Project2, 1
instance = comp, \SW8|cnt[6] , SW8|cnt[6], Project2, 1
instance = comp, \SW8|Add0~25 , SW8|Add0~25, Project2, 1
instance = comp, \SW8|cnt[7] , SW8|cnt[7], Project2, 1
instance = comp, \SW8|Add0~29 , SW8|Add0~29, Project2, 1
instance = comp, \SW8|cnt[8] , SW8|cnt[8], Project2, 1
instance = comp, \SW8|Add0~33 , SW8|Add0~33, Project2, 1
instance = comp, \SW8|cnt[9] , SW8|cnt[9], Project2, 1
instance = comp, \SW8|Add0~37 , SW8|Add0~37, Project2, 1
instance = comp, \SW8|cnt[10] , SW8|cnt[10], Project2, 1
instance = comp, \SW8|Add0~21 , SW8|Add0~21, Project2, 1
instance = comp, \SW8|cnt[11] , SW8|cnt[11], Project2, 1
instance = comp, \SW8|Add0~13 , SW8|Add0~13, Project2, 1
instance = comp, \SW8|cnt[12] , SW8|cnt[12], Project2, 1
instance = comp, \SW8|Add0~9 , SW8|Add0~9, Project2, 1
instance = comp, \SW8|cnt[13] , SW8|cnt[13], Project2, 1
instance = comp, \SW8|cnt[14] , SW8|cnt[14], Project2, 1
instance = comp, \SW8|out~0 , SW8|out~0, Project2, 1
instance = comp, \SW8|out~2 , SW8|out~2, Project2, 1
instance = comp, \SW8|out~1 , SW8|out~1, Project2, 1
instance = comp, \SW8|out~3 , SW8|out~3, Project2, 1
instance = comp, \SW8|out~4 , SW8|out~4, Project2, 1
instance = comp, \SW8|out , SW8|out, Project2, 1
instance = comp, \decodeBuffer|memWrEnOut , decodeBuffer|memWrEnOut, Project2, 1
instance = comp, \executeBuffer|memWrEnOut~feeder , executeBuffer|memWrEnOut~feeder, Project2, 1
instance = comp, \executeBuffer|memWrEnOut , executeBuffer|memWrEnOut, Project2, 1
instance = comp, \datamem|sw_reg[0]~0 , datamem|sw_reg[0]~0, Project2, 1
instance = comp, \datamem|sw_reg[8] , datamem|sw_reg[8], Project2, 1
instance = comp, \executeBuffer|src1RegOut[8] , executeBuffer|src1RegOut[8], Project2, 1
instance = comp, \executeBuffer|pcOut[9] , executeBuffer|pcOut[9], Project2, 1
instance = comp, \SW9|Add0~17 , SW9|Add0~17, Project2, 1
instance = comp, \SW[9]~input , SW[9]~input, Project2, 1
instance = comp, \SW9|gate_0 , SW9|gate_0, Project2, 1
instance = comp, \SW9|gate_1~feeder , SW9|gate_1~feeder, Project2, 1
instance = comp, \SW9|gate_1 , SW9|gate_1, Project2, 1
instance = comp, \SW9|always2~0 , SW9|always2~0, Project2, 1
instance = comp, \SW9|cnt[0] , SW9|cnt[0], Project2, 1
instance = comp, \SW9|Add0~41 , SW9|Add0~41, Project2, 1
instance = comp, \SW9|cnt[1] , SW9|cnt[1], Project2, 1
instance = comp, \SW9|Add0~45 , SW9|Add0~45, Project2, 1
instance = comp, \SW9|cnt[2] , SW9|cnt[2], Project2, 1
instance = comp, \SW9|Add0~49 , SW9|Add0~49, Project2, 1
instance = comp, \SW9|cnt[3] , SW9|cnt[3], Project2, 1
instance = comp, \SW9|Add0~53 , SW9|Add0~53, Project2, 1
instance = comp, \SW9|cnt[4] , SW9|cnt[4], Project2, 1
instance = comp, \SW9|Add0~61 , SW9|Add0~61, Project2, 1
instance = comp, \SW9|cnt[5] , SW9|cnt[5], Project2, 1
instance = comp, \SW9|Add0~57 , SW9|Add0~57, Project2, 1
instance = comp, \SW9|cnt[6] , SW9|cnt[6], Project2, 1
instance = comp, \SW9|Add0~33 , SW9|Add0~33, Project2, 1
instance = comp, \SW9|cnt[7] , SW9|cnt[7], Project2, 1
instance = comp, \SW9|Add0~25 , SW9|Add0~25, Project2, 1
instance = comp, \SW9|cnt[8] , SW9|cnt[8], Project2, 1
instance = comp, \SW9|Add0~29 , SW9|Add0~29, Project2, 1
instance = comp, \SW9|cnt[9] , SW9|cnt[9], Project2, 1
instance = comp, \SW9|Add0~21 , SW9|Add0~21, Project2, 1
instance = comp, \SW9|cnt[10] , SW9|cnt[10], Project2, 1
instance = comp, \SW9|Add0~13 , SW9|Add0~13, Project2, 1
instance = comp, \SW9|cnt[11] , SW9|cnt[11], Project2, 1
instance = comp, \SW9|Add0~9 , SW9|Add0~9, Project2, 1
instance = comp, \SW9|cnt[12] , SW9|cnt[12], Project2, 1
instance = comp, \SW9|Add0~5 , SW9|Add0~5, Project2, 1
instance = comp, \SW9|cnt[13] , SW9|cnt[13], Project2, 1
instance = comp, \SW9|Add0~1 , SW9|Add0~1, Project2, 1
instance = comp, \SW9|cnt[14] , SW9|cnt[14], Project2, 1
instance = comp, \SW9|Add0~37 , SW9|Add0~37, Project2, 1
instance = comp, \SW9|cnt[15] , SW9|cnt[15], Project2, 1
instance = comp, \SW9|out~1 , SW9|out~1, Project2, 1
instance = comp, \SW9|out~2 , SW9|out~2, Project2, 1
instance = comp, \SW9|out~3 , SW9|out~3, Project2, 1
instance = comp, \SW9|out~0 , SW9|out~0, Project2, 1
instance = comp, \SW9|out~4 , SW9|out~4, Project2, 1
instance = comp, \SW9|out , SW9|out, Project2, 1
instance = comp, \datamem|sw_reg[9] , datamem|sw_reg[9], Project2, 1
instance = comp, \instMem|data~95 , instMem|data~95, Project2, 1
instance = comp, \instMem|data~94 , instMem|data~94, Project2, 1
instance = comp, \instMem|data~96 , instMem|data~96, Project2, 1
instance = comp, \instructionBuffer|instrOut[10] , instructionBuffer|instrOut[10], Project2, 1
instance = comp, \decodeBuffer|offsetOut[12] , decodeBuffer|offsetOut[12], Project2, 1
instance = comp, \executeBuffer|src1RegOut[10] , executeBuffer|src1RegOut[10], Project2, 1
instance = comp, \instMem|data~78 , instMem|data~78, Project2, 1
instance = comp, \instMem|data~79 , instMem|data~79, Project2, 1
instance = comp, \instructionBuffer|instrOut~0 , instructionBuffer|instrOut~0, Project2, 1
instance = comp, \instructionBuffer|instrOut~1 , instructionBuffer|instrOut~1, Project2, 1
instance = comp, \instructionBuffer|instrOut[9] , instructionBuffer|instrOut[9], Project2, 1
instance = comp, \decodeBuffer|offsetOut[11] , decodeBuffer|offsetOut[11], Project2, 1
instance = comp, \alu2Mux|Mux21~0 , alu2Mux|Mux21~0, Project2, 1
instance = comp, \procAlu|Mux21~0 , procAlu|Mux21~0, Project2, 1
instance = comp, \truealuResult[10]~17 , truealuResult[10]~17, Project2, 1
instance = comp, \regFile|R10|dataOut[10] , regFile|R10|dataOut[10], Project2, 1
instance = comp, \regFile|R2|dataOut[10]~feeder , regFile|R2|dataOut[10]~feeder, Project2, 1
instance = comp, \regFile|R2|dataOut[10] , regFile|R2|dataOut[10], Project2, 1
instance = comp, \regFile|R14|dataOut[10] , regFile|R14|dataOut[10], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~98 , decodeBuffer|src1RegOut~98, Project2, 1
instance = comp, \regFile|R9|dataOut[10]~feeder , regFile|R9|dataOut[10]~feeder, Project2, 1
instance = comp, \regFile|R9|dataOut[10] , regFile|R9|dataOut[10], Project2, 1
instance = comp, \regFile|R13|dataOut[10]~feeder , regFile|R13|dataOut[10]~feeder, Project2, 1
instance = comp, \regFile|R13|dataOut[10] , regFile|R13|dataOut[10], Project2, 1
instance = comp, \regFile|R1|dataOut[10]~feeder , regFile|R1|dataOut[10]~feeder, Project2, 1
instance = comp, \regFile|R1|dataOut[10] , regFile|R1|dataOut[10], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~97 , decodeBuffer|src1RegOut~97, Project2, 1
instance = comp, \regFile|R7|dataOut[10]~feeder , regFile|R7|dataOut[10]~feeder, Project2, 1
instance = comp, \regFile|R7|dataOut[26]~0 , regFile|R7|dataOut[26]~0, Project2, 1
instance = comp, \regFile|R7|dataOut[10] , regFile|R7|dataOut[10], Project2, 1
instance = comp, \regFile|R15|dataOut[10]~feeder , regFile|R15|dataOut[10]~feeder, Project2, 1
instance = comp, \regFile|R15|dataOut[4]~0 , regFile|R15|dataOut[4]~0, Project2, 1
instance = comp, \regFile|R15|dataOut[10] , regFile|R15|dataOut[10], Project2, 1
instance = comp, \regFile|R3|dataOut[7]~0 , regFile|R3|dataOut[7]~0, Project2, 1
instance = comp, \regFile|R3|dataOut[10] , regFile|R3|dataOut[10], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~99 , decodeBuffer|src1RegOut~99, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~100 , decodeBuffer|src1RegOut~100, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~101 , decodeBuffer|src1RegOut~101, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[10] , decodeBuffer|src1RegOut[10], Project2, 1
instance = comp, \regFile|R15|dataOut[9] , regFile|R15|dataOut[9], Project2, 1
instance = comp, \regFile|R14|dataOut[9] , regFile|R14|dataOut[9], Project2, 1
instance = comp, \regFile|R13|dataOut[9] , regFile|R13|dataOut[9], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~183 , decodeBuffer|src1RegOut~183, Project2, 1
instance = comp, \regFile|R2|dataOut[9] , regFile|R2|dataOut[9], Project2, 1
instance = comp, \regFile|R0|dataOut[9] , regFile|R0|dataOut[9], Project2, 1
instance = comp, \regFile|R1|dataOut[9] , regFile|R1|dataOut[9], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~180 , decodeBuffer|src1RegOut~180, Project2, 1
instance = comp, \regFile|R5|dataOut[9] , regFile|R5|dataOut[9], Project2, 1
instance = comp, \regFile|R6|dataOut[9]~feeder , regFile|R6|dataOut[9]~feeder, Project2, 1
instance = comp, \regFile|R6|dataOut[9] , regFile|R6|dataOut[9], Project2, 1
instance = comp, \regFile|R4|dataOut[9] , regFile|R4|dataOut[9], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~181 , decodeBuffer|src1RegOut~181, Project2, 1
instance = comp, \regFile|R9|dataOut[9] , regFile|R9|dataOut[9], Project2, 1
instance = comp, \regFile|R8|dataOut[9] , regFile|R8|dataOut[9], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~182 , decodeBuffer|src1RegOut~182, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~184 , decodeBuffer|src1RegOut~184, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~185 , decodeBuffer|src1RegOut~185, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[9] , decodeBuffer|src1RegOut[9], Project2, 1
instance = comp, \decodeBuffer|offsetOut[9] , decodeBuffer|offsetOut[9], Project2, 1
instance = comp, \decodeBuffer|src2RegOut[8] , decodeBuffer|src2RegOut[8], Project2, 1
instance = comp, \alu2Mux|Mux23~0 , alu2Mux|Mux23~0, Project2, 1
instance = comp, \procAlu|Mux23~0 , procAlu|Mux23~0, Project2, 1
instance = comp, \truealuResult[8]~11 , truealuResult[8]~11, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~179 , decodeBuffer|src1RegOut~179, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[8] , decodeBuffer|src1RegOut[8], Project2, 1
instance = comp, \pcIncrementer|Add0~57 , pcIncrementer|Add0~57, Project2, 1
instance = comp, \instructionBuffer|pcOut[8] , instructionBuffer|pcOut[8], Project2, 1
instance = comp, \decodeBuffer|incPCOut[8] , decodeBuffer|incPCOut[8], Project2, 1
instance = comp, \instMem|data~90 , instMem|data~90, Project2, 1
instance = comp, \instMem|data~88 , instMem|data~88, Project2, 1
instance = comp, \instMem|data~105 , instMem|data~105, Project2, 1
instance = comp, \instMem|data~89 , instMem|data~89, Project2, 1
instance = comp, \instMem|data~101 , instMem|data~101, Project2, 1
instance = comp, \instructionBuffer|instrOut[6] , instructionBuffer|instrOut[6], Project2, 1
instance = comp, \decodeBuffer|offsetOut[8] , decodeBuffer|offsetOut[8], Project2, 1
instance = comp, \pcIncrementer|Add0~93 , pcIncrementer|Add0~93, Project2, 1
instance = comp, \instructionBuffer|pcOut[7] , instructionBuffer|pcOut[7], Project2, 1
instance = comp, \decodeBuffer|incPCOut[7]~feeder , decodeBuffer|incPCOut[7]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[7] , decodeBuffer|incPCOut[7], Project2, 1
instance = comp, \instMem|data~106 , instMem|data~106, Project2, 1
instance = comp, \instMem|data~107 , instMem|data~107, Project2, 1
instance = comp, \instMem|data~108 , instMem|data~108, Project2, 1
instance = comp, \instMem|data~86 , instMem|data~86, Project2, 1
instance = comp, \instMem|data~87 , instMem|data~87, Project2, 1
instance = comp, \instructionBuffer|instrOut[4] , instructionBuffer|instrOut[4], Project2, 1
instance = comp, \decodeBuffer|offsetOut[6] , decodeBuffer|offsetOut[6], Project2, 1
instance = comp, \instructionBuffer|pcOut[5] , instructionBuffer|pcOut[5], Project2, 1
instance = comp, \decodeBuffer|incPCOut[5] , decodeBuffer|incPCOut[5], Project2, 1
instance = comp, \pcIncrementer|Add0~77 , pcIncrementer|Add0~77, Project2, 1
instance = comp, \instructionBuffer|pcOut[4] , instructionBuffer|pcOut[4], Project2, 1
instance = comp, \decodeBuffer|incPCOut[4] , decodeBuffer|incPCOut[4], Project2, 1
instance = comp, \decodeBuffer|offsetOut[4]~DUPLICATE , decodeBuffer|offsetOut[4]~DUPLICATE, Project2, 1
instance = comp, \decodeBuffer|offsetOut[3]~DUPLICATE , decodeBuffer|offsetOut[3]~DUPLICATE, Project2, 1
instance = comp, \instMem|data~77 , instMem|data~77, Project2, 1
instance = comp, \instMem|data~76 , instMem|data~76, Project2, 1
instance = comp, \instMem|data~112 , instMem|data~112, Project2, 1
instance = comp, \instructionBuffer|instrOut[0] , instructionBuffer|instrOut[0], Project2, 1
instance = comp, \decodeBuffer|offsetOut[2]~feeder , decodeBuffer|offsetOut[2]~feeder, Project2, 1
instance = comp, \decodeBuffer|offsetOut[2]~DUPLICATE , decodeBuffer|offsetOut[2]~DUPLICATE, Project2, 1
instance = comp, \brOffsetAdder|Add0~73 , brOffsetAdder|Add0~73, Project2, 1
instance = comp, \brOffsetAdder|Add0~101 , brOffsetAdder|Add0~101, Project2, 1
instance = comp, \brOffsetAdder|Add0~77 , brOffsetAdder|Add0~77, Project2, 1
instance = comp, \brOffsetAdder|Add0~97 , brOffsetAdder|Add0~97, Project2, 1
instance = comp, \brOffsetAdder|Add0~93 , brOffsetAdder|Add0~93, Project2, 1
instance = comp, \brOffsetAdder|Add0~57 , brOffsetAdder|Add0~57, Project2, 1
instance = comp, \brOffsetAdder|Add0~5 , brOffsetAdder|Add0~5, Project2, 1
instance = comp, \brOffsetAdder|Add0~65 , brOffsetAdder|Add0~65, Project2, 1
instance = comp, \stallPc|out[10]~16 , stallPc|out[10]~16, Project2, 1
instance = comp, \pc|dataOut[10]~DUPLICATE , pc|dataOut[10]~DUPLICATE, Project2, 1
instance = comp, \pcIncrementer|Add0~5 , pcIncrementer|Add0~5, Project2, 1
instance = comp, \pcIncrementer|Add0~65 , pcIncrementer|Add0~65, Project2, 1
instance = comp, \instructionBuffer|pcOut[10] , instructionBuffer|pcOut[10], Project2, 1
instance = comp, \decodeBuffer|incPCOut[10] , decodeBuffer|incPCOut[10], Project2, 1
instance = comp, \brOffsetAdder|Add0~69 , brOffsetAdder|Add0~69, Project2, 1
instance = comp, \stallPc|out[11]~17 , stallPc|out[11]~17, Project2, 1
instance = comp, \pc|dataOut[11] , pc|dataOut[11], Project2, 1
instance = comp, \pcIncrementer|Add0~69 , pcIncrementer|Add0~69, Project2, 1
instance = comp, \instructionBuffer|pcOut[11] , instructionBuffer|pcOut[11], Project2, 1
instance = comp, \decodeBuffer|incPCOut[11] , decodeBuffer|incPCOut[11], Project2, 1
instance = comp, \executeBuffer|pcOut[11] , executeBuffer|pcOut[11], Project2, 1
instance = comp, \alu2Mux|Mux19~0 , alu2Mux|Mux19~0, Project2, 1
instance = comp, \procAlu|Mux19~0 , procAlu|Mux19~0, Project2, 1
instance = comp, \truealuResult[12]~15 , truealuResult[12]~15, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[9] , decodeBuffer|src2RegOut[9], Project2, 1
instance = comp, \executeBuffer|src1RegOut[9] , executeBuffer|src1RegOut[9], Project2, 1
instance = comp, \executeBuffer|src1RegOut[12] , executeBuffer|src1RegOut[12], Project2, 1
instance = comp, \decodeBuffer|offsetOut[16] , decodeBuffer|offsetOut[16], Project2, 1
instance = comp, \alu2Mux|Mux17~1 , alu2Mux|Mux17~1, Project2, 1
instance = comp, \pcIncrementer|Add0~61 , pcIncrementer|Add0~61, Project2, 1
instance = comp, \pcIncrementer|Add0~89 , pcIncrementer|Add0~89, Project2, 1
instance = comp, \instructionBuffer|pcOut[13] , instructionBuffer|pcOut[13], Project2, 1
instance = comp, \decodeBuffer|incPCOut[13] , decodeBuffer|incPCOut[13], Project2, 1
instance = comp, \executeBuffer|pcOut[13] , executeBuffer|pcOut[13], Project2, 1
instance = comp, \executeBuffer|aluCalcOut[29] , executeBuffer|aluCalcOut[29], Project2, 1
instance = comp, \decodeBuffer|src2RegOut[1] , decodeBuffer|src2RegOut[1], Project2, 1
instance = comp, \executeBuffer|src1RegOut[1] , executeBuffer|src1RegOut[1], Project2, 1
instance = comp, \executeBuffer|src1RegOut[2] , executeBuffer|src1RegOut[2], Project2, 1
instance = comp, \executeBuffer|src1RegOut[13] , executeBuffer|src1RegOut[13], Project2, 1
instance = comp, \executeBuffer|src1RegOut[29] , executeBuffer|src1RegOut[29], Project2, 1
instance = comp, \datamem|data_rtl_0|auto_generated|ram_block1a0 , datamem|data_rtl_0|auto_generated|ram_block1a0, Project2, 1
instance = comp, \dstRegMux|Mux18~0 , dstRegMux|Mux18~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[13] , memoryBuffer|memValOut[13], Project2, 1
instance = comp, \regFile|R14|dataOut[13] , regFile|R14|dataOut[13], Project2, 1
instance = comp, \regFile|R6|dataOut[13] , regFile|R6|dataOut[13], Project2, 1
instance = comp, \regFile|R10|dataOut[13] , regFile|R10|dataOut[13], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~14 , decodeBuffer|src2RegOut~14, Project2, 1
instance = comp, \regFile|R15|dataOut[13] , regFile|R15|dataOut[13], Project2, 1
instance = comp, \regFile|R3|dataOut[13] , regFile|R3|dataOut[13], Project2, 1
instance = comp, \regFile|R11|dataOut[13] , regFile|R11|dataOut[13], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~15 , decodeBuffer|src2RegOut~15, Project2, 1
instance = comp, \regFile|R5|dataOut[13]~feeder , regFile|R5|dataOut[13]~feeder, Project2, 1
instance = comp, \regFile|R5|dataOut[13] , regFile|R5|dataOut[13], Project2, 1
instance = comp, \regFile|R1|dataOut[13]~feeder , regFile|R1|dataOut[13]~feeder, Project2, 1
instance = comp, \regFile|R1|dataOut[13] , regFile|R1|dataOut[13], Project2, 1
instance = comp, \regFile|R13|dataOut[13] , regFile|R13|dataOut[13], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~13 , decodeBuffer|src2RegOut~13, Project2, 1
instance = comp, \regFile|R0|dataOut[13] , regFile|R0|dataOut[13], Project2, 1
instance = comp, \regFile|R8|dataOut[13]~feeder , regFile|R8|dataOut[13]~feeder, Project2, 1
instance = comp, \regFile|R8|dataOut[13] , regFile|R8|dataOut[13], Project2, 1
instance = comp, \regFile|R12|dataOut[13] , regFile|R12|dataOut[13], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~12 , decodeBuffer|src2RegOut~12, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~16 , decodeBuffer|src2RegOut~16, Project2, 1
instance = comp, \regFile|R7|dataOut[13] , regFile|R7|dataOut[13], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~61 , decodeBuffer|src1RegOut~61, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~60 , decodeBuffer|src1RegOut~60, Project2, 1
instance = comp, \regFile|R9|dataOut[13] , regFile|R9|dataOut[13], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~62 , decodeBuffer|src1RegOut~62, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~64 , decodeBuffer|src1RegOut~64, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~65 , decodeBuffer|src1RegOut~65, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[13] , decodeBuffer|src1RegOut[13], Project2, 1
instance = comp, \regFile|R14|dataOut[12]~feeder , regFile|R14|dataOut[12]~feeder, Project2, 1
instance = comp, \regFile|R14|dataOut[12] , regFile|R14|dataOut[12], Project2, 1
instance = comp, \regFile|R10|dataOut[12]~feeder , regFile|R10|dataOut[12]~feeder, Project2, 1
instance = comp, \regFile|R10|dataOut[12] , regFile|R10|dataOut[12], Project2, 1
instance = comp, \regFile|R2|dataOut[12] , regFile|R2|dataOut[12], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~68 , decodeBuffer|src1RegOut~68, Project2, 1
instance = comp, \regFile|R13|dataOut[12]~feeder , regFile|R13|dataOut[12]~feeder, Project2, 1
instance = comp, \regFile|R13|dataOut[12] , regFile|R13|dataOut[12], Project2, 1
instance = comp, \regFile|R9|dataOut[12] , regFile|R9|dataOut[12], Project2, 1
instance = comp, \regFile|R5|dataOut[12] , regFile|R5|dataOut[12], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~67 , decodeBuffer|src1RegOut~67, Project2, 1
instance = comp, \regFile|R15|dataOut[12]~feeder , regFile|R15|dataOut[12]~feeder, Project2, 1
instance = comp, \regFile|R15|dataOut[12] , regFile|R15|dataOut[12], Project2, 1
instance = comp, \regFile|R11|dataOut[12] , regFile|R11|dataOut[12], Project2, 1
instance = comp, \regFile|R7|dataOut[12]~feeder , regFile|R7|dataOut[12]~feeder, Project2, 1
instance = comp, \regFile|R7|dataOut[12] , regFile|R7|dataOut[12], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~69 , decodeBuffer|src1RegOut~69, Project2, 1
instance = comp, \regFile|R8|dataOut[12]~feeder , regFile|R8|dataOut[12]~feeder, Project2, 1
instance = comp, \regFile|R8|dataOut[12] , regFile|R8|dataOut[12], Project2, 1
instance = comp, \regFile|R0|dataOut[12]~feeder , regFile|R0|dataOut[12]~feeder, Project2, 1
instance = comp, \regFile|R0|dataOut[12] , regFile|R0|dataOut[12], Project2, 1
instance = comp, \regFile|R4|dataOut[12] , regFile|R4|dataOut[12], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~66 , decodeBuffer|src1RegOut~66, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~70 , decodeBuffer|src1RegOut~70, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~71 , decodeBuffer|src1RegOut~71, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[12]~DUPLICATE , decodeBuffer|src1RegOut[12]~DUPLICATE, Project2, 1
instance = comp, \alu2Mux|Mux20~1 , alu2Mux|Mux20~1, Project2, 1
instance = comp, \procAlu|Add0~101 , procAlu|Add0~101, Project2, 1
instance = comp, \procAlu|Add0~117 , procAlu|Add0~117, Project2, 1
instance = comp, \procAlu|Add0~121 , procAlu|Add0~121, Project2, 1
instance = comp, \procAlu|Add0~65 , procAlu|Add0~65, Project2, 1
instance = comp, \procAlu|Add0~61 , procAlu|Add0~61, Project2, 1
instance = comp, \procAlu|Add0~45 , procAlu|Add0~45, Project2, 1
instance = comp, \procAlu|Add0~41 , procAlu|Add0~41, Project2, 1
instance = comp, \procAlu|Mux18~0 , procAlu|Mux18~0, Project2, 1
instance = comp, \truealuResult[13]~3 , truealuResult[13]~3, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~17 , decodeBuffer|src2RegOut~17, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[13] , decodeBuffer|src2RegOut[13], Project2, 1
instance = comp, \alu2Mux|Mux18~1 , alu2Mux|Mux18~1, Project2, 1
instance = comp, \procAlu|Add0~29 , procAlu|Add0~29, Project2, 1
instance = comp, \truealuResult[14]~14 , truealuResult[14]~14, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~47 , decodeBuffer|src1RegOut~47, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[14] , decodeBuffer|src1RegOut[14], Project2, 1
instance = comp, \decodeBuffer|offsetOut[14] , decodeBuffer|offsetOut[14], Project2, 1
instance = comp, \instructionBuffer|pcOut[12] , instructionBuffer|pcOut[12], Project2, 1
instance = comp, \decodeBuffer|incPCOut[12]~feeder , decodeBuffer|incPCOut[12]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[12]~DUPLICATE , decodeBuffer|incPCOut[12]~DUPLICATE, Project2, 1
instance = comp, \brOffsetAdder|Add0~61 , brOffsetAdder|Add0~61, Project2, 1
instance = comp, \brOffsetAdder|Add0~85 , brOffsetAdder|Add0~85, Project2, 1
instance = comp, \stallPc|out[14]~21 , stallPc|out[14]~21, Project2, 1
instance = comp, \pc|dataOut[14] , pc|dataOut[14], Project2, 1
instance = comp, \pcIncrementer|Add0~85 , pcIncrementer|Add0~85, Project2, 1
instance = comp, \instructionBuffer|pcOut[14] , instructionBuffer|pcOut[14], Project2, 1
instance = comp, \decodeBuffer|incPCOut[14]~feeder , decodeBuffer|incPCOut[14]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[14] , decodeBuffer|incPCOut[14], Project2, 1
instance = comp, \executeBuffer|pcOut[14] , executeBuffer|pcOut[14], Project2, 1
instance = comp, \decodeBuffer|src2RegOut[15] , decodeBuffer|src2RegOut[15], Project2, 1
instance = comp, \instMem|data~58 , instMem|data~58, Project2, 1
instance = comp, \instMem|data~59 , instMem|data~59, Project2, 1
instance = comp, \instMem|data~60 , instMem|data~60, Project2, 1
instance = comp, \instructionBuffer|instrOut[15] , instructionBuffer|instrOut[15], Project2, 1
instance = comp, \decodeBuffer|offsetOut[17] , decodeBuffer|offsetOut[17], Project2, 1
instance = comp, \alu2Mux|Mux16~1 , alu2Mux|Mux16~1, Project2, 1
instance = comp, \procAlu|Add0~25 , procAlu|Add0~25, Project2, 1
instance = comp, \procAlu|Mux16~1 , procAlu|Mux16~1, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[15] , executeBuffer|aluCalcOut[15], Project2, 1
instance = comp, \pcIncrementer|Add0~81 , pcIncrementer|Add0~81, Project2, 1
instance = comp, \instructionBuffer|pcOut[15] , instructionBuffer|pcOut[15], Project2, 1
instance = comp, \decodeBuffer|incPCOut[15]~feeder , decodeBuffer|incPCOut[15]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[15] , decodeBuffer|incPCOut[15], Project2, 1
instance = comp, \executeBuffer|pcOut[15] , executeBuffer|pcOut[15], Project2, 1
instance = comp, \datamem|data_rtl_0|auto_generated|ram_block1a8 , datamem|data_rtl_0|auto_generated|ram_block1a8, Project2, 1
instance = comp, \dstRegMux|Mux16~0 , dstRegMux|Mux16~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[15] , memoryBuffer|memValOut[15], Project2, 1
instance = comp, \regFile|R15|dataOut[15] , regFile|R15|dataOut[15], Project2, 1
instance = comp, \regFile|R12|dataOut[15] , regFile|R12|dataOut[15], Project2, 1
instance = comp, \regFile|R14|dataOut[15] , regFile|R14|dataOut[15], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~39 , decodeBuffer|src1RegOut~39, Project2, 1
instance = comp, \regFile|R9|dataOut[15] , regFile|R9|dataOut[15], Project2, 1
instance = comp, \regFile|R8|dataOut[15] , regFile|R8|dataOut[15], Project2, 1
instance = comp, \regFile|R10|dataOut[15] , regFile|R10|dataOut[15], Project2, 1
instance = comp, \regFile|R11|dataOut[15] , regFile|R11|dataOut[15], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~38 , decodeBuffer|src1RegOut~38, Project2, 1
instance = comp, \regFile|R6|dataOut[15]~feeder , regFile|R6|dataOut[15]~feeder, Project2, 1
instance = comp, \regFile|R6|dataOut[15] , regFile|R6|dataOut[15], Project2, 1
instance = comp, \regFile|R5|dataOut[15] , regFile|R5|dataOut[15], Project2, 1
instance = comp, \regFile|R4|dataOut[15] , regFile|R4|dataOut[15], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~37 , decodeBuffer|src1RegOut~37, Project2, 1
instance = comp, \regFile|R2|dataOut[15] , regFile|R2|dataOut[15], Project2, 1
instance = comp, \regFile|R0|dataOut[15] , regFile|R0|dataOut[15], Project2, 1
instance = comp, \regFile|R3|dataOut[15] , regFile|R3|dataOut[15], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~36 , decodeBuffer|src1RegOut~36, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~40 , decodeBuffer|src1RegOut~40, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~41 , decodeBuffer|src1RegOut~41, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[15] , decodeBuffer|src1RegOut[15], Project2, 1
instance = comp, \alu2Mux|Mux16~0 , alu2Mux|Mux16~0, Project2, 1
instance = comp, \procAlu|Mux16~0 , procAlu|Mux16~0, Project2, 1
instance = comp, \truealuResult[15]~13 , truealuResult[15]~13, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~72 , decodeBuffer|src2RegOut~72, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~74 , decodeBuffer|src2RegOut~74, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~73 , decodeBuffer|src2RegOut~73, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~75 , decodeBuffer|src2RegOut~75, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~76 , decodeBuffer|src2RegOut~76, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~77 , decodeBuffer|src2RegOut~77, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[15]~DUPLICATE , decodeBuffer|src2RegOut[15]~DUPLICATE, Project2, 1
instance = comp, \executeBuffer|src1RegOut[15] , executeBuffer|src1RegOut[15], Project2, 1
instance = comp, \dstRegMux|Mux17~0 , dstRegMux|Mux17~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[14] , memoryBuffer|memValOut[14], Project2, 1
instance = comp, \regFile|R12|dataOut[14] , regFile|R12|dataOut[14], Project2, 1
instance = comp, \regFile|R4|dataOut[14] , regFile|R4|dataOut[14], Project2, 1
instance = comp, \regFile|R8|dataOut[14] , regFile|R8|dataOut[14], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~78 , decodeBuffer|src2RegOut~78, Project2, 1
instance = comp, \regFile|R3|dataOut[14] , regFile|R3|dataOut[14], Project2, 1
instance = comp, \regFile|R15|dataOut[14] , regFile|R15|dataOut[14], Project2, 1
instance = comp, \regFile|R7|dataOut[14]~feeder , regFile|R7|dataOut[14]~feeder, Project2, 1
instance = comp, \regFile|R7|dataOut[14] , regFile|R7|dataOut[14], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~81 , decodeBuffer|src2RegOut~81, Project2, 1
instance = comp, \regFile|R13|dataOut[14] , regFile|R13|dataOut[14], Project2, 1
instance = comp, \regFile|R9|dataOut[14] , regFile|R9|dataOut[14], Project2, 1
instance = comp, \regFile|R1|dataOut[14] , regFile|R1|dataOut[14], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~79 , decodeBuffer|src2RegOut~79, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~82 , decodeBuffer|src2RegOut~82, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~83 , decodeBuffer|src2RegOut~83, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[14] , decodeBuffer|src2RegOut[14], Project2, 1
instance = comp, \executeBuffer|src1RegOut[14] , executeBuffer|src1RegOut[14], Project2, 1
instance = comp, \dstRegMux|Mux19~0 , dstRegMux|Mux19~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[12] , memoryBuffer|memValOut[12], Project2, 1
instance = comp, \regFile|R1|dataOut[12] , regFile|R1|dataOut[12], Project2, 1
instance = comp, \regFile|R3|dataOut[12]~feeder , regFile|R3|dataOut[12]~feeder, Project2, 1
instance = comp, \regFile|R3|dataOut[12] , regFile|R3|dataOut[12], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~84 , decodeBuffer|src2RegOut~84, Project2, 1
instance = comp, \regFile|R6|dataOut[12]~feeder , regFile|R6|dataOut[12]~feeder, Project2, 1
instance = comp, \regFile|R6|dataOut[12] , regFile|R6|dataOut[12], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~85 , decodeBuffer|src2RegOut~85, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~86 , decodeBuffer|src2RegOut~86, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~88 , decodeBuffer|src2RegOut~88, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~89 , decodeBuffer|src2RegOut~89, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[12] , decodeBuffer|src2RegOut[12], Project2, 1
instance = comp, \alu2Mux|Mux19~1 , alu2Mux|Mux19~1, Project2, 1
instance = comp, \procAlu|Mux19~1 , procAlu|Mux19~1, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[12] , executeBuffer|aluCalcOut[12], Project2, 1
instance = comp, \executeBuffer|src1RegOut[11]~feeder , executeBuffer|src1RegOut[11]~feeder, Project2, 1
instance = comp, \executeBuffer|src1RegOut[11] , executeBuffer|src1RegOut[11], Project2, 1
instance = comp, \regFile|R7|dataOut[22] , regFile|R7|dataOut[22], Project2, 1
instance = comp, \regFile|R11|dataOut[22] , regFile|R11|dataOut[22], Project2, 1
instance = comp, \regFile|R15|dataOut[22] , regFile|R15|dataOut[22], Project2, 1
instance = comp, \regFile|R3|dataOut[22] , regFile|R3|dataOut[22], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~75 , decodeBuffer|src1RegOut~75, Project2, 1
instance = comp, \regFile|R0|dataOut[22] , regFile|R0|dataOut[22], Project2, 1
instance = comp, \regFile|R8|dataOut[22]~feeder , regFile|R8|dataOut[22]~feeder, Project2, 1
instance = comp, \regFile|R8|dataOut[22] , regFile|R8|dataOut[22], Project2, 1
instance = comp, \regFile|R12|dataOut[22] , regFile|R12|dataOut[22], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~72 , decodeBuffer|src1RegOut~72, Project2, 1
instance = comp, \regFile|R13|dataOut[22]~feeder , regFile|R13|dataOut[22]~feeder, Project2, 1
instance = comp, \regFile|R13|dataOut[22] , regFile|R13|dataOut[22], Project2, 1
instance = comp, \regFile|R1|dataOut[22] , regFile|R1|dataOut[22], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~73 , decodeBuffer|src1RegOut~73, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~76 , decodeBuffer|src1RegOut~76, Project2, 1
instance = comp, \alu2Mux|Mux9~0 , alu2Mux|Mux9~0, Project2, 1
instance = comp, \alu2Mux|Mux10~0 , alu2Mux|Mux10~0, Project2, 1
instance = comp, \procAlu|Mux10~0 , procAlu|Mux10~0, Project2, 1
instance = comp, \procAlu|Mux10~1 , procAlu|Mux10~1, Project2, 1
instance = comp, \procAlu|Mux10~2 , procAlu|Mux10~2, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[21] , executeBuffer|aluCalcOut[21], Project2, 1
instance = comp, \instructionBuffer|pcOut[21] , instructionBuffer|pcOut[21], Project2, 1
instance = comp, \decodeBuffer|incPCOut[21]~feeder , decodeBuffer|incPCOut[21]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[21] , decodeBuffer|incPCOut[21], Project2, 1
instance = comp, \executeBuffer|pcOut[21] , executeBuffer|pcOut[21], Project2, 1
instance = comp, \executeBuffer|src1RegOut[20] , executeBuffer|src1RegOut[20], Project2, 1
instance = comp, \procAlu|Add0~77 , procAlu|Add0~77, Project2, 1
instance = comp, \procAlu|Add0~73 , procAlu|Add0~73, Project2, 1
instance = comp, \truealuResult[21]~23 , truealuResult[21]~23, Project2, 1
instance = comp, \regFile|R14|dataOut[21] , regFile|R14|dataOut[21], Project2, 1
instance = comp, \regFile|R12|dataOut[21] , regFile|R12|dataOut[21], Project2, 1
instance = comp, \regFile|R15|dataOut[21] , regFile|R15|dataOut[21], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~135 , decodeBuffer|src2RegOut~135, Project2, 1
instance = comp, \regFile|R6|dataOut[21]~feeder , regFile|R6|dataOut[21]~feeder, Project2, 1
instance = comp, \regFile|R6|dataOut[21] , regFile|R6|dataOut[21], Project2, 1
instance = comp, \regFile|R4|dataOut[21] , regFile|R4|dataOut[21], Project2, 1
instance = comp, \regFile|R5|dataOut[21] , regFile|R5|dataOut[21], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~133 , decodeBuffer|src2RegOut~133, Project2, 1
instance = comp, \regFile|R10|dataOut[21] , regFile|R10|dataOut[21], Project2, 1
instance = comp, \regFile|R11|dataOut[21] , regFile|R11|dataOut[21], Project2, 1
instance = comp, \regFile|R8|dataOut[21] , regFile|R8|dataOut[21], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~134 , decodeBuffer|src2RegOut~134, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~136 , decodeBuffer|src2RegOut~136, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~137 , decodeBuffer|src2RegOut~137, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[21] , decodeBuffer|src2RegOut[21], Project2, 1
instance = comp, \executeBuffer|src1RegOut[21] , executeBuffer|src1RegOut[21], Project2, 1
instance = comp, \pcIncrementer|Add0~29 , pcIncrementer|Add0~29, Project2, 1
instance = comp, \instructionBuffer|pcOut[23]~feeder , instructionBuffer|pcOut[23]~feeder, Project2, 1
instance = comp, \instructionBuffer|pcOut[23] , instructionBuffer|pcOut[23], Project2, 1
instance = comp, \decodeBuffer|incPCOut[23]~feeder , decodeBuffer|incPCOut[23]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[23] , decodeBuffer|incPCOut[23], Project2, 1
instance = comp, \executeBuffer|pcOut[23] , executeBuffer|pcOut[23], Project2, 1
instance = comp, \instructionBuffer|pcOut[27] , instructionBuffer|pcOut[27], Project2, 1
instance = comp, \decodeBuffer|incPCOut[27]~DUPLICATE , decodeBuffer|incPCOut[27]~DUPLICATE, Project2, 1
instance = comp, \executeBuffer|pcOut[27] , executeBuffer|pcOut[27], Project2, 1
instance = comp, \alu2Mux|Mux17~0 , alu2Mux|Mux17~0, Project2, 1
instance = comp, \instructionBuffer|pcOut[28]~feeder , instructionBuffer|pcOut[28]~feeder, Project2, 1
instance = comp, \instructionBuffer|pcOut[28] , instructionBuffer|pcOut[28], Project2, 1
instance = comp, \decodeBuffer|incPCOut[28]~feeder , decodeBuffer|incPCOut[28]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[28] , decodeBuffer|incPCOut[28], Project2, 1
instance = comp, \executeBuffer|pcOut[28] , executeBuffer|pcOut[28], Project2, 1
instance = comp, \procAlu|Mux14~4 , procAlu|Mux14~4, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[17] , executeBuffer|aluCalcOut[17], Project2, 1
instance = comp, \regFile|R13|dataOut[19] , regFile|R13|dataOut[19], Project2, 1
instance = comp, \regFile|R15|dataOut[19] , regFile|R15|dataOut[19], Project2, 1
instance = comp, \regFile|R12|dataOut[19]~feeder , regFile|R12|dataOut[19]~feeder, Project2, 1
instance = comp, \regFile|R12|dataOut[19] , regFile|R12|dataOut[19], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~177 , decodeBuffer|src2RegOut~177, Project2, 1
instance = comp, \regFile|R7|dataOut[19]~feeder , regFile|R7|dataOut[19]~feeder, Project2, 1
instance = comp, \regFile|R7|dataOut[19] , regFile|R7|dataOut[19], Project2, 1
instance = comp, \regFile|R5|dataOut[19] , regFile|R5|dataOut[19], Project2, 1
instance = comp, \regFile|R6|dataOut[19]~feeder , regFile|R6|dataOut[19]~feeder, Project2, 1
instance = comp, \regFile|R6|dataOut[19] , regFile|R6|dataOut[19], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~175 , decodeBuffer|src2RegOut~175, Project2, 1
instance = comp, \regFile|R11|dataOut[19] , regFile|R11|dataOut[19], Project2, 1
instance = comp, \regFile|R8|dataOut[19] , regFile|R8|dataOut[19], Project2, 1
instance = comp, \regFile|R9|dataOut[19] , regFile|R9|dataOut[19], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~176 , decodeBuffer|src2RegOut~176, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~178 , decodeBuffer|src2RegOut~178, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~179 , decodeBuffer|src2RegOut~179, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[19] , decodeBuffer|src2RegOut[19], Project2, 1
instance = comp, \executeBuffer|src1RegOut[19] , executeBuffer|src1RegOut[19], Project2, 1
instance = comp, \alu2Mux|Mux5~0 , alu2Mux|Mux5~0, Project2, 1
instance = comp, \instructionBuffer|pcOut[26]~feeder , instructionBuffer|pcOut[26]~feeder, Project2, 1
instance = comp, \instructionBuffer|pcOut[26] , instructionBuffer|pcOut[26], Project2, 1
instance = comp, \decodeBuffer|incPCOut[26]~feeder , decodeBuffer|incPCOut[26]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[26] , decodeBuffer|incPCOut[26], Project2, 1
instance = comp, \executeBuffer|pcOut[26] , executeBuffer|pcOut[26], Project2, 1
instance = comp, \regFile|R3|dataOut[28] , regFile|R3|dataOut[28], Project2, 1
instance = comp, \regFile|R11|dataOut[28] , regFile|R11|dataOut[28], Project2, 1
instance = comp, \regFile|R15|dataOut[28]~feeder , regFile|R15|dataOut[28]~feeder, Project2, 1
instance = comp, \regFile|R15|dataOut[28] , regFile|R15|dataOut[28], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~171 , decodeBuffer|src2RegOut~171, Project2, 1
instance = comp, \regFile|R8|dataOut[28]~feeder , regFile|R8|dataOut[28]~feeder, Project2, 1
instance = comp, \regFile|R8|dataOut[28] , regFile|R8|dataOut[28], Project2, 1
instance = comp, \regFile|R0|dataOut[28] , regFile|R0|dataOut[28], Project2, 1
instance = comp, \regFile|R4|dataOut[28] , regFile|R4|dataOut[28], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~168 , decodeBuffer|src2RegOut~168, Project2, 1
instance = comp, \regFile|R14|dataOut[28] , regFile|R14|dataOut[28], Project2, 1
instance = comp, \regFile|R6|dataOut[28] , regFile|R6|dataOut[28], Project2, 1
instance = comp, \regFile|R2|dataOut[28] , regFile|R2|dataOut[28], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~170 , decodeBuffer|src2RegOut~170, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~172 , decodeBuffer|src2RegOut~172, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~173 , decodeBuffer|src2RegOut~173, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[28] , decodeBuffer|src2RegOut[28], Project2, 1
instance = comp, \executeBuffer|src1RegOut[28] , executeBuffer|src1RegOut[28], Project2, 1
instance = comp, \datamem|data_rtl_0|auto_generated|ram_block1a16 , datamem|data_rtl_0|auto_generated|ram_block1a16, Project2, 1
instance = comp, \procAlu|Mux5~2 , procAlu|Mux5~2, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[26] , executeBuffer|aluCalcOut[26], Project2, 1
instance = comp, \dstRegMux|Mux5~0 , dstRegMux|Mux5~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[26] , memoryBuffer|memValOut[26], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~131 , decodeBuffer|src1RegOut~131, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[26] , decodeBuffer|src1RegOut[26], Project2, 1
instance = comp, \instructionBuffer|pcOut[25]~feeder , instructionBuffer|pcOut[25]~feeder, Project2, 1
instance = comp, \instructionBuffer|pcOut[25] , instructionBuffer|pcOut[25], Project2, 1
instance = comp, \decodeBuffer|incPCOut[25]~feeder , decodeBuffer|incPCOut[25]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[25] , decodeBuffer|incPCOut[25], Project2, 1
instance = comp, \executeBuffer|pcOut[25] , executeBuffer|pcOut[25], Project2, 1
instance = comp, \regFile|R1|dataOut[25] , regFile|R1|dataOut[25], Project2, 1
instance = comp, \regFile|R0|dataOut[25] , regFile|R0|dataOut[25], Project2, 1
instance = comp, \regFile|R3|dataOut[25] , regFile|R3|dataOut[25], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~102 , decodeBuffer|src2RegOut~102, Project2, 1
instance = comp, \regFile|R10|dataOut[25] , regFile|R10|dataOut[25], Project2, 1
instance = comp, \regFile|R9|dataOut[25] , regFile|R9|dataOut[25], Project2, 1
instance = comp, \regFile|R11|dataOut[25] , regFile|R11|dataOut[25], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~104 , decodeBuffer|src2RegOut~104, Project2, 1
instance = comp, \regFile|R6|dataOut[25] , regFile|R6|dataOut[25], Project2, 1
instance = comp, \regFile|R7|dataOut[25] , regFile|R7|dataOut[25], Project2, 1
instance = comp, \regFile|R4|dataOut[25] , regFile|R4|dataOut[25], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~103 , decodeBuffer|src2RegOut~103, Project2, 1
instance = comp, \regFile|R14|dataOut[25] , regFile|R14|dataOut[25], Project2, 1
instance = comp, \regFile|R15|dataOut[25] , regFile|R15|dataOut[25], Project2, 1
instance = comp, \regFile|R13|dataOut[25] , regFile|R13|dataOut[25], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~105 , decodeBuffer|src2RegOut~105, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~106 , decodeBuffer|src2RegOut~106, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~107 , decodeBuffer|src2RegOut~107, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[25] , decodeBuffer|src2RegOut[25], Project2, 1
instance = comp, \executeBuffer|src1RegOut[25] , executeBuffer|src1RegOut[25], Project2, 1
instance = comp, \datamem|data_rtl_0|auto_generated|ram_block1a10 , datamem|data_rtl_0|auto_generated|ram_block1a10, Project2, 1
instance = comp, \alu2Mux|Mux7~0 , alu2Mux|Mux7~0, Project2, 1
instance = comp, \alu2Mux|Mux8~0 , alu2Mux|Mux8~0, Project2, 1
instance = comp, \procAlu|Add0~49 , procAlu|Add0~49, Project2, 1
instance = comp, \procAlu|Add0~53 , procAlu|Add0~53, Project2, 1
instance = comp, \procAlu|Mux8~0 , procAlu|Mux8~0, Project2, 1
instance = comp, \alu2Mux|Mux24~0 , alu2Mux|Mux24~0, Project2, 1
instance = comp, \procAlu|Mux8~1 , procAlu|Mux8~1, Project2, 1
instance = comp, \truealuResult[23]~21 , truealuResult[23]~21, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~83 , decodeBuffer|src1RegOut~83, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[23] , decodeBuffer|src1RegOut[23], Project2, 1
instance = comp, \procAlu|Add0~21 , procAlu|Add0~21, Project2, 1
instance = comp, \truealuResult[24]~19 , truealuResult[24]~19, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~35 , decodeBuffer|src1RegOut~35, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[24] , decodeBuffer|src1RegOut[24], Project2, 1
instance = comp, \procAlu|Mux7~2 , procAlu|Mux7~2, Project2, 1
instance = comp, \procAlu|Mux7~3 , procAlu|Mux7~3, Project2, 1
instance = comp, \procAlu|Mux7~4 , procAlu|Mux7~4, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[24] , executeBuffer|aluCalcOut[24], Project2, 1
instance = comp, \dstRegMux|Mux7~0 , dstRegMux|Mux7~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[24] , memoryBuffer|memValOut[24], Project2, 1
instance = comp, \regFile|R10|dataOut[24] , regFile|R10|dataOut[24], Project2, 1
instance = comp, \regFile|R14|dataOut[24] , regFile|R14|dataOut[24], Project2, 1
instance = comp, \regFile|R6|dataOut[24]~feeder , regFile|R6|dataOut[24]~feeder, Project2, 1
instance = comp, \regFile|R6|dataOut[24] , regFile|R6|dataOut[24], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~110 , decodeBuffer|src2RegOut~110, Project2, 1
instance = comp, \regFile|R7|dataOut[24]~feeder , regFile|R7|dataOut[24]~feeder, Project2, 1
instance = comp, \regFile|R7|dataOut[24] , regFile|R7|dataOut[24], Project2, 1
instance = comp, \regFile|R3|dataOut[24] , regFile|R3|dataOut[24], Project2, 1
instance = comp, \regFile|R11|dataOut[24] , regFile|R11|dataOut[24], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~111 , decodeBuffer|src2RegOut~111, Project2, 1
instance = comp, \regFile|R1|dataOut[24] , regFile|R1|dataOut[24], Project2, 1
instance = comp, \regFile|R5|dataOut[24] , regFile|R5|dataOut[24], Project2, 1
instance = comp, \regFile|R13|dataOut[24] , regFile|R13|dataOut[24], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~109 , decodeBuffer|src2RegOut~109, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~112 , decodeBuffer|src2RegOut~112, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~113 , decodeBuffer|src2RegOut~113, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[24] , decodeBuffer|src2RegOut[24], Project2, 1
instance = comp, \executeBuffer|src1RegOut[24] , executeBuffer|src1RegOut[24], Project2, 1
instance = comp, \dstRegMux|Mux6~0 , dstRegMux|Mux6~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[25] , memoryBuffer|memValOut[25], Project2, 1
instance = comp, \regFile|R8|dataOut[25] , regFile|R8|dataOut[25], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~26 , decodeBuffer|src1RegOut~26, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~24 , decodeBuffer|src1RegOut~24, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~25 , decodeBuffer|src1RegOut~25, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~27 , decodeBuffer|src1RegOut~27, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~28 , decodeBuffer|src1RegOut~28, Project2, 1
instance = comp, \alu2Mux|Mux22~0 , alu2Mux|Mux22~0, Project2, 1
instance = comp, \alu2Mux|Mux6~0 , alu2Mux|Mux6~0, Project2, 1
instance = comp, \procAlu|Mux6~0 , procAlu|Mux6~0, Project2, 1
instance = comp, \procAlu|Mux6~1 , procAlu|Mux6~1, Project2, 1
instance = comp, \procAlu|Add0~17 , procAlu|Add0~17, Project2, 1
instance = comp, \truealuResult[25]~18 , truealuResult[25]~18, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~29 , decodeBuffer|src1RegOut~29, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[25] , decodeBuffer|src1RegOut[25], Project2, 1
instance = comp, \procAlu|Add0~85 , procAlu|Add0~85, Project2, 1
instance = comp, \truealuResult[26]~26 , truealuResult[26]~26, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~155 , decodeBuffer|src2RegOut~155, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[26] , decodeBuffer|src2RegOut[26], Project2, 1
instance = comp, \executeBuffer|src1RegOut[26] , executeBuffer|src1RegOut[26], Project2, 1
instance = comp, \dstRegMux|Mux14~0 , dstRegMux|Mux14~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[17] , memoryBuffer|memValOut[17], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~137 , decodeBuffer|src1RegOut~137, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[17] , decodeBuffer|src1RegOut[17], Project2, 1
instance = comp, \alu2Mux|Mux14~0 , alu2Mux|Mux14~0, Project2, 1
instance = comp, \pcIncrementer|Add0~49 , pcIncrementer|Add0~49, Project2, 1
instance = comp, \instructionBuffer|pcOut[16] , instructionBuffer|pcOut[16], Project2, 1
instance = comp, \decodeBuffer|incPCOut[16]~feeder , decodeBuffer|incPCOut[16]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[16] , decodeBuffer|incPCOut[16], Project2, 1
instance = comp, \executeBuffer|pcOut[16] , executeBuffer|pcOut[16], Project2, 1
instance = comp, \dstRegMux|Mux15~0 , dstRegMux|Mux15~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[16] , memoryBuffer|memValOut[16], Project2, 1
instance = comp, \regFile|R4|dataOut[16] , regFile|R4|dataOut[16], Project2, 1
instance = comp, \regFile|R12|dataOut[16] , regFile|R12|dataOut[16], Project2, 1
instance = comp, \regFile|R8|dataOut[16] , regFile|R8|dataOut[16], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~162 , decodeBuffer|src2RegOut~162, Project2, 1
instance = comp, \regFile|R7|dataOut[16] , regFile|R7|dataOut[16], Project2, 1
instance = comp, \regFile|R3|dataOut[16] , regFile|R3|dataOut[16], Project2, 1
instance = comp, \regFile|R11|dataOut[16] , regFile|R11|dataOut[16], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~165 , decodeBuffer|src2RegOut~165, Project2, 1
instance = comp, \regFile|R2|dataOut[16] , regFile|R2|dataOut[16], Project2, 1
instance = comp, \regFile|R10|dataOut[16] , regFile|R10|dataOut[16], Project2, 1
instance = comp, \regFile|R14|dataOut[16] , regFile|R14|dataOut[16], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~164 , decodeBuffer|src2RegOut~164, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~166 , decodeBuffer|src2RegOut~166, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~140 , decodeBuffer|src1RegOut~140, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~141 , decodeBuffer|src1RegOut~141, Project2, 1
instance = comp, \regFile|R5|dataOut[16] , regFile|R5|dataOut[16], Project2, 1
instance = comp, \regFile|R9|dataOut[16]~feeder , regFile|R9|dataOut[16]~feeder, Project2, 1
instance = comp, \regFile|R9|dataOut[16] , regFile|R9|dataOut[16], Project2, 1
instance = comp, \regFile|R13|dataOut[16]~feeder , regFile|R13|dataOut[16]~feeder, Project2, 1
instance = comp, \regFile|R13|dataOut[16] , regFile|R13|dataOut[16], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~139 , decodeBuffer|src1RegOut~139, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~142 , decodeBuffer|src1RegOut~142, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~143 , decodeBuffer|src1RegOut~143, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[16] , decodeBuffer|src1RegOut[16], Project2, 1
instance = comp, \procAlu|Mux15~1 , procAlu|Mux15~1, Project2, 1
instance = comp, \procAlu|Mux15~0 , procAlu|Mux15~0, Project2, 1
instance = comp, \procAlu|Mux15~2 , procAlu|Mux15~2, Project2, 1
instance = comp, \alu2Mux|Mux31~0 , alu2Mux|Mux31~0, Project2, 1
instance = comp, \procAlu|Mux15~3 , procAlu|Mux15~3, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[16]~DUPLICATE , decodeBuffer|src1RegOut[16]~DUPLICATE, Project2, 1
instance = comp, \procAlu|Add0~93 , procAlu|Add0~93, Project2, 1
instance = comp, \truealuResult[16]~28 , truealuResult[16]~28, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~167 , decodeBuffer|src2RegOut~167, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[16] , decodeBuffer|src2RegOut[16], Project2, 1
instance = comp, \alu2Mux|Mux15~0 , alu2Mux|Mux15~0, Project2, 1
instance = comp, \procAlu|Add0~89 , procAlu|Add0~89, Project2, 1
instance = comp, \truealuResult[17]~27 , truealuResult[17]~27, Project2, 1
instance = comp, \regFile|R7|dataOut[17]~feeder , regFile|R7|dataOut[17]~feeder, Project2, 1
instance = comp, \regFile|R7|dataOut[17] , regFile|R7|dataOut[17], Project2, 1
instance = comp, \regFile|R4|dataOut[17] , regFile|R4|dataOut[17], Project2, 1
instance = comp, \regFile|R5|dataOut[17] , regFile|R5|dataOut[17], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~157 , decodeBuffer|src2RegOut~157, Project2, 1
instance = comp, \regFile|R15|dataOut[17] , regFile|R15|dataOut[17], Project2, 1
instance = comp, \regFile|R13|dataOut[17] , regFile|R13|dataOut[17], Project2, 1
instance = comp, \regFile|R12|dataOut[17] , regFile|R12|dataOut[17], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~159 , decodeBuffer|src2RegOut~159, Project2, 1
instance = comp, \regFile|R1|dataOut[17] , regFile|R1|dataOut[17], Project2, 1
instance = comp, \regFile|R0|dataOut[17] , regFile|R0|dataOut[17], Project2, 1
instance = comp, \regFile|R2|dataOut[17] , regFile|R2|dataOut[17], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~156 , decodeBuffer|src2RegOut~156, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~160 , decodeBuffer|src2RegOut~160, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~161 , decodeBuffer|src2RegOut~161, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[17] , decodeBuffer|src2RegOut[17], Project2, 1
instance = comp, \executeBuffer|src1RegOut[17] , executeBuffer|src1RegOut[17], Project2, 1
instance = comp, \dstRegMux|Mux3~0 , dstRegMux|Mux3~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[28] , memoryBuffer|memValOut[28], Project2, 1
instance = comp, \regFile|R10|dataOut[28] , regFile|R10|dataOut[28], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~158 , decodeBuffer|src1RegOut~158, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~156 , decodeBuffer|src1RegOut~156, Project2, 1
instance = comp, \regFile|R7|dataOut[28] , regFile|R7|dataOut[28], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~159 , decodeBuffer|src1RegOut~159, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~160 , decodeBuffer|src1RegOut~160, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~161 , decodeBuffer|src1RegOut~161, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[28] , decodeBuffer|src1RegOut[28], Project2, 1
instance = comp, \decodeBuffer|incPCOut[27] , decodeBuffer|incPCOut[27], Project2, 1
instance = comp, \instructionBuffer|pcOut[24] , instructionBuffer|pcOut[24], Project2, 1
instance = comp, \decodeBuffer|incPCOut[24]~feeder , decodeBuffer|incPCOut[24]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[24]~DUPLICATE , decodeBuffer|incPCOut[24]~DUPLICATE, Project2, 1
instance = comp, \decodeBuffer|incPCOut[23]~DUPLICATE , decodeBuffer|incPCOut[23]~DUPLICATE, Project2, 1
instance = comp, \instructionBuffer|pcOut[22]~feeder , instructionBuffer|pcOut[22]~feeder, Project2, 1
instance = comp, \instructionBuffer|pcOut[22] , instructionBuffer|pcOut[22], Project2, 1
instance = comp, \decodeBuffer|incPCOut[22]~feeder , decodeBuffer|incPCOut[22]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[22] , decodeBuffer|incPCOut[22], Project2, 1
instance = comp, \pcIncrementer|Add0~53 , pcIncrementer|Add0~53, Project2, 1
instance = comp, \instructionBuffer|pcOut[17] , instructionBuffer|pcOut[17], Project2, 1
instance = comp, \decodeBuffer|incPCOut[17] , decodeBuffer|incPCOut[17], Project2, 1
instance = comp, \brOffsetAdder|Add0~53 , brOffsetAdder|Add0~53, Project2, 1
instance = comp, \stallPc|out[17]~13 , stallPc|out[17]~13, Project2, 1
instance = comp, \decodeBuffer|incPCOut[17]~DUPLICATE , decodeBuffer|incPCOut[17]~DUPLICATE, Project2, 1
instance = comp, \pc|dataOut[17]~DUPLICATE , pc|dataOut[17]~DUPLICATE, Project2, 1
instance = comp, \pcIncrementer|Add0~45 , pcIncrementer|Add0~45, Project2, 1
instance = comp, \stallPc|out[18]~11 , stallPc|out[18]~11, Project2, 1
instance = comp, \instructionBuffer|pcOut[18] , instructionBuffer|pcOut[18], Project2, 1
instance = comp, \decodeBuffer|incPCOut[18] , decodeBuffer|incPCOut[18], Project2, 1
instance = comp, \pc|dataOut[18]~DUPLICATE , pc|dataOut[18]~DUPLICATE, Project2, 1
instance = comp, \pcIncrementer|Add0~41 , pcIncrementer|Add0~41, Project2, 1
instance = comp, \pcIncrementer|Add0~37 , pcIncrementer|Add0~37, Project2, 1
instance = comp, \instructionBuffer|pcOut[20] , instructionBuffer|pcOut[20], Project2, 1
instance = comp, \decodeBuffer|incPCOut[20] , decodeBuffer|incPCOut[20], Project2, 1
instance = comp, \instructionBuffer|pcOut[19] , instructionBuffer|pcOut[19], Project2, 1
instance = comp, \decodeBuffer|incPCOut[19]~feeder , decodeBuffer|incPCOut[19]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[19]~DUPLICATE , decodeBuffer|incPCOut[19]~DUPLICATE, Project2, 1
instance = comp, \brOffsetAdder|Add0~37 , brOffsetAdder|Add0~37, Project2, 1
instance = comp, \brOffsetAdder|Add0~33 , brOffsetAdder|Add0~33, Project2, 1
instance = comp, \brOffsetAdder|Add0~25 , brOffsetAdder|Add0~25, Project2, 1
instance = comp, \brOffsetAdder|Add0~21 , brOffsetAdder|Add0~21, Project2, 1
instance = comp, \brOffsetAdder|Add0~17 , brOffsetAdder|Add0~17, Project2, 1
instance = comp, \brOffsetAdder|Add0~13 , brOffsetAdder|Add0~13, Project2, 1
instance = comp, \brOffsetAdder|Add0~9 , brOffsetAdder|Add0~9, Project2, 1
instance = comp, \brOffsetAdder|Add0~113 , brOffsetAdder|Add0~113, Project2, 1
instance = comp, \brOffsetAdder|Add0~109 , brOffsetAdder|Add0~109, Project2, 1
instance = comp, \stallPc|out[30]~29 , stallPc|out[30]~29, Project2, 1
instance = comp, \pc|dataOut[30] , pc|dataOut[30], Project2, 1
instance = comp, \pcIncrementer|Add0~117 , pcIncrementer|Add0~117, Project2, 1
instance = comp, \pcIncrementer|Add0~109 , pcIncrementer|Add0~109, Project2, 1
instance = comp, \instructionBuffer|pcOut[30] , instructionBuffer|pcOut[30], Project2, 1
instance = comp, \decodeBuffer|incPCOut[30] , decodeBuffer|incPCOut[30], Project2, 1
instance = comp, \executeBuffer|pcOut[30] , executeBuffer|pcOut[30], Project2, 1
instance = comp, \executeBuffer|aluCalcOut[30] , executeBuffer|aluCalcOut[30], Project2, 1
instance = comp, \datamem|data_rtl_0|auto_generated|ram_block1a20 , datamem|data_rtl_0|auto_generated|ram_block1a20, Project2, 1
instance = comp, \dstRegMux|Mux1~0 , dstRegMux|Mux1~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[30] , memoryBuffer|memValOut[30], Project2, 1
instance = comp, \regFile|R4|dataOut[30]~feeder , regFile|R4|dataOut[30]~feeder, Project2, 1
instance = comp, \regFile|R4|dataOut[30] , regFile|R4|dataOut[30], Project2, 1
instance = comp, \regFile|R6|dataOut[30]~feeder , regFile|R6|dataOut[30]~feeder, Project2, 1
instance = comp, \regFile|R6|dataOut[30] , regFile|R6|dataOut[30], Project2, 1
instance = comp, \regFile|R7|dataOut[30]~feeder , regFile|R7|dataOut[30]~feeder, Project2, 1
instance = comp, \regFile|R7|dataOut[30] , regFile|R7|dataOut[30], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~85 , decodeBuffer|src1RegOut~85, Project2, 1
instance = comp, \regFile|R12|dataOut[30]~feeder , regFile|R12|dataOut[30]~feeder, Project2, 1
instance = comp, \regFile|R12|dataOut[30] , regFile|R12|dataOut[30], Project2, 1
instance = comp, \regFile|R15|dataOut[30] , regFile|R15|dataOut[30], Project2, 1
instance = comp, \regFile|R13|dataOut[30]~feeder , regFile|R13|dataOut[30]~feeder, Project2, 1
instance = comp, \regFile|R13|dataOut[30] , regFile|R13|dataOut[30], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~87 , decodeBuffer|src1RegOut~87, Project2, 1
instance = comp, \regFile|R9|dataOut[30] , regFile|R9|dataOut[30], Project2, 1
instance = comp, \regFile|R8|dataOut[30] , regFile|R8|dataOut[30], Project2, 1
instance = comp, \regFile|R10|dataOut[30] , regFile|R10|dataOut[30], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~86 , decodeBuffer|src1RegOut~86, Project2, 1
instance = comp, \regFile|R1|dataOut[30] , regFile|R1|dataOut[30], Project2, 1
instance = comp, \regFile|R3|dataOut[30]~feeder , regFile|R3|dataOut[30]~feeder, Project2, 1
instance = comp, \regFile|R3|dataOut[30] , regFile|R3|dataOut[30], Project2, 1
instance = comp, \regFile|R2|dataOut[30] , regFile|R2|dataOut[30], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~84 , decodeBuffer|src1RegOut~84, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~88 , decodeBuffer|src1RegOut~88, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~89 , decodeBuffer|src1RegOut~89, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[30] , decodeBuffer|src1RegOut[30], Project2, 1
instance = comp, \alu2Mux|Mux1~0 , alu2Mux|Mux1~0, Project2, 1
instance = comp, \procAlu|Mux1~0 , procAlu|Mux1~0, Project2, 1
instance = comp, \regFile|R2|dataOut[29] , regFile|R2|dataOut[29], Project2, 1
instance = comp, \regFile|R3|dataOut[29] , regFile|R3|dataOut[29], Project2, 1
instance = comp, \regFile|R1|dataOut[29] , regFile|R1|dataOut[29], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~6 , decodeBuffer|src1RegOut~6, Project2, 1
instance = comp, \regFile|R9|dataOut[29] , regFile|R9|dataOut[29], Project2, 1
instance = comp, \regFile|R10|dataOut[29] , regFile|R10|dataOut[29], Project2, 1
instance = comp, \regFile|R11|dataOut[29] , regFile|R11|dataOut[29], Project2, 1
instance = comp, \regFile|R8|dataOut[29] , regFile|R8|dataOut[29], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~8 , decodeBuffer|src1RegOut~8, Project2, 1
instance = comp, \regFile|R13|dataOut[29] , regFile|R13|dataOut[29], Project2, 1
instance = comp, \regFile|R15|dataOut[29] , regFile|R15|dataOut[29], Project2, 1
instance = comp, \regFile|R12|dataOut[29] , regFile|R12|dataOut[29], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~9 , decodeBuffer|src1RegOut~9, Project2, 1
instance = comp, \regFile|R5|dataOut[29] , regFile|R5|dataOut[29], Project2, 1
instance = comp, \regFile|R6|dataOut[29] , regFile|R6|dataOut[29], Project2, 1
instance = comp, \regFile|R7|dataOut[29] , regFile|R7|dataOut[29], Project2, 1
instance = comp, \regFile|R4|dataOut[29] , regFile|R4|dataOut[29], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~7 , decodeBuffer|src1RegOut~7, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~10 , decodeBuffer|src1RegOut~10, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[28]~DUPLICATE , decodeBuffer|src2RegOut[28]~DUPLICATE, Project2, 1
instance = comp, \alu2Mux|Mux3~0 , alu2Mux|Mux3~0, Project2, 1
instance = comp, \alu2Mux|Mux4~0 , alu2Mux|Mux4~0, Project2, 1
instance = comp, \procAlu|Add0~81 , procAlu|Add0~81, Project2, 1
instance = comp, \procAlu|Add0~105 , procAlu|Add0~105, Project2, 1
instance = comp, \procAlu|Add0~5 , procAlu|Add0~5, Project2, 1
instance = comp, \truealuResult[29]~4 , truealuResult[29]~4, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~11 , decodeBuffer|src1RegOut~11, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[29] , decodeBuffer|src1RegOut[29], Project2, 1
instance = comp, \procAlu|Add0~57 , procAlu|Add0~57, Project2, 1
instance = comp, \procAlu|Mux1~1 , procAlu|Mux1~1, Project2, 1
instance = comp, \truealuResult[30]~22 , truealuResult[30]~22, Project2, 1
instance = comp, \regFile|R11|dataOut[30] , regFile|R11|dataOut[30], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~128 , decodeBuffer|src2RegOut~128, Project2, 1
instance = comp, \regFile|R5|dataOut[30] , regFile|R5|dataOut[30], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~127 , decodeBuffer|src2RegOut~127, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~126 , decodeBuffer|src2RegOut~126, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~129 , decodeBuffer|src2RegOut~129, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~130 , decodeBuffer|src2RegOut~130, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~131 , decodeBuffer|src2RegOut~131, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[30] , decodeBuffer|src2RegOut[30], Project2, 1
instance = comp, \executeBuffer|src1RegOut[30] , executeBuffer|src1RegOut[30], Project2, 1
instance = comp, \dstRegMux|Mux4~0 , dstRegMux|Mux4~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[27] , memoryBuffer|memValOut[27], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~125 , decodeBuffer|src1RegOut~125, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[27] , decodeBuffer|src1RegOut[27], Project2, 1
instance = comp, \truealuResult[27]~25 , truealuResult[27]~25, Project2, 1
instance = comp, \regFile|R8|dataOut[27]~feeder , regFile|R8|dataOut[27]~feeder, Project2, 1
instance = comp, \regFile|R8|dataOut[27] , regFile|R8|dataOut[27], Project2, 1
instance = comp, \regFile|R9|dataOut[27] , regFile|R9|dataOut[27], Project2, 1
instance = comp, \regFile|R10|dataOut[27] , regFile|R10|dataOut[27], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~146 , decodeBuffer|src2RegOut~146, Project2, 1
instance = comp, \regFile|R2|dataOut[27]~feeder , regFile|R2|dataOut[27]~feeder, Project2, 1
instance = comp, \regFile|R2|dataOut[27] , regFile|R2|dataOut[27], Project2, 1
instance = comp, \regFile|R0|dataOut[27] , regFile|R0|dataOut[27], Project2, 1
instance = comp, \regFile|R1|dataOut[27] , regFile|R1|dataOut[27], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~144 , decodeBuffer|src2RegOut~144, Project2, 1
instance = comp, \regFile|R6|dataOut[27]~feeder , regFile|R6|dataOut[27]~feeder, Project2, 1
instance = comp, \regFile|R6|dataOut[27] , regFile|R6|dataOut[27], Project2, 1
instance = comp, \regFile|R4|dataOut[27] , regFile|R4|dataOut[27], Project2, 1
instance = comp, \regFile|R5|dataOut[27] , regFile|R5|dataOut[27], Project2, 1
instance = comp, \regFile|R7|dataOut[27]~feeder , regFile|R7|dataOut[27]~feeder, Project2, 1
instance = comp, \regFile|R7|dataOut[27] , regFile|R7|dataOut[27], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~145 , decodeBuffer|src2RegOut~145, Project2, 1
instance = comp, \regFile|R15|dataOut[27] , regFile|R15|dataOut[27], Project2, 1
instance = comp, \regFile|R13|dataOut[27] , regFile|R13|dataOut[27], Project2, 1
instance = comp, \regFile|R14|dataOut[27] , regFile|R14|dataOut[27], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~147 , decodeBuffer|src2RegOut~147, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~148 , decodeBuffer|src2RegOut~148, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~149 , decodeBuffer|src2RegOut~149, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[27] , decodeBuffer|src2RegOut[27], Project2, 1
instance = comp, \executeBuffer|src1RegOut[27] , executeBuffer|src1RegOut[27], Project2, 1
instance = comp, \dstRegMux|Mux8~0 , dstRegMux|Mux8~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[23] , memoryBuffer|memValOut[23], Project2, 1
instance = comp, \regFile|R4|dataOut[23] , regFile|R4|dataOut[23], Project2, 1
instance = comp, \regFile|R5|dataOut[23] , regFile|R5|dataOut[23], Project2, 1
instance = comp, \regFile|R7|dataOut[23] , regFile|R7|dataOut[23], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~121 , decodeBuffer|src2RegOut~121, Project2, 1
instance = comp, \regFile|R1|dataOut[23] , regFile|R1|dataOut[23], Project2, 1
instance = comp, \regFile|R3|dataOut[23] , regFile|R3|dataOut[23], Project2, 1
instance = comp, \regFile|R2|dataOut[23] , regFile|R2|dataOut[23], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~120 , decodeBuffer|src2RegOut~120, Project2, 1
instance = comp, \regFile|R10|dataOut[23] , regFile|R10|dataOut[23], Project2, 1
instance = comp, \regFile|R11|dataOut[23] , regFile|R11|dataOut[23], Project2, 1
instance = comp, \regFile|R9|dataOut[23] , regFile|R9|dataOut[23], Project2, 1
instance = comp, \regFile|R8|dataOut[23] , regFile|R8|dataOut[23], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~122 , decodeBuffer|src2RegOut~122, Project2, 1
instance = comp, \regFile|R15|dataOut[23] , regFile|R15|dataOut[23], Project2, 1
instance = comp, \regFile|R14|dataOut[23] , regFile|R14|dataOut[23], Project2, 1
instance = comp, \regFile|R13|dataOut[23]~feeder , regFile|R13|dataOut[23]~feeder, Project2, 1
instance = comp, \regFile|R13|dataOut[23] , regFile|R13|dataOut[23], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~123 , decodeBuffer|src2RegOut~123, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~124 , decodeBuffer|src2RegOut~124, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~125 , decodeBuffer|src2RegOut~125, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[23] , decodeBuffer|src2RegOut[23], Project2, 1
instance = comp, \executeBuffer|src1RegOut[23] , executeBuffer|src1RegOut[23], Project2, 1
instance = comp, \dstRegMux|Mux10~0 , dstRegMux|Mux10~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[21] , memoryBuffer|memValOut[21], Project2, 1
instance = comp, \regFile|R3|dataOut[21] , regFile|R3|dataOut[21], Project2, 1
instance = comp, \regFile|R1|dataOut[21] , regFile|R1|dataOut[21], Project2, 1
instance = comp, \regFile|R0|dataOut[21]~feeder , regFile|R0|dataOut[21]~feeder, Project2, 1
instance = comp, \regFile|R0|dataOut[21] , regFile|R0|dataOut[21], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~108 , decodeBuffer|src1RegOut~108, Project2, 1
instance = comp, \regFile|R13|dataOut[21]~feeder , regFile|R13|dataOut[21]~feeder, Project2, 1
instance = comp, \regFile|R13|dataOut[21] , regFile|R13|dataOut[21], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~111 , decodeBuffer|src1RegOut~111, Project2, 1
instance = comp, \regFile|R7|dataOut[21] , regFile|R7|dataOut[21], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~109 , decodeBuffer|src1RegOut~109, Project2, 1
instance = comp, \regFile|R9|dataOut[21] , regFile|R9|dataOut[21], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~110 , decodeBuffer|src1RegOut~110, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~112 , decodeBuffer|src1RegOut~112, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~113 , decodeBuffer|src1RegOut~113, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[21] , decodeBuffer|src1RegOut[21], Project2, 1
instance = comp, \truealuResult[22]~20 , truealuResult[22]~20, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~77 , decodeBuffer|src1RegOut~77, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[22] , decodeBuffer|src1RegOut[22], Project2, 1
instance = comp, \procAlu|Mux9~0 , procAlu|Mux9~0, Project2, 1
instance = comp, \procAlu|Mux9~1 , procAlu|Mux9~1, Project2, 1
instance = comp, \procAlu|Mux9~2 , procAlu|Mux9~2, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[22] , executeBuffer|aluCalcOut[22], Project2, 1
instance = comp, \dstRegMux|Mux9~0 , dstRegMux|Mux9~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[22] , memoryBuffer|memValOut[22], Project2, 1
instance = comp, \regFile|R5|dataOut[22]~feeder , regFile|R5|dataOut[22]~feeder, Project2, 1
instance = comp, \regFile|R5|dataOut[22] , regFile|R5|dataOut[22], Project2, 1
instance = comp, \regFile|R9|dataOut[22] , regFile|R9|dataOut[22], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~115 , decodeBuffer|src2RegOut~115, Project2, 1
instance = comp, \regFile|R2|dataOut[22] , regFile|R2|dataOut[22], Project2, 1
instance = comp, \regFile|R14|dataOut[22] , regFile|R14|dataOut[22], Project2, 1
instance = comp, \regFile|R10|dataOut[22] , regFile|R10|dataOut[22], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~116 , decodeBuffer|src2RegOut~116, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~117 , decodeBuffer|src2RegOut~117, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~114 , decodeBuffer|src2RegOut~114, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~118 , decodeBuffer|src2RegOut~118, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~119 , decodeBuffer|src2RegOut~119, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[22] , decodeBuffer|src2RegOut[22], Project2, 1
instance = comp, \executeBuffer|src1RegOut[22]~feeder , executeBuffer|src1RegOut[22]~feeder, Project2, 1
instance = comp, \executeBuffer|src1RegOut[22] , executeBuffer|src1RegOut[22], Project2, 1
instance = comp, \dstRegMux|Mux20~0 , dstRegMux|Mux20~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[11] , memoryBuffer|memValOut[11], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~95 , decodeBuffer|src2RegOut~95, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[11] , decodeBuffer|src2RegOut[11], Project2, 1
instance = comp, \alu2Mux|Mux20~0 , alu2Mux|Mux20~0, Project2, 1
instance = comp, \procAlu|Mux20~0 , procAlu|Mux20~0, Project2, 1
instance = comp, \truealuResult[11]~16 , truealuResult[11]~16, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~95 , decodeBuffer|src1RegOut~95, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[11] , decodeBuffer|src1RegOut[11], Project2, 1
instance = comp, \procAlu|Mux20~1 , procAlu|Mux20~1, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[11] , executeBuffer|aluCalcOut[11], Project2, 1
instance = comp, \executeBuffer|pcOut[10] , executeBuffer|pcOut[10], Project2, 1
instance = comp, \dstRegMux|Mux21~0 , dstRegMux|Mux21~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[10] , memoryBuffer|memValOut[10], Project2, 1
instance = comp, \regFile|R5|dataOut[10]~feeder , regFile|R5|dataOut[10]~feeder, Project2, 1
instance = comp, \regFile|R5|dataOut[10] , regFile|R5|dataOut[10], Project2, 1
instance = comp, \regFile|R4|dataOut[10] , regFile|R4|dataOut[10], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~97 , decodeBuffer|src2RegOut~97, Project2, 1
instance = comp, \regFile|R8|dataOut[10] , regFile|R8|dataOut[10], Project2, 1
instance = comp, \regFile|R11|dataOut[10] , regFile|R11|dataOut[10], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~98 , decodeBuffer|src2RegOut~98, Project2, 1
instance = comp, \regFile|R12|dataOut[10] , regFile|R12|dataOut[10], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~99 , decodeBuffer|src2RegOut~99, Project2, 1
instance = comp, \regFile|R0|dataOut[10] , regFile|R0|dataOut[10], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~96 , decodeBuffer|src2RegOut~96, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~100 , decodeBuffer|src2RegOut~100, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~101 , decodeBuffer|src2RegOut~101, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[10] , decodeBuffer|src2RegOut[10], Project2, 1
instance = comp, \alu2Mux|Mux21~1 , alu2Mux|Mux21~1, Project2, 1
instance = comp, \procAlu|Mux21~1 , procAlu|Mux21~1, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[10] , executeBuffer|aluCalcOut[10], Project2, 1
instance = comp, \dstRegMux|Mux22~0 , dstRegMux|Mux22~0, Project2, 1
instance = comp, \dstRegMux|Mux22~1 , dstRegMux|Mux22~1, Project2, 1
instance = comp, \memoryBuffer|memValOut[9] , memoryBuffer|memValOut[9], Project2, 1
instance = comp, \regFile|R10|dataOut[9] , regFile|R10|dataOut[9], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~68 , decodeBuffer|src2RegOut~68, Project2, 1
instance = comp, \regFile|R7|dataOut[9] , regFile|R7|dataOut[9], Project2, 1
instance = comp, \regFile|R3|dataOut[9] , regFile|R3|dataOut[9], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~69 , decodeBuffer|src2RegOut~69, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~67 , decodeBuffer|src2RegOut~67, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~70 , decodeBuffer|src2RegOut~70, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~71 , decodeBuffer|src2RegOut~71, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[9]~DUPLICATE , decodeBuffer|src2RegOut[9]~DUPLICATE, Project2, 1
instance = comp, \alu2Mux|Mux22~1 , alu2Mux|Mux22~1, Project2, 1
instance = comp, \procAlu|Mux22~0 , procAlu|Mux22~0, Project2, 1
instance = comp, \procAlu|Mux22~1 , procAlu|Mux22~1, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[9] , executeBuffer|aluCalcOut[9], Project2, 1
instance = comp, \dstRegMux|Mux23~0 , dstRegMux|Mux23~0, Project2, 1
instance = comp, \dstRegMux|Mux23~1 , dstRegMux|Mux23~1, Project2, 1
instance = comp, \memoryBuffer|memValOut[8] , memoryBuffer|memValOut[8], Project2, 1
instance = comp, \regFile|R4|dataOut[8]~feeder , regFile|R4|dataOut[8]~feeder, Project2, 1
instance = comp, \regFile|R4|dataOut[8] , regFile|R4|dataOut[8], Project2, 1
instance = comp, \regFile|R6|dataOut[8]~feeder , regFile|R6|dataOut[8]~feeder, Project2, 1
instance = comp, \regFile|R6|dataOut[8] , regFile|R6|dataOut[8], Project2, 1
instance = comp, \regFile|R7|dataOut[8] , regFile|R7|dataOut[8], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~61 , decodeBuffer|src2RegOut~61, Project2, 1
instance = comp, \regFile|R9|dataOut[8]~feeder , regFile|R9|dataOut[8]~feeder, Project2, 1
instance = comp, \regFile|R9|dataOut[8] , regFile|R9|dataOut[8], Project2, 1
instance = comp, \regFile|R11|dataOut[8]~feeder , regFile|R11|dataOut[8]~feeder, Project2, 1
instance = comp, \regFile|R11|dataOut[8] , regFile|R11|dataOut[8], Project2, 1
instance = comp, \regFile|R10|dataOut[8] , regFile|R10|dataOut[8], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~62 , decodeBuffer|src2RegOut~62, Project2, 1
instance = comp, \regFile|R0|dataOut[8] , regFile|R0|dataOut[8], Project2, 1
instance = comp, \regFile|R1|dataOut[8]~feeder , regFile|R1|dataOut[8]~feeder, Project2, 1
instance = comp, \regFile|R1|dataOut[8] , regFile|R1|dataOut[8], Project2, 1
instance = comp, \regFile|R3|dataOut[8] , regFile|R3|dataOut[8], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~60 , decodeBuffer|src2RegOut~60, Project2, 1
instance = comp, \regFile|R14|dataOut[8] , regFile|R14|dataOut[8], Project2, 1
instance = comp, \regFile|R15|dataOut[8]~feeder , regFile|R15|dataOut[8]~feeder, Project2, 1
instance = comp, \regFile|R15|dataOut[8] , regFile|R15|dataOut[8], Project2, 1
instance = comp, \regFile|R12|dataOut[8] , regFile|R12|dataOut[8], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~63 , decodeBuffer|src2RegOut~63, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~64 , decodeBuffer|src2RegOut~64, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~65 , decodeBuffer|src2RegOut~65, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[8]~DUPLICATE , decodeBuffer|src2RegOut[8]~DUPLICATE, Project2, 1
instance = comp, \alu2Mux|Mux23~1 , alu2Mux|Mux23~1, Project2, 1
instance = comp, \procAlu|Mux23~1 , procAlu|Mux23~1, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[8] , executeBuffer|aluCalcOut[8], Project2, 1
instance = comp, \decodeBuffer|incPCOut[19] , decodeBuffer|incPCOut[19], Project2, 1
instance = comp, \executeBuffer|pcOut[19] , executeBuffer|pcOut[19], Project2, 1
instance = comp, \dstRegMux|Mux12~0 , dstRegMux|Mux12~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[19] , memoryBuffer|memValOut[19], Project2, 1
instance = comp, \regFile|R4|dataOut[19] , regFile|R4|dataOut[19], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~163 , decodeBuffer|src1RegOut~163, Project2, 1
instance = comp, \regFile|R0|dataOut[19] , regFile|R0|dataOut[19], Project2, 1
instance = comp, \regFile|R3|dataOut[19]~feeder , regFile|R3|dataOut[19]~feeder, Project2, 1
instance = comp, \regFile|R3|dataOut[19] , regFile|R3|dataOut[19], Project2, 1
instance = comp, \regFile|R1|dataOut[19] , regFile|R1|dataOut[19], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~162 , decodeBuffer|src1RegOut~162, Project2, 1
instance = comp, \regFile|R14|dataOut[19] , regFile|R14|dataOut[19], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~165 , decodeBuffer|src1RegOut~165, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~164 , decodeBuffer|src1RegOut~164, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~166 , decodeBuffer|src1RegOut~166, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~167 , decodeBuffer|src1RegOut~167, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[19] , decodeBuffer|src1RegOut[19], Project2, 1
instance = comp, \alu2Mux|Mux12~0 , alu2Mux|Mux12~0, Project2, 1
instance = comp, \executeBuffer|pcOut[18] , executeBuffer|pcOut[18], Project2, 1
instance = comp, \decodeBuffer|src2RegOut[18]~DUPLICATE , decodeBuffer|src2RegOut[18]~DUPLICATE, Project2, 1
instance = comp, \executeBuffer|src1RegOut[18] , executeBuffer|src1RegOut[18], Project2, 1
instance = comp, \regFile|R5|dataOut[31] , regFile|R5|dataOut[31], Project2, 1
instance = comp, \regFile|R1|dataOut[31] , regFile|R1|dataOut[31], Project2, 1
instance = comp, \regFile|R9|dataOut[31] , regFile|R9|dataOut[31], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~187 , decodeBuffer|src1RegOut~187, Project2, 1
instance = comp, \regFile|R14|dataOut[31] , regFile|R14|dataOut[31], Project2, 1
instance = comp, \regFile|R2|dataOut[31] , regFile|R2|dataOut[31], Project2, 1
instance = comp, \regFile|R6|dataOut[31] , regFile|R6|dataOut[31], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~188 , decodeBuffer|src1RegOut~188, Project2, 1
instance = comp, \regFile|R12|dataOut[31] , regFile|R12|dataOut[31], Project2, 1
instance = comp, \regFile|R0|dataOut[31] , regFile|R0|dataOut[31], Project2, 1
instance = comp, \regFile|R8|dataOut[31]~feeder , regFile|R8|dataOut[31]~feeder, Project2, 1
instance = comp, \regFile|R8|dataOut[31] , regFile|R8|dataOut[31], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~186 , decodeBuffer|src1RegOut~186, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~190 , decodeBuffer|src1RegOut~190, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~191 , decodeBuffer|src1RegOut~191, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[31] , decodeBuffer|src1RegOut[31], Project2, 1
instance = comp, \brOffsetAdder|Add0~105 , brOffsetAdder|Add0~105, Project2, 1
instance = comp, \stallPc|out[31]~28 , stallPc|out[31]~28, Project2, 1
instance = comp, \pc|dataOut[31] , pc|dataOut[31], Project2, 1
instance = comp, \pcIncrementer|Add0~105 , pcIncrementer|Add0~105, Project2, 1
instance = comp, \instructionBuffer|pcOut[31] , instructionBuffer|pcOut[31], Project2, 1
instance = comp, \decodeBuffer|incPCOut[31]~feeder , decodeBuffer|incPCOut[31]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[31] , decodeBuffer|incPCOut[31], Project2, 1
instance = comp, \executeBuffer|pcOut[31] , executeBuffer|pcOut[31], Project2, 1
instance = comp, \procAlu|Mux0~0 , procAlu|Mux0~0, Project2, 1
instance = comp, \alu2Mux|Mux0~0 , alu2Mux|Mux0~0, Project2, 1
instance = comp, \procAlu|Add0~125 , procAlu|Add0~125, Project2, 1
instance = comp, \procAlu|Mux0~1 , procAlu|Mux0~1, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[31] , executeBuffer|aluCalcOut[31], Project2, 1
instance = comp, \datamem|data_rtl_0|auto_generated|ram_block1a18 , datamem|data_rtl_0|auto_generated|ram_block1a18, Project2, 1
instance = comp, \dstRegMux|Mux0~0 , dstRegMux|Mux0~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[31] , memoryBuffer|memValOut[31], Project2, 1
instance = comp, \truealuResult[31]~32 , truealuResult[31]~32, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~191 , decodeBuffer|src2RegOut~191, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[31] , decodeBuffer|src2RegOut[31], Project2, 1
instance = comp, \executeBuffer|src1RegOut[31] , executeBuffer|src1RegOut[31], Project2, 1
instance = comp, \dstRegMux|Mux13~0 , dstRegMux|Mux13~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[18] , memoryBuffer|memValOut[18], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~173 , decodeBuffer|src1RegOut~173, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[18] , decodeBuffer|src1RegOut[18], Project2, 1
instance = comp, \procAlu|Add0~113 , procAlu|Add0~113, Project2, 1
instance = comp, \alu2Mux|Mux29~0 , alu2Mux|Mux29~0, Project2, 1
instance = comp, \procAlu|Mux13~0 , procAlu|Mux13~0, Project2, 1
instance = comp, \procAlu|Mux13~1 , procAlu|Mux13~1, Project2, 1
instance = comp, \truealuResult[18]~31 , truealuResult[18]~31, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~185 , decodeBuffer|src2RegOut~185, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[18] , decodeBuffer|src2RegOut[18], Project2, 1
instance = comp, \alu2Mux|Mux13~0 , alu2Mux|Mux13~0, Project2, 1
instance = comp, \procAlu|Add0~109 , procAlu|Add0~109, Project2, 1
instance = comp, \truealuResult[20]~24 , truealuResult[20]~24, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~143 , decodeBuffer|src2RegOut~143, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[20] , decodeBuffer|src2RegOut[20], Project2, 1
instance = comp, \alu2Mux|Mux11~0 , alu2Mux|Mux11~0, Project2, 1
instance = comp, \procAlu|Mux11~0 , procAlu|Mux11~0, Project2, 1
instance = comp, \procAlu|Mux11~1 , procAlu|Mux11~1, Project2, 1
instance = comp, \procAlu|Mux11~2 , procAlu|Mux11~2, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[20] , executeBuffer|aluCalcOut[20], Project2, 1
instance = comp, \dstRegMux|Mux11~0 , dstRegMux|Mux11~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[20] , memoryBuffer|memValOut[20], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~119 , decodeBuffer|src1RegOut~119, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[20] , decodeBuffer|src1RegOut[20], Project2, 1
instance = comp, \stallPc|out[20]~9 , stallPc|out[20]~9, Project2, 1
instance = comp, \pc|dataOut[20]~DUPLICATE , pc|dataOut[20]~DUPLICATE, Project2, 1
instance = comp, \pcIncrementer|Add0~33 , pcIncrementer|Add0~33, Project2, 1
instance = comp, \stallPc|out[21]~8 , stallPc|out[21]~8, Project2, 1
instance = comp, \pc|dataOut[21]~DUPLICATE , pc|dataOut[21]~DUPLICATE, Project2, 1
instance = comp, \pcIncrementer|Add0~25 , pcIncrementer|Add0~25, Project2, 1
instance = comp, \stallPc|out[22]~6 , stallPc|out[22]~6, Project2, 1
instance = comp, \pc|dataOut[22] , pc|dataOut[22], Project2, 1
instance = comp, \pcIncrementer|Add0~21 , pcIncrementer|Add0~21, Project2, 1
instance = comp, \stallPc|out[24]~5 , stallPc|out[24]~5, Project2, 1
instance = comp, \decodeBuffer|incPCOut[24] , decodeBuffer|incPCOut[24], Project2, 1
instance = comp, \pc|dataOut[24] , pc|dataOut[24], Project2, 1
instance = comp, \pcIncrementer|Add0~17 , pcIncrementer|Add0~17, Project2, 1
instance = comp, \stallPc|out[25]~4 , stallPc|out[25]~4, Project2, 1
instance = comp, \pc|dataOut[25]~DUPLICATE , pc|dataOut[25]~DUPLICATE, Project2, 1
instance = comp, \pcIncrementer|Add0~13 , pcIncrementer|Add0~13, Project2, 1
instance = comp, \stallPc|out[26]~3 , stallPc|out[26]~3, Project2, 1
instance = comp, \pc|dataOut[26]~DUPLICATE , pc|dataOut[26]~DUPLICATE, Project2, 1
instance = comp, \pcIncrementer|Add0~9 , pcIncrementer|Add0~9, Project2, 1
instance = comp, \stallPc|out[27]~2 , stallPc|out[27]~2, Project2, 1
instance = comp, \pc|dataOut[27] , pc|dataOut[27], Project2, 1
instance = comp, \pcIncrementer|Add0~113 , pcIncrementer|Add0~113, Project2, 1
instance = comp, \stallPc|out[28]~30 , stallPc|out[28]~30, Project2, 1
instance = comp, \pc|dataOut[28] , pc|dataOut[28], Project2, 1
instance = comp, \instructionBuffer|pcOut[29]~feeder , instructionBuffer|pcOut[29]~feeder, Project2, 1
instance = comp, \instructionBuffer|pcOut[29] , instructionBuffer|pcOut[29], Project2, 1
instance = comp, \decodeBuffer|incPCOut[29] , decodeBuffer|incPCOut[29], Project2, 1
instance = comp, \executeBuffer|pcOut[29] , executeBuffer|pcOut[29], Project2, 1
instance = comp, \dstRegMux|Mux2~0 , dstRegMux|Mux2~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[29] , memoryBuffer|memValOut[29], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~23 , decodeBuffer|src2RegOut~23, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[29] , decodeBuffer|src2RegOut[29], Project2, 1
instance = comp, \alu2Mux|Mux2~0 , alu2Mux|Mux2~0, Project2, 1
instance = comp, \procAlu|Mux2~1 , procAlu|Mux2~1, Project2, 1
instance = comp, \procAlu|Mux2~2 , procAlu|Mux2~2, Project2, 1
instance = comp, \procAlu|Mux2~3 , procAlu|Mux2~3, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[29]~DUPLICATE , executeBuffer|aluCalcOut[29]~DUPLICATE, Project2, 1
instance = comp, \dstRegMux|Mux30~0 , dstRegMux|Mux30~0, Project2, 1
instance = comp, \SW1|out~DUPLICATE , SW1|out~DUPLICATE, Project2, 1
instance = comp, \SW1|Add0~61 , SW1|Add0~61, Project2, 1
instance = comp, \SW[1]~input , SW[1]~input, Project2, 1
instance = comp, \SW1|gate_0~feeder , SW1|gate_0~feeder, Project2, 1
instance = comp, \SW1|gate_0 , SW1|gate_0, Project2, 1
instance = comp, \SW1|gate_1~feeder , SW1|gate_1~feeder, Project2, 1
instance = comp, \SW1|gate_1 , SW1|gate_1, Project2, 1
instance = comp, \SW1|always2~0 , SW1|always2~0, Project2, 1
instance = comp, \SW1|cnt[0] , SW1|cnt[0], Project2, 1
instance = comp, \SW1|Add0~53 , SW1|Add0~53, Project2, 1
instance = comp, \SW1|cnt[1] , SW1|cnt[1], Project2, 1
instance = comp, \SW1|Add0~57 , SW1|Add0~57, Project2, 1
instance = comp, \SW1|cnt[2] , SW1|cnt[2], Project2, 1
instance = comp, \SW1|Add0~25 , SW1|Add0~25, Project2, 1
instance = comp, \SW1|cnt[3] , SW1|cnt[3], Project2, 1
instance = comp, \SW1|Add0~5 , SW1|Add0~5, Project2, 1
instance = comp, \SW1|cnt[4] , SW1|cnt[4], Project2, 1
instance = comp, \SW1|Add0~9 , SW1|Add0~9, Project2, 1
instance = comp, \SW1|cnt[5] , SW1|cnt[5], Project2, 1
instance = comp, \SW1|Add0~13 , SW1|Add0~13, Project2, 1
instance = comp, \SW1|cnt[6] , SW1|cnt[6], Project2, 1
instance = comp, \SW1|Add0~29 , SW1|Add0~29, Project2, 1
instance = comp, \SW1|cnt[7] , SW1|cnt[7], Project2, 1
instance = comp, \SW1|Add0~21 , SW1|Add0~21, Project2, 1
instance = comp, \SW1|cnt[8] , SW1|cnt[8], Project2, 1
instance = comp, \SW1|Add0~17 , SW1|Add0~17, Project2, 1
instance = comp, \SW1|cnt[9] , SW1|cnt[9], Project2, 1
instance = comp, \SW1|Add0~49 , SW1|Add0~49, Project2, 1
instance = comp, \SW1|cnt[10] , SW1|cnt[10], Project2, 1
instance = comp, \SW1|Add0~45 , SW1|Add0~45, Project2, 1
instance = comp, \SW1|cnt[11] , SW1|cnt[11], Project2, 1
instance = comp, \SW1|Add0~1 , SW1|Add0~1, Project2, 1
instance = comp, \SW1|cnt[12] , SW1|cnt[12], Project2, 1
instance = comp, \SW1|Add0~33 , SW1|Add0~33, Project2, 1
instance = comp, \SW1|cnt[13] , SW1|cnt[13], Project2, 1
instance = comp, \SW1|out~1 , SW1|out~1, Project2, 1
instance = comp, \SW1|out~2 , SW1|out~2, Project2, 1
instance = comp, \SW1|cnt[14] , SW1|cnt[14], Project2, 1
instance = comp, \SW1|out~3 , SW1|out~3, Project2, 1
instance = comp, \SW1|out~0 , SW1|out~0, Project2, 1
instance = comp, \SW1|out~4 , SW1|out~4, Project2, 1
instance = comp, \SW1|out , SW1|out, Project2, 1
instance = comp, \datamem|sw_reg[1] , datamem|sw_reg[1], Project2, 1
instance = comp, \dstRegMux|Mux30~2 , dstRegMux|Mux30~2, Project2, 1
instance = comp, \dstRegMux|Mux30~3 , dstRegMux|Mux30~3, Project2, 1
instance = comp, \memoryBuffer|memValOut[1] , memoryBuffer|memValOut[1], Project2, 1
instance = comp, \regFile|R8|dataOut[1]~feeder , regFile|R8|dataOut[1]~feeder, Project2, 1
instance = comp, \regFile|R8|dataOut[1] , regFile|R8|dataOut[1], Project2, 1
instance = comp, \regFile|R12|dataOut[1] , regFile|R12|dataOut[1], Project2, 1
instance = comp, \regFile|R0|dataOut[1] , regFile|R0|dataOut[1], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~24 , decodeBuffer|src2RegOut~24, Project2, 1
instance = comp, \regFile|R11|dataOut[1] , regFile|R11|dataOut[1], Project2, 1
instance = comp, \regFile|R7|dataOut[1] , regFile|R7|dataOut[1], Project2, 1
instance = comp, \regFile|R15|dataOut[1] , regFile|R15|dataOut[1], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~27 , decodeBuffer|src2RegOut~27, Project2, 1
instance = comp, \regFile|R2|dataOut[1] , regFile|R2|dataOut[1], Project2, 1
instance = comp, \regFile|R6|dataOut[1] , regFile|R6|dataOut[1], Project2, 1
instance = comp, \regFile|R10|dataOut[1] , regFile|R10|dataOut[1], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~26 , decodeBuffer|src2RegOut~26, Project2, 1
instance = comp, \regFile|R1|dataOut[1] , regFile|R1|dataOut[1], Project2, 1
instance = comp, \regFile|R5|dataOut[1] , regFile|R5|dataOut[1], Project2, 1
instance = comp, \regFile|R9|dataOut[1] , regFile|R9|dataOut[1], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~25 , decodeBuffer|src2RegOut~25, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~28 , decodeBuffer|src2RegOut~28, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~29 , decodeBuffer|src2RegOut~29, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[1]~DUPLICATE , decodeBuffer|src2RegOut[1]~DUPLICATE, Project2, 1
instance = comp, \alu2Mux|Mux30~1 , alu2Mux|Mux30~1, Project2, 1
instance = comp, \procAlu|Mux31~0 , procAlu|Mux31~0, Project2, 1
instance = comp, \decodeBuffer|offsetOut[2] , decodeBuffer|offsetOut[2], Project2, 1
instance = comp, \alu2Mux|Mux31~1 , alu2Mux|Mux31~1, Project2, 1
instance = comp, \procAlu|Add0~130 , procAlu|Add0~130, Project2, 1
instance = comp, \procAlu|Add0~13 , procAlu|Add0~13, Project2, 1
instance = comp, \procAlu|Mux31~1 , procAlu|Mux31~1, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[0]~feeder , executeBuffer|aluCalcOut[0]~feeder, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[0] , executeBuffer|aluCalcOut[0], Project2, 1
instance = comp, \executeBuffer|aluCondOut[0] , executeBuffer|aluCondOut[0], Project2, 1
instance = comp, \KEY[0]~input , KEY[0]~input, Project2, 1
instance = comp, \datamem|key_reg[0]~2 , datamem|key_reg[0]~2, Project2, 1
instance = comp, \datamem|key_reg[0]~1 , datamem|key_reg[0]~1, Project2, 1
instance = comp, \datamem|key_reg[0] , datamem|key_reg[0], Project2, 1
instance = comp, \SW0|Add0~49 , SW0|Add0~49, Project2, 1
instance = comp, \SW[0]~input , SW[0]~input, Project2, 1
instance = comp, \SW0|gate_0~feeder , SW0|gate_0~feeder, Project2, 1
instance = comp, \SW0|gate_0 , SW0|gate_0, Project2, 1
instance = comp, \SW0|gate_1~feeder , SW0|gate_1~feeder, Project2, 1
instance = comp, \SW0|gate_1 , SW0|gate_1, Project2, 1
instance = comp, \SW0|always2~0 , SW0|always2~0, Project2, 1
instance = comp, \SW0|cnt[0] , SW0|cnt[0], Project2, 1
instance = comp, \SW0|Add0~57 , SW0|Add0~57, Project2, 1
instance = comp, \SW0|cnt[1] , SW0|cnt[1], Project2, 1
instance = comp, \SW0|Add0~61 , SW0|Add0~61, Project2, 1
instance = comp, \SW0|cnt[2] , SW0|cnt[2], Project2, 1
instance = comp, \SW0|Add0~45 , SW0|Add0~45, Project2, 1
instance = comp, \SW0|cnt[3] , SW0|cnt[3], Project2, 1
instance = comp, \SW0|Add0~41 , SW0|Add0~41, Project2, 1
instance = comp, \SW0|cnt[4] , SW0|cnt[4], Project2, 1
instance = comp, \SW0|Add0~9 , SW0|Add0~9, Project2, 1
instance = comp, \SW0|cnt[5] , SW0|cnt[5], Project2, 1
instance = comp, \SW0|Add0~5 , SW0|Add0~5, Project2, 1
instance = comp, \SW0|cnt[6] , SW0|cnt[6], Project2, 1
instance = comp, \SW0|Add0~29 , SW0|Add0~29, Project2, 1
instance = comp, \SW0|cnt[7] , SW0|cnt[7], Project2, 1
instance = comp, \SW0|Add0~25 , SW0|Add0~25, Project2, 1
instance = comp, \SW0|cnt[8] , SW0|cnt[8], Project2, 1
instance = comp, \SW0|Add0~53 , SW0|Add0~53, Project2, 1
instance = comp, \SW0|cnt[9] , SW0|cnt[9], Project2, 1
instance = comp, \SW0|out~2 , SW0|out~2, Project2, 1
instance = comp, \SW0|Add0~33 , SW0|Add0~33, Project2, 1
instance = comp, \SW0|cnt[10] , SW0|cnt[10], Project2, 1
instance = comp, \SW0|Add0~37 , SW0|Add0~37, Project2, 1
instance = comp, \SW0|cnt[11] , SW0|cnt[11], Project2, 1
instance = comp, \SW0|out~1 , SW0|out~1, Project2, 1
instance = comp, \SW0|out~3 , SW0|out~3, Project2, 1
instance = comp, \SW0|Add0~1 , SW0|Add0~1, Project2, 1
instance = comp, \SW0|cnt[12] , SW0|cnt[12], Project2, 1
instance = comp, \SW0|Add0~17 , SW0|Add0~17, Project2, 1
instance = comp, \SW0|cnt[13] , SW0|cnt[13], Project2, 1
instance = comp, \SW0|Add0~21 , SW0|Add0~21, Project2, 1
instance = comp, \SW0|cnt[14] , SW0|cnt[14], Project2, 1
instance = comp, \SW0|Add0~13 , SW0|Add0~13, Project2, 1
instance = comp, \SW0|cnt[15] , SW0|cnt[15], Project2, 1
instance = comp, \SW0|out~0 , SW0|out~0, Project2, 1
instance = comp, \SW0|out~4 , SW0|out~4, Project2, 1
instance = comp, \SW0|out , SW0|out, Project2, 1
instance = comp, \datamem|sw_reg[0] , datamem|sw_reg[0], Project2, 1
instance = comp, \datamem|dOut[0]~0 , datamem|dOut[0]~0, Project2, 1
instance = comp, \dstRegMux|Mux31~0 , dstRegMux|Mux31~0, Project2, 1
instance = comp, \memoryBuffer|memValOut[0] , memoryBuffer|memValOut[0], Project2, 1
instance = comp, \regFile|R13|dataOut[0] , regFile|R13|dataOut[0], Project2, 1
instance = comp, \regFile|R1|dataOut[0] , regFile|R1|dataOut[0], Project2, 1
instance = comp, \regFile|R9|dataOut[0]~feeder , regFile|R9|dataOut[0]~feeder, Project2, 1
instance = comp, \regFile|R9|dataOut[0] , regFile|R9|dataOut[0], Project2, 1
instance = comp, \regFile|R5|dataOut[0] , regFile|R5|dataOut[0], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~19 , decodeBuffer|src1RegOut~19, Project2, 1
instance = comp, \regFile|R15|dataOut[0] , regFile|R15|dataOut[0], Project2, 1
instance = comp, \regFile|R7|dataOut[0] , regFile|R7|dataOut[0], Project2, 1
instance = comp, \regFile|R11|dataOut[0] , regFile|R11|dataOut[0], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~21 , decodeBuffer|src1RegOut~21, Project2, 1
instance = comp, \regFile|R2|dataOut[0] , regFile|R2|dataOut[0], Project2, 1
instance = comp, \regFile|R6|dataOut[0] , regFile|R6|dataOut[0], Project2, 1
instance = comp, \regFile|R14|dataOut[0] , regFile|R14|dataOut[0], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~20 , decodeBuffer|src1RegOut~20, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~22 , decodeBuffer|src1RegOut~22, Project2, 1
instance = comp, \truealuResult[0]~1 , truealuResult[0]~1, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~23 , decodeBuffer|src1RegOut~23, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[0] , decodeBuffer|src1RegOut[0], Project2, 1
instance = comp, \procAlu|Add0~69 , procAlu|Add0~69, Project2, 1
instance = comp, \truealuResult[1]~5 , truealuResult[1]~5, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~103 , decodeBuffer|src1RegOut~103, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~104 , decodeBuffer|src1RegOut~104, Project2, 1
instance = comp, \regFile|R13|dataOut[1]~feeder , regFile|R13|dataOut[1]~feeder, Project2, 1
instance = comp, \regFile|R13|dataOut[1] , regFile|R13|dataOut[1], Project2, 1
instance = comp, \regFile|R14|dataOut[1] , regFile|R14|dataOut[1], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~105 , decodeBuffer|src1RegOut~105, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~106 , decodeBuffer|src1RegOut~106, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~107 , decodeBuffer|src1RegOut~107, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[1] , decodeBuffer|src1RegOut[1], Project2, 1
instance = comp, \procAlu|Mux29~1 , procAlu|Mux29~1, Project2, 1
instance = comp, \procAlu|Mux29~2 , procAlu|Mux29~2, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[2] , executeBuffer|aluCalcOut[2], Project2, 1
instance = comp, \dstRegMux|Mux30~1 , dstRegMux|Mux30~1, Project2, 1
instance = comp, \datamem|key_reg[3]~5 , datamem|key_reg[3]~5, Project2, 1
instance = comp, \datamem|key_reg[3] , datamem|key_reg[3], Project2, 1
instance = comp, \SW3|Add0~13 , SW3|Add0~13, Project2, 1
instance = comp, \SW[3]~input , SW[3]~input, Project2, 1
instance = comp, \SW3|gate_0 , SW3|gate_0, Project2, 1
instance = comp, \SW3|gate_1~feeder , SW3|gate_1~feeder, Project2, 1
instance = comp, \SW3|gate_1 , SW3|gate_1, Project2, 1
instance = comp, \SW3|always2~0 , SW3|always2~0, Project2, 1
instance = comp, \SW3|cnt[0] , SW3|cnt[0], Project2, 1
instance = comp, \SW3|Add0~29 , SW3|Add0~29, Project2, 1
instance = comp, \SW3|cnt[1] , SW3|cnt[1], Project2, 1
instance = comp, \SW3|Add0~1 , SW3|Add0~1, Project2, 1
instance = comp, \SW3|cnt[2] , SW3|cnt[2], Project2, 1
instance = comp, \SW3|Add0~33 , SW3|Add0~33, Project2, 1
instance = comp, \SW3|cnt[3] , SW3|cnt[3], Project2, 1
instance = comp, \SW3|Add0~37 , SW3|Add0~37, Project2, 1
instance = comp, \SW3|cnt[4] , SW3|cnt[4], Project2, 1
instance = comp, \SW3|Add0~25 , SW3|Add0~25, Project2, 1
instance = comp, \SW3|cnt[5] , SW3|cnt[5], Project2, 1
instance = comp, \SW3|Add0~17 , SW3|Add0~17, Project2, 1
instance = comp, \SW3|cnt[6] , SW3|cnt[6], Project2, 1
instance = comp, \SW3|Add0~21 , SW3|Add0~21, Project2, 1
instance = comp, \SW3|cnt[7] , SW3|cnt[7], Project2, 1
instance = comp, \SW3|Add0~9 , SW3|Add0~9, Project2, 1
instance = comp, \SW3|cnt[8] , SW3|cnt[8], Project2, 1
instance = comp, \SW3|Add0~5 , SW3|Add0~5, Project2, 1
instance = comp, \SW3|cnt[9] , SW3|cnt[9], Project2, 1
instance = comp, \SW3|Add0~49 , SW3|Add0~49, Project2, 1
instance = comp, \SW3|cnt[10] , SW3|cnt[10], Project2, 1
instance = comp, \SW3|Add0~57 , SW3|Add0~57, Project2, 1
instance = comp, \SW3|cnt[11] , SW3|cnt[11], Project2, 1
instance = comp, \SW3|Add0~61 , SW3|Add0~61, Project2, 1
instance = comp, \SW3|cnt[12] , SW3|cnt[12], Project2, 1
instance = comp, \SW3|Add0~53 , SW3|Add0~53, Project2, 1
instance = comp, \SW3|cnt[13] , SW3|cnt[13], Project2, 1
instance = comp, \SW3|Add0~45 , SW3|Add0~45, Project2, 1
instance = comp, \SW3|cnt[14] , SW3|cnt[14], Project2, 1
instance = comp, \SW3|Add0~41 , SW3|Add0~41, Project2, 1
instance = comp, \SW3|cnt[15] , SW3|cnt[15], Project2, 1
instance = comp, \SW3|out~2 , SW3|out~2, Project2, 1
instance = comp, \SW3|out~3 , SW3|out~3, Project2, 1
instance = comp, \SW3|out~0 , SW3|out~0, Project2, 1
instance = comp, \SW3|out~4 , SW3|out~4, Project2, 1
instance = comp, \SW3|out , SW3|out, Project2, 1
instance = comp, \datamem|sw_reg[3] , datamem|sw_reg[3], Project2, 1
instance = comp, \executeBuffer|src1RegOut[3] , executeBuffer|src1RegOut[3], Project2, 1
instance = comp, \decodeBuffer|src2RegOut[4] , decodeBuffer|src2RegOut[4], Project2, 1
instance = comp, \executeBuffer|src1RegOut[4] , executeBuffer|src1RegOut[4], Project2, 1
instance = comp, \executeBuffer|src1RegOut[5] , executeBuffer|src1RegOut[5], Project2, 1
instance = comp, \decodeBuffer|src2RegOut[6] , decodeBuffer|src2RegOut[6], Project2, 1
instance = comp, \executeBuffer|src1RegOut[6] , executeBuffer|src1RegOut[6], Project2, 1
instance = comp, \executeBuffer|src1RegOut[7]~feeder , executeBuffer|src1RegOut[7]~feeder, Project2, 1
instance = comp, \executeBuffer|src1RegOut[7] , executeBuffer|src1RegOut[7], Project2, 1
instance = comp, \datamem|data_rtl_0|auto_generated|ram_block1a3 , datamem|data_rtl_0|auto_generated|ram_block1a3, Project2, 1
instance = comp, \dstRegMux|Mux28~0 , dstRegMux|Mux28~0, Project2, 1
instance = comp, \dstRegMux|Mux28~1 , dstRegMux|Mux28~1, Project2, 1
instance = comp, \memoryBuffer|memValOut[3] , memoryBuffer|memValOut[3], Project2, 1
instance = comp, \regFile|R13|dataOut[3] , regFile|R13|dataOut[3], Project2, 1
instance = comp, \regFile|R9|dataOut[3] , regFile|R9|dataOut[3], Project2, 1
instance = comp, \regFile|R5|dataOut[3] , regFile|R5|dataOut[3], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~31 , decodeBuffer|src2RegOut~31, Project2, 1
instance = comp, \regFile|R0|dataOut[3] , regFile|R0|dataOut[3], Project2, 1
instance = comp, \regFile|R12|dataOut[3] , regFile|R12|dataOut[3], Project2, 1
instance = comp, \regFile|R4|dataOut[3] , regFile|R4|dataOut[3], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~30 , decodeBuffer|src2RegOut~30, Project2, 1
instance = comp, \regFile|R7|dataOut[3] , regFile|R7|dataOut[3], Project2, 1
instance = comp, \regFile|R15|dataOut[3] , regFile|R15|dataOut[3], Project2, 1
instance = comp, \regFile|R3|dataOut[3]~feeder , regFile|R3|dataOut[3]~feeder, Project2, 1
instance = comp, \regFile|R3|dataOut[3] , regFile|R3|dataOut[3], Project2, 1
instance = comp, \regFile|R11|dataOut[3] , regFile|R11|dataOut[3], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~33 , decodeBuffer|src2RegOut~33, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~34 , decodeBuffer|src2RegOut~34, Project2, 1
instance = comp, \truealuResult[3]~6 , truealuResult[3]~6, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~35 , decodeBuffer|src2RegOut~35, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[3]~DUPLICATE , decodeBuffer|src2RegOut[3]~DUPLICATE, Project2, 1
instance = comp, \decodeBuffer|offsetOut[5]~DUPLICATE , decodeBuffer|offsetOut[5]~DUPLICATE, Project2, 1
instance = comp, \alu2Mux|Mux28~1 , alu2Mux|Mux28~1, Project2, 1
instance = comp, \procAlu|Add0~37 , procAlu|Add0~37, Project2, 1
instance = comp, \procAlu|Mux27~0 , procAlu|Mux27~0, Project2, 1
instance = comp, \procAlu|Mux27~1 , procAlu|Mux27~1, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[4] , executeBuffer|aluCalcOut[4], Project2, 1
instance = comp, \SW4|Add0~29 , SW4|Add0~29, Project2, 1
instance = comp, \SW[4]~input , SW[4]~input, Project2, 1
instance = comp, \SW4|gate_0~feeder , SW4|gate_0~feeder, Project2, 1
instance = comp, \SW4|gate_0 , SW4|gate_0, Project2, 1
instance = comp, \SW4|gate_1 , SW4|gate_1, Project2, 1
instance = comp, \SW4|always2~0 , SW4|always2~0, Project2, 1
instance = comp, \SW4|cnt[0] , SW4|cnt[0], Project2, 1
instance = comp, \SW4|Add0~25 , SW4|Add0~25, Project2, 1
instance = comp, \SW4|cnt[1] , SW4|cnt[1], Project2, 1
instance = comp, \SW4|Add0~57 , SW4|Add0~57, Project2, 1
instance = comp, \SW4|cnt[2] , SW4|cnt[2], Project2, 1
instance = comp, \SW4|Add0~61 , SW4|Add0~61, Project2, 1
instance = comp, \SW4|cnt[3] , SW4|cnt[3], Project2, 1
instance = comp, \SW4|Add0~21 , SW4|Add0~21, Project2, 1
instance = comp, \SW4|cnt[4] , SW4|cnt[4], Project2, 1
instance = comp, \SW4|Add0~53 , SW4|Add0~53, Project2, 1
instance = comp, \SW4|cnt[5] , SW4|cnt[5], Project2, 1
instance = comp, \SW4|Add0~49 , SW4|Add0~49, Project2, 1
instance = comp, \SW4|cnt[6] , SW4|cnt[6], Project2, 1
instance = comp, \SW4|Add0~45 , SW4|Add0~45, Project2, 1
instance = comp, \SW4|cnt[7] , SW4|cnt[7], Project2, 1
instance = comp, \SW4|Add0~41 , SW4|Add0~41, Project2, 1
instance = comp, \SW4|cnt[8] , SW4|cnt[8], Project2, 1
instance = comp, \SW4|Add0~17 , SW4|Add0~17, Project2, 1
instance = comp, \SW4|cnt[9] , SW4|cnt[9], Project2, 1
instance = comp, \SW4|Add0~33 , SW4|Add0~33, Project2, 1
instance = comp, \SW4|cnt[10] , SW4|cnt[10], Project2, 1
instance = comp, \SW4|Add0~37 , SW4|Add0~37, Project2, 1
instance = comp, \SW4|cnt[11] , SW4|cnt[11], Project2, 1
instance = comp, \SW4|Add0~1 , SW4|Add0~1, Project2, 1
instance = comp, \SW4|cnt[12] , SW4|cnt[12], Project2, 1
instance = comp, \SW4|Add0~13 , SW4|Add0~13, Project2, 1
instance = comp, \SW4|cnt[13] , SW4|cnt[13], Project2, 1
instance = comp, \SW4|Add0~5 , SW4|Add0~5, Project2, 1
instance = comp, \SW4|cnt[14] , SW4|cnt[14], Project2, 1
instance = comp, \SW4|out~2 , SW4|out~2, Project2, 1
instance = comp, \SW4|out~1 , SW4|out~1, Project2, 1
instance = comp, \SW4|out~3 , SW4|out~3, Project2, 1
instance = comp, \SW4|Add0~9 , SW4|Add0~9, Project2, 1
instance = comp, \SW4|cnt[15] , SW4|cnt[15], Project2, 1
instance = comp, \SW4|out~0 , SW4|out~0, Project2, 1
instance = comp, \SW4|out~4 , SW4|out~4, Project2, 1
instance = comp, \SW4|out , SW4|out, Project2, 1
instance = comp, \datamem|sw_reg[4] , datamem|sw_reg[4], Project2, 1
instance = comp, \dstRegMux|Mux27~0 , dstRegMux|Mux27~0, Project2, 1
instance = comp, \dstRegMux|Mux27~1 , dstRegMux|Mux27~1, Project2, 1
instance = comp, \memoryBuffer|memValOut[4] , memoryBuffer|memValOut[4], Project2, 1
instance = comp, \regFile|R15|dataOut[4] , regFile|R15|dataOut[4], Project2, 1
instance = comp, \regFile|R14|dataOut[4] , regFile|R14|dataOut[4], Project2, 1
instance = comp, \regFile|R13|dataOut[4] , regFile|R13|dataOut[4], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~39 , decodeBuffer|src2RegOut~39, Project2, 1
instance = comp, \regFile|R8|dataOut[4] , regFile|R8|dataOut[4], Project2, 1
instance = comp, \regFile|R11|dataOut[4] , regFile|R11|dataOut[4], Project2, 1
instance = comp, \regFile|R10|dataOut[4] , regFile|R10|dataOut[4], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~38 , decodeBuffer|src2RegOut~38, Project2, 1
instance = comp, \regFile|R0|dataOut[4] , regFile|R0|dataOut[4], Project2, 1
instance = comp, \regFile|R3|dataOut[4] , regFile|R3|dataOut[4], Project2, 1
instance = comp, \regFile|R1|dataOut[4] , regFile|R1|dataOut[4], Project2, 1
instance = comp, \regFile|R2|dataOut[4] , regFile|R2|dataOut[4], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~36 , decodeBuffer|src2RegOut~36, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~40 , decodeBuffer|src2RegOut~40, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~41 , decodeBuffer|src2RegOut~41, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[4]~DUPLICATE , decodeBuffer|src2RegOut[4]~DUPLICATE, Project2, 1
instance = comp, \decodeBuffer|offsetOut[6]~DUPLICATE , decodeBuffer|offsetOut[6]~DUPLICATE, Project2, 1
instance = comp, \alu2Mux|Mux27~1 , alu2Mux|Mux27~1, Project2, 1
instance = comp, \procAlu|Add0~33 , procAlu|Add0~33, Project2, 1
instance = comp, \procAlu|Mux26~1 , procAlu|Mux26~1, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[5] , executeBuffer|aluCalcOut[5], Project2, 1
instance = comp, \SW5|Add0~45 , SW5|Add0~45, Project2, 1
instance = comp, \SW[5]~input , SW[5]~input, Project2, 1
instance = comp, \SW5|gate_0 , SW5|gate_0, Project2, 1
instance = comp, \SW5|gate_1~feeder , SW5|gate_1~feeder, Project2, 1
instance = comp, \SW5|gate_1 , SW5|gate_1, Project2, 1
instance = comp, \SW5|always2~0 , SW5|always2~0, Project2, 1
instance = comp, \SW5|cnt[0] , SW5|cnt[0], Project2, 1
instance = comp, \SW5|Add0~41 , SW5|Add0~41, Project2, 1
instance = comp, \SW5|cnt[1] , SW5|cnt[1], Project2, 1
instance = comp, \SW5|Add0~29 , SW5|Add0~29, Project2, 1
instance = comp, \SW5|cnt[2] , SW5|cnt[2], Project2, 1
instance = comp, \SW5|Add0~5 , SW5|Add0~5, Project2, 1
instance = comp, \SW5|cnt[3] , SW5|cnt[3], Project2, 1
instance = comp, \SW5|Add0~9 , SW5|Add0~9, Project2, 1
instance = comp, \SW5|cnt[4] , SW5|cnt[4], Project2, 1
instance = comp, \SW5|Add0~49 , SW5|Add0~49, Project2, 1
instance = comp, \SW5|cnt[5] , SW5|cnt[5], Project2, 1
instance = comp, \SW5|Add0~61 , SW5|Add0~61, Project2, 1
instance = comp, \SW5|cnt[6] , SW5|cnt[6], Project2, 1
instance = comp, \SW5|Add0~21 , SW5|Add0~21, Project2, 1
instance = comp, \SW5|cnt[7] , SW5|cnt[7], Project2, 1
instance = comp, \SW5|Add0~13 , SW5|Add0~13, Project2, 1
instance = comp, \SW5|cnt[8] , SW5|cnt[8], Project2, 1
instance = comp, \SW5|Add0~1 , SW5|Add0~1, Project2, 1
instance = comp, \SW5|cnt[9] , SW5|cnt[9], Project2, 1
instance = comp, \SW5|Add0~53 , SW5|Add0~53, Project2, 1
instance = comp, \SW5|cnt[10] , SW5|cnt[10], Project2, 1
instance = comp, \SW5|Add0~33 , SW5|Add0~33, Project2, 1
instance = comp, \SW5|cnt[11] , SW5|cnt[11], Project2, 1
instance = comp, \SW5|Add0~17 , SW5|Add0~17, Project2, 1
instance = comp, \SW5|cnt[12] , SW5|cnt[12], Project2, 1
instance = comp, \SW5|Add0~25 , SW5|Add0~25, Project2, 1
instance = comp, \SW5|cnt[13] , SW5|cnt[13], Project2, 1
instance = comp, \SW5|Add0~57 , SW5|Add0~57, Project2, 1
instance = comp, \SW5|cnt[14] , SW5|cnt[14], Project2, 1
instance = comp, \SW5|out~2 , SW5|out~2, Project2, 1
instance = comp, \SW5|Add0~37 , SW5|Add0~37, Project2, 1
instance = comp, \SW5|cnt[15] , SW5|cnt[15], Project2, 1
instance = comp, \SW5|out~1 , SW5|out~1, Project2, 1
instance = comp, \SW5|out~3 , SW5|out~3, Project2, 1
instance = comp, \SW5|out~0 , SW5|out~0, Project2, 1
instance = comp, \SW5|out~4 , SW5|out~4, Project2, 1
instance = comp, \SW5|out , SW5|out, Project2, 1
instance = comp, \datamem|sw_reg[5] , datamem|sw_reg[5], Project2, 1
instance = comp, \dstRegMux|Mux26~0 , dstRegMux|Mux26~0, Project2, 1
instance = comp, \dstRegMux|Mux26~1 , dstRegMux|Mux26~1, Project2, 1
instance = comp, \memoryBuffer|memValOut[5] , memoryBuffer|memValOut[5], Project2, 1
instance = comp, \regFile|R1|dataOut[5] , regFile|R1|dataOut[5], Project2, 1
instance = comp, \regFile|R2|dataOut[5] , regFile|R2|dataOut[5], Project2, 1
instance = comp, \regFile|R0|dataOut[5] , regFile|R0|dataOut[5], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~48 , decodeBuffer|src1RegOut~48, Project2, 1
instance = comp, \regFile|R6|dataOut[5] , regFile|R6|dataOut[5], Project2, 1
instance = comp, \regFile|R5|dataOut[5] , regFile|R5|dataOut[5], Project2, 1
instance = comp, \regFile|R4|dataOut[5] , regFile|R4|dataOut[5], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~49 , decodeBuffer|src1RegOut~49, Project2, 1
instance = comp, \regFile|R10|dataOut[5] , regFile|R10|dataOut[5], Project2, 1
instance = comp, \regFile|R8|dataOut[5]~feeder , regFile|R8|dataOut[5]~feeder, Project2, 1
instance = comp, \regFile|R8|dataOut[5] , regFile|R8|dataOut[5], Project2, 1
instance = comp, \regFile|R9|dataOut[5] , regFile|R9|dataOut[5], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~50 , decodeBuffer|src1RegOut~50, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~52 , decodeBuffer|src1RegOut~52, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~53 , decodeBuffer|src1RegOut~53, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[5] , decodeBuffer|src1RegOut[5], Project2, 1
instance = comp, \procAlu|Add0~97 , procAlu|Add0~97, Project2, 1
instance = comp, \procAlu|Mux25~1 , procAlu|Mux25~1, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[6] , executeBuffer|aluCalcOut[6], Project2, 1
instance = comp, \SW6|Add0~5 , SW6|Add0~5, Project2, 1
instance = comp, \SW[6]~input , SW[6]~input, Project2, 1
instance = comp, \SW6|gate_0~feeder , SW6|gate_0~feeder, Project2, 1
instance = comp, \SW6|gate_0 , SW6|gate_0, Project2, 1
instance = comp, \SW6|gate_1 , SW6|gate_1, Project2, 1
instance = comp, \SW6|always2~0 , SW6|always2~0, Project2, 1
instance = comp, \SW6|cnt[0] , SW6|cnt[0], Project2, 1
instance = comp, \SW6|Add0~1 , SW6|Add0~1, Project2, 1
instance = comp, \SW6|cnt[1] , SW6|cnt[1], Project2, 1
instance = comp, \SW6|Add0~41 , SW6|Add0~41, Project2, 1
instance = comp, \SW6|cnt[2] , SW6|cnt[2], Project2, 1
instance = comp, \SW6|Add0~29 , SW6|Add0~29, Project2, 1
instance = comp, \SW6|cnt[3] , SW6|cnt[3], Project2, 1
instance = comp, \SW6|Add0~25 , SW6|Add0~25, Project2, 1
instance = comp, \SW6|cnt[4] , SW6|cnt[4], Project2, 1
instance = comp, \SW6|Add0~57 , SW6|Add0~57, Project2, 1
instance = comp, \SW6|cnt[5] , SW6|cnt[5], Project2, 1
instance = comp, \SW6|Add0~61 , SW6|Add0~61, Project2, 1
instance = comp, \SW6|cnt[6] , SW6|cnt[6], Project2, 1
instance = comp, \SW6|Add0~37 , SW6|Add0~37, Project2, 1
instance = comp, \SW6|cnt[7] , SW6|cnt[7], Project2, 1
instance = comp, \SW6|Add0~53 , SW6|Add0~53, Project2, 1
instance = comp, \SW6|cnt[8] , SW6|cnt[8], Project2, 1
instance = comp, \SW6|Add0~49 , SW6|Add0~49, Project2, 1
instance = comp, \SW6|cnt[9] , SW6|cnt[9], Project2, 1
instance = comp, \SW6|out~2 , SW6|out~2, Project2, 1
instance = comp, \SW6|Add0~33 , SW6|Add0~33, Project2, 1
instance = comp, \SW6|cnt[10] , SW6|cnt[10], Project2, 1
instance = comp, \SW6|Add0~9 , SW6|Add0~9, Project2, 1
instance = comp, \SW6|cnt[11] , SW6|cnt[11], Project2, 1
instance = comp, \SW6|Add0~13 , SW6|Add0~13, Project2, 1
instance = comp, \SW6|cnt[12] , SW6|cnt[12], Project2, 1
instance = comp, \SW6|Add0~21 , SW6|Add0~21, Project2, 1
instance = comp, \SW6|cnt[13] , SW6|cnt[13], Project2, 1
instance = comp, \SW6|Add0~17 , SW6|Add0~17, Project2, 1
instance = comp, \SW6|cnt[14] , SW6|cnt[14], Project2, 1
instance = comp, \SW6|Add0~45 , SW6|Add0~45, Project2, 1
instance = comp, \SW6|cnt[15] , SW6|cnt[15], Project2, 1
instance = comp, \SW6|out~1 , SW6|out~1, Project2, 1
instance = comp, \SW6|out~3 , SW6|out~3, Project2, 1
instance = comp, \SW6|out~4 , SW6|out~4, Project2, 1
instance = comp, \SW6|out , SW6|out, Project2, 1
instance = comp, \datamem|sw_reg[6] , datamem|sw_reg[6], Project2, 1
instance = comp, \dstRegMux|Mux25~0 , dstRegMux|Mux25~0, Project2, 1
instance = comp, \dstRegMux|Mux25~1 , dstRegMux|Mux25~1, Project2, 1
instance = comp, \memoryBuffer|memValOut[6] , memoryBuffer|memValOut[6], Project2, 1
instance = comp, \regFile|R3|dataOut[6] , regFile|R3|dataOut[6], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~48 , decodeBuffer|src2RegOut~48, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~49 , decodeBuffer|src2RegOut~49, Project2, 1
instance = comp, \regFile|R11|dataOut[6] , regFile|R11|dataOut[6], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~50 , decodeBuffer|src2RegOut~50, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~52 , decodeBuffer|src2RegOut~52, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~53 , decodeBuffer|src2RegOut~53, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[6]~DUPLICATE , decodeBuffer|src2RegOut[6]~DUPLICATE, Project2, 1
instance = comp, \alu2Mux|Mux25~1 , alu2Mux|Mux25~1, Project2, 1
instance = comp, \procAlu|Mux24~0 , procAlu|Mux24~0, Project2, 1
instance = comp, \procAlu|Mux24~1 , procAlu|Mux24~1, Project2, 1
instance = comp, \executeBuffer|aluCalcOut[7] , executeBuffer|aluCalcOut[7], Project2, 1
instance = comp, \SW7|Add0~5 , SW7|Add0~5, Project2, 1
instance = comp, \SW[7]~input , SW[7]~input, Project2, 1
instance = comp, \SW7|gate_0~feeder , SW7|gate_0~feeder, Project2, 1
instance = comp, \SW7|gate_0 , SW7|gate_0, Project2, 1
instance = comp, \SW7|gate_1~feeder , SW7|gate_1~feeder, Project2, 1
instance = comp, \SW7|gate_1 , SW7|gate_1, Project2, 1
instance = comp, \SW7|always2~0 , SW7|always2~0, Project2, 1
instance = comp, \SW7|cnt[0] , SW7|cnt[0], Project2, 1
instance = comp, \SW7|Add0~45 , SW7|Add0~45, Project2, 1
instance = comp, \SW7|cnt[1] , SW7|cnt[1], Project2, 1
instance = comp, \SW7|Add0~37 , SW7|Add0~37, Project2, 1
instance = comp, \SW7|cnt[2] , SW7|cnt[2], Project2, 1
instance = comp, \SW7|Add0~33 , SW7|Add0~33, Project2, 1
instance = comp, \SW7|cnt[3] , SW7|cnt[3], Project2, 1
instance = comp, \SW7|Add0~29 , SW7|Add0~29, Project2, 1
instance = comp, \SW7|cnt[4] , SW7|cnt[4], Project2, 1
instance = comp, \SW7|Add0~25 , SW7|Add0~25, Project2, 1
instance = comp, \SW7|cnt[5] , SW7|cnt[5], Project2, 1
instance = comp, \SW7|Add0~57 , SW7|Add0~57, Project2, 1
instance = comp, \SW7|cnt[6] , SW7|cnt[6], Project2, 1
instance = comp, \SW7|Add0~61 , SW7|Add0~61, Project2, 1
instance = comp, \SW7|cnt[7] , SW7|cnt[7], Project2, 1
instance = comp, \SW7|Add0~13 , SW7|Add0~13, Project2, 1
instance = comp, \SW7|cnt[8] , SW7|cnt[8], Project2, 1
instance = comp, \SW7|Add0~53 , SW7|Add0~53, Project2, 1
instance = comp, \SW7|cnt[9] , SW7|cnt[9], Project2, 1
instance = comp, \SW7|Add0~1 , SW7|Add0~1, Project2, 1
instance = comp, \SW7|cnt[10] , SW7|cnt[10], Project2, 1
instance = comp, \SW7|Add0~49 , SW7|Add0~49, Project2, 1
instance = comp, \SW7|cnt[11] , SW7|cnt[11], Project2, 1
instance = comp, \SW7|Add0~41 , SW7|Add0~41, Project2, 1
instance = comp, \SW7|cnt[12] , SW7|cnt[12], Project2, 1
instance = comp, \SW7|out~1 , SW7|out~1, Project2, 1
instance = comp, \SW7|out~3 , SW7|out~3, Project2, 1
instance = comp, \SW7|Add0~17 , SW7|Add0~17, Project2, 1
instance = comp, \SW7|cnt[13] , SW7|cnt[13], Project2, 1
instance = comp, \SW7|Add0~9 , SW7|Add0~9, Project2, 1
instance = comp, \SW7|cnt[14] , SW7|cnt[14], Project2, 1
instance = comp, \SW7|Add0~21 , SW7|Add0~21, Project2, 1
instance = comp, \SW7|cnt[15] , SW7|cnt[15], Project2, 1
instance = comp, \SW7|out~0 , SW7|out~0, Project2, 1
instance = comp, \SW7|out~4 , SW7|out~4, Project2, 1
instance = comp, \SW7|out , SW7|out, Project2, 1
instance = comp, \datamem|sw_reg[7] , datamem|sw_reg[7], Project2, 1
instance = comp, \dstRegMux|Mux24~0 , dstRegMux|Mux24~0, Project2, 1
instance = comp, \dstRegMux|Mux24~1 , dstRegMux|Mux24~1, Project2, 1
instance = comp, \memoryBuffer|memValOut[7] , memoryBuffer|memValOut[7], Project2, 1
instance = comp, \regFile|R3|dataOut[7] , regFile|R3|dataOut[7], Project2, 1
instance = comp, \regFile|R1|dataOut[7] , regFile|R1|dataOut[7], Project2, 1
instance = comp, \regFile|R2|dataOut[7] , regFile|R2|dataOut[7], Project2, 1
instance = comp, \regFile|R0|dataOut[7] , regFile|R0|dataOut[7], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~150 , decodeBuffer|src1RegOut~150, Project2, 1
instance = comp, \regFile|R12|dataOut[7]~feeder , regFile|R12|dataOut[7]~feeder, Project2, 1
instance = comp, \regFile|R12|dataOut[7] , regFile|R12|dataOut[7], Project2, 1
instance = comp, \regFile|R13|dataOut[7]~feeder , regFile|R13|dataOut[7]~feeder, Project2, 1
instance = comp, \regFile|R13|dataOut[7] , regFile|R13|dataOut[7], Project2, 1
instance = comp, \regFile|R14|dataOut[7] , regFile|R14|dataOut[7], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~153 , decodeBuffer|src1RegOut~153, Project2, 1
instance = comp, \regFile|R9|dataOut[7] , regFile|R9|dataOut[7], Project2, 1
instance = comp, \regFile|R8|dataOut[7] , regFile|R8|dataOut[7], Project2, 1
instance = comp, \regFile|R11|dataOut[7] , regFile|R11|dataOut[7], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~152 , decodeBuffer|src1RegOut~152, Project2, 1
instance = comp, \regFile|R6|dataOut[7] , regFile|R6|dataOut[7], Project2, 1
instance = comp, \regFile|R7|dataOut[7]~feeder , regFile|R7|dataOut[7]~feeder, Project2, 1
instance = comp, \regFile|R7|dataOut[7] , regFile|R7|dataOut[7], Project2, 1
instance = comp, \regFile|R5|dataOut[7] , regFile|R5|dataOut[7], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~151 , decodeBuffer|src1RegOut~151, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~154 , decodeBuffer|src1RegOut~154, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~155 , decodeBuffer|src1RegOut~155, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[7] , decodeBuffer|src1RegOut[7], Project2, 1
instance = comp, \stallPc|out[7]~23 , stallPc|out[7]~23, Project2, 1
instance = comp, \pc|dataOut[7] , pc|dataOut[7], Project2, 1
instance = comp, \stallPc|out[9]~1 , stallPc|out[9]~1, Project2, 1
instance = comp, \pc|dataOut[9]~DUPLICATE , pc|dataOut[9]~DUPLICATE, Project2, 1
instance = comp, \instMem|data~63 , instMem|data~63, Project2, 1
instance = comp, \instMem|data~64 , instMem|data~64, Project2, 1
instance = comp, \instMem|data~65 , instMem|data~65, Project2, 1
instance = comp, \instructionBuffer|instrOut[19] , instructionBuffer|instrOut[19], Project2, 1
instance = comp, \rs1Mux|out[3]~1 , rs1Mux|out[3]~1, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~13 , decodeBuffer|src1RegOut~13, Project2, 1
instance = comp, \regFile|R14|dataOut[3] , regFile|R14|dataOut[3], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~15 , decodeBuffer|src1RegOut~15, Project2, 1
instance = comp, \regFile|R1|dataOut[3] , regFile|R1|dataOut[3], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~12 , decodeBuffer|src1RegOut~12, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~16 , decodeBuffer|src1RegOut~16, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~17 , decodeBuffer|src1RegOut~17, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[3] , decodeBuffer|src1RegOut[3], Project2, 1
instance = comp, \stallPc|out[3]~27 , stallPc|out[3]~27, Project2, 1
instance = comp, \pc|dataOut[3] , pc|dataOut[3], Project2, 1
instance = comp, \instMem|data~16 , instMem|data~16, Project2, 1
instance = comp, \instMem|data~17 , instMem|data~17, Project2, 1
instance = comp, \instMem|data~18 , instMem|data~18, Project2, 1
instance = comp, \instMem|data~15 , instMem|data~15, Project2, 1
instance = comp, \instMem|data~144 , instMem|data~144, Project2, 1
instance = comp, \instructionBuffer|instrOut[25] , instructionBuffer|instrOut[25], Project2, 1
instance = comp, \decodeController|WideOr8~0 , decodeController|WideOr8~0, Project2, 1
instance = comp, \decodeController|WideOr8~1 , decodeController|WideOr8~1, Project2, 1
instance = comp, \decodeBuffer|aluCmpOut[3] , decodeBuffer|aluCmpOut[3], Project2, 1
instance = comp, \decodeController|WideOr10~0 , decodeController|WideOr10~0, Project2, 1
instance = comp, \decodeController|WideOr1~3 , decodeController|WideOr1~3, Project2, 1
instance = comp, \decodeController|WideOr9~0 , decodeController|WideOr9~0, Project2, 1
instance = comp, \decodeBuffer|aluCmpOut[2] , decodeBuffer|aluCmpOut[2], Project2, 1
instance = comp, \decodeController|WideOr11~0 , decodeController|WideOr11~0, Project2, 1
instance = comp, \decodeBuffer|aluCmpOut[0] , decodeBuffer|aluCmpOut[0], Project2, 1
instance = comp, \procAlu|Equal0~9 , procAlu|Equal0~9, Project2, 1
instance = comp, \procAlu|Equal0~4 , procAlu|Equal0~4, Project2, 1
instance = comp, \procAlu|Equal0~5 , procAlu|Equal0~5, Project2, 1
instance = comp, \procAlu|Equal0~11 , procAlu|Equal0~11, Project2, 1
instance = comp, \procAlu|Equal0~0 , procAlu|Equal0~0, Project2, 1
instance = comp, \procAlu|Equal0~1 , procAlu|Equal0~1, Project2, 1
instance = comp, \procAlu|Mux4~1 , procAlu|Mux4~1, Project2, 1
instance = comp, \procAlu|Equal0~12 , procAlu|Equal0~12, Project2, 1
instance = comp, \procAlu|Mux14~1 , procAlu|Mux14~1, Project2, 1
instance = comp, \procAlu|Mux14~2 , procAlu|Mux14~2, Project2, 1
instance = comp, \procAlu|Mux14~3 , procAlu|Mux14~3, Project2, 1
instance = comp, \procAlu|Equal0~13 , procAlu|Equal0~13, Project2, 1
instance = comp, \procAlu|Equal0~6 , procAlu|Equal0~6, Project2, 1
instance = comp, \procAlu|Equal0~14 , procAlu|Equal0~14, Project2, 1
instance = comp, \procAlu|Mux3~0 , procAlu|Mux3~0, Project2, 1
instance = comp, \procAlu|Mux3~1 , procAlu|Mux3~1, Project2, 1
instance = comp, \procAlu|Mux12~0 , procAlu|Mux12~0, Project2, 1
instance = comp, \procAlu|Mux12~1 , procAlu|Mux12~1, Project2, 1
instance = comp, \procAlu|Equal0~15 , procAlu|Equal0~15, Project2, 1
instance = comp, \procAlu|Equal0~7 , procAlu|Equal0~7, Project2, 1
instance = comp, \procAlu|Equal0~8 , procAlu|Equal0~8, Project2, 1
instance = comp, \procAlu|Mux32~0 , procAlu|Mux32~0, Project2, 1
instance = comp, \stallPc|out[6]~25 , stallPc|out[6]~25, Project2, 1
instance = comp, \instructionBuffer|pcOut[2] , instructionBuffer|pcOut[2], Project2, 1
instance = comp, \decodeBuffer|incPCOut[2]~feeder , decodeBuffer|incPCOut[2]~feeder, Project2, 1
instance = comp, \decodeBuffer|incPCOut[2] , decodeBuffer|incPCOut[2], Project2, 1
instance = comp, \executeBuffer|pcOut[2] , executeBuffer|pcOut[2], Project2, 1
instance = comp, \SW2|Add0~21 , SW2|Add0~21, Project2, 1
instance = comp, \SW[2]~input , SW[2]~input, Project2, 1
instance = comp, \SW2|gate_0 , SW2|gate_0, Project2, 1
instance = comp, \SW2|gate_1~feeder , SW2|gate_1~feeder, Project2, 1
instance = comp, \SW2|gate_1 , SW2|gate_1, Project2, 1
instance = comp, \SW2|always2~0 , SW2|always2~0, Project2, 1
instance = comp, \SW2|cnt[0] , SW2|cnt[0], Project2, 1
instance = comp, \SW2|Add0~13 , SW2|Add0~13, Project2, 1
instance = comp, \SW2|cnt[1] , SW2|cnt[1], Project2, 1
instance = comp, \SW2|Add0~9 , SW2|Add0~9, Project2, 1
instance = comp, \SW2|cnt[2] , SW2|cnt[2], Project2, 1
instance = comp, \SW2|Add0~41 , SW2|Add0~41, Project2, 1
instance = comp, \SW2|cnt[3] , SW2|cnt[3], Project2, 1
instance = comp, \SW2|Add0~61 , SW2|Add0~61, Project2, 1
instance = comp, \SW2|cnt[4] , SW2|cnt[4], Project2, 1
instance = comp, \SW2|Add0~37 , SW2|Add0~37, Project2, 1
instance = comp, \SW2|cnt[5] , SW2|cnt[5], Project2, 1
instance = comp, \SW2|Add0~33 , SW2|Add0~33, Project2, 1
instance = comp, \SW2|cnt[6] , SW2|cnt[6], Project2, 1
instance = comp, \SW2|Add0~29 , SW2|Add0~29, Project2, 1
instance = comp, \SW2|cnt[7] , SW2|cnt[7], Project2, 1
instance = comp, \SW2|Add0~25 , SW2|Add0~25, Project2, 1
instance = comp, \SW2|cnt[8] , SW2|cnt[8], Project2, 1
instance = comp, \SW2|Add0~57 , SW2|Add0~57, Project2, 1
instance = comp, \SW2|cnt[9] , SW2|cnt[9], Project2, 1
instance = comp, \SW2|Add0~17 , SW2|Add0~17, Project2, 1
instance = comp, \SW2|cnt[10] , SW2|cnt[10], Project2, 1
instance = comp, \SW2|Add0~1 , SW2|Add0~1, Project2, 1
instance = comp, \SW2|cnt[11] , SW2|cnt[11], Project2, 1
instance = comp, \SW2|out~1 , SW2|out~1, Project2, 1
instance = comp, \SW2|Add0~45 , SW2|Add0~45, Project2, 1
instance = comp, \SW2|cnt[12] , SW2|cnt[12], Project2, 1
instance = comp, \SW2|Add0~5 , SW2|Add0~5, Project2, 1
instance = comp, \SW2|cnt[13] , SW2|cnt[13], Project2, 1
instance = comp, \SW2|Add0~49 , SW2|Add0~49, Project2, 1
instance = comp, \SW2|cnt[14] , SW2|cnt[14], Project2, 1
instance = comp, \SW2|Add0~53 , SW2|Add0~53, Project2, 1
instance = comp, \SW2|cnt[15] , SW2|cnt[15], Project2, 1
instance = comp, \SW2|out~2 , SW2|out~2, Project2, 1
instance = comp, \SW2|out~3 , SW2|out~3, Project2, 1
instance = comp, \SW2|out~0 , SW2|out~0, Project2, 1
instance = comp, \SW2|out~4 , SW2|out~4, Project2, 1
instance = comp, \SW2|out , SW2|out, Project2, 1
instance = comp, \datamem|sw_reg[2] , datamem|sw_reg[2], Project2, 1
instance = comp, \dstRegMux|Mux29~0 , dstRegMux|Mux29~0, Project2, 1
instance = comp, \dstRegMux|Mux29~1 , dstRegMux|Mux29~1, Project2, 1
instance = comp, \memoryBuffer|memValOut[2] , memoryBuffer|memValOut[2], Project2, 1
instance = comp, \truealuResult[2]~2 , truealuResult[2]~2, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~0 , decodeBuffer|src1RegOut~0, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~2 , decodeBuffer|src1RegOut~2, Project2, 1
instance = comp, \regFile|R3|dataOut[2] , regFile|R3|dataOut[2], Project2, 1
instance = comp, \regFile|R15|dataOut[2]~feeder , regFile|R15|dataOut[2]~feeder, Project2, 1
instance = comp, \regFile|R15|dataOut[2] , regFile|R15|dataOut[2], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~3 , decodeBuffer|src1RegOut~3, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~4 , decodeBuffer|src1RegOut~4, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~5 , decodeBuffer|src1RegOut~5, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[2] , decodeBuffer|src1RegOut[2], Project2, 1
instance = comp, \stallPc|out[2]~18 , stallPc|out[2]~18, Project2, 1
instance = comp, \pc|dataOut[2]~DUPLICATE , pc|dataOut[2]~DUPLICATE, Project2, 1
instance = comp, \instMem|data~29 , instMem|data~29, Project2, 1
instance = comp, \instMem|data~28 , instMem|data~28, Project2, 1
instance = comp, \instMem|data~30 , instMem|data~30, Project2, 1
instance = comp, \instructionBuffer|instrOut[29] , instructionBuffer|instrOut[29], Project2, 1
instance = comp, \decodeController|WideOr1~0 , decodeController|WideOr1~0, Project2, 1
instance = comp, \decodeController|WideOr1~1 , decodeController|WideOr1~1, Project2, 1
instance = comp, \rs1Mux|out[0]~2 , rs1Mux|out[0]~2, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~57 , decodeBuffer|src1RegOut~57, Project2, 1
instance = comp, \regFile|R12|dataOut[4] , regFile|R12|dataOut[4], Project2, 1
instance = comp, \regFile|R4|dataOut[4] , regFile|R4|dataOut[4], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~54 , decodeBuffer|src1RegOut~54, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~56 , decodeBuffer|src1RegOut~56, Project2, 1
instance = comp, \regFile|R5|dataOut[4] , regFile|R5|dataOut[4], Project2, 1
instance = comp, \regFile|R9|dataOut[4] , regFile|R9|dataOut[4], Project2, 1
instance = comp, \decodeBuffer|src1RegOut~55 , decodeBuffer|src1RegOut~55, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~58 , decodeBuffer|src1RegOut~58, Project2, 1
instance = comp, \truealuResult[4]~7 , truealuResult[4]~7, Project2, 1
instance = comp, \decodeBuffer|src1RegOut~59 , decodeBuffer|src1RegOut~59, Project2, 1
instance = comp, \decodeBuffer|src1RegOut[4] , decodeBuffer|src1RegOut[4], Project2, 1
instance = comp, \stallPc|out[4]~19 , stallPc|out[4]~19, Project2, 1
instance = comp, \pc|dataOut[4]~DUPLICATE , pc|dataOut[4]~DUPLICATE, Project2, 1
instance = comp, \stallPc|out[5]~0 , stallPc|out[5]~0, Project2, 1
instance = comp, \pc|dataOut[5]~DUPLICATE , pc|dataOut[5]~DUPLICATE, Project2, 1
instance = comp, \instMem|data~32 , instMem|data~32, Project2, 1
instance = comp, \instMem|data~33 , instMem|data~33, Project2, 1
instance = comp, \instMem|data~34 , instMem|data~34, Project2, 1
instance = comp, \instMem|data~31 , instMem|data~31, Project2, 1
instance = comp, \instMem|data~132 , instMem|data~132, Project2, 1
instance = comp, \instructionBuffer|instrOut[31] , instructionBuffer|instrOut[31], Project2, 1
instance = comp, \decoder|Equal0~0 , decoder|Equal0~0, Project2, 1
instance = comp, \decodeBuffer|isLWOut , decodeBuffer|isLWOut, Project2, 1
instance = comp, \decodeBuffer|opOut[0] , decodeBuffer|opOut[0], Project2, 1
instance = comp, \BrJalCheck|Equal0~1 , BrJalCheck|Equal0~1, Project2, 1
instance = comp, \stallPc|out[6]~32 , stallPc|out[6]~32, Project2, 1
instance = comp, \pc|dataOut[6]~0 , pc|dataOut[6]~0, Project2, 1
instance = comp, \pc|dataOut[6]~DUPLICATE , pc|dataOut[6]~DUPLICATE, Project2, 1
instance = comp, \instMem|data~6 , instMem|data~6, Project2, 1
instance = comp, \instMem|data~5 , instMem|data~5, Project2, 1
instance = comp, \instMem|data~7 , instMem|data~7, Project2, 1
instance = comp, \instructionBuffer|instrOut[30] , instructionBuffer|instrOut[30], Project2, 1
instance = comp, \decodeBuffer|opOut[2] , decodeBuffer|opOut[2], Project2, 1
instance = comp, \stallPc|out[8]~14 , stallPc|out[8]~14, Project2, 1
instance = comp, \pc|dataOut[8]~DUPLICATE , pc|dataOut[8]~DUPLICATE, Project2, 1
instance = comp, \instMem|data~8 , instMem|data~8, Project2, 1
instance = comp, \instMem|data~9 , instMem|data~9, Project2, 1
instance = comp, \instMem|data~10 , instMem|data~10, Project2, 1
instance = comp, \instMem|data~156 , instMem|data~156, Project2, 1
instance = comp, \instMem|data~152 , instMem|data~152, Project2, 1
instance = comp, \instructionBuffer|instrOut[28] , instructionBuffer|instrOut[28], Project2, 1
instance = comp, \decodeBuffer|opOut[0]~DUPLICATE , decodeBuffer|opOut[0]~DUPLICATE, Project2, 1
instance = comp, \BrJalCheck|Equal0~0 , BrJalCheck|Equal0~0, Project2, 1
instance = comp, \stallPc|out[12]~15 , stallPc|out[12]~15, Project2, 1
instance = comp, \decodeBuffer|incPCOut[12] , decodeBuffer|incPCOut[12], Project2, 1
instance = comp, \pc|dataOut[12]~DUPLICATE , pc|dataOut[12]~DUPLICATE, Project2, 1
instance = comp, \pc|dataOut[10] , pc|dataOut[10], Project2, 1
instance = comp, \datamem|Equal1~7 , datamem|Equal1~7, Project2, 1
instance = comp, \instMem|data~66 , instMem|data~66, Project2, 1
instance = comp, \instMem|data~67 , instMem|data~67, Project2, 1
instance = comp, \instructionBuffer|instrOut[23] , instructionBuffer|instrOut[23], Project2, 1
instance = comp, \rs2Mux|Mux0~0 , rs2Mux|Mux0~0, Project2, 1
instance = comp, \regFile|R12|dataOut[0]~feeder , regFile|R12|dataOut[0]~feeder, Project2, 1
instance = comp, \regFile|R12|dataOut[0] , regFile|R12|dataOut[0], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~3 , decodeBuffer|src2RegOut~3, Project2, 1
instance = comp, \regFile|R4|dataOut[0] , regFile|R4|dataOut[0], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~1 , decodeBuffer|src2RegOut~1, Project2, 1
instance = comp, \regFile|R0|dataOut[0] , regFile|R0|dataOut[0], Project2, 1
instance = comp, \decodeBuffer|src2RegOut~0 , decodeBuffer|src2RegOut~0, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~4 , decodeBuffer|src2RegOut~4, Project2, 1
instance = comp, \decodeBuffer|src2RegOut~5 , decodeBuffer|src2RegOut~5, Project2, 1
instance = comp, \decodeBuffer|src2RegOut[0] , decodeBuffer|src2RegOut[0], Project2, 1
instance = comp, \executeBuffer|src1RegOut[0] , executeBuffer|src1RegOut[0], Project2, 1
instance = comp, \datamem|ledr[0]~0 , datamem|ledr[0]~0, Project2, 1
instance = comp, \datamem|ledr[0] , datamem|ledr[0], Project2, 1
instance = comp, \datamem|ledr[1] , datamem|ledr[1], Project2, 1
instance = comp, \datamem|ledr[2] , datamem|ledr[2], Project2, 1
instance = comp, \datamem|ledr[3] , datamem|ledr[3], Project2, 1
instance = comp, \datamem|ledr[4] , datamem|ledr[4], Project2, 1
instance = comp, \datamem|ledr[5]~feeder , datamem|ledr[5]~feeder, Project2, 1
instance = comp, \datamem|ledr[5] , datamem|ledr[5], Project2, 1
instance = comp, \datamem|ledr[6] , datamem|ledr[6], Project2, 1
instance = comp, \datamem|ledr[7]~feeder , datamem|ledr[7]~feeder, Project2, 1
instance = comp, \datamem|ledr[7] , datamem|ledr[7], Project2, 1
instance = comp, \datamem|ledr[8]~feeder , datamem|ledr[8]~feeder, Project2, 1
instance = comp, \datamem|ledr[8] , datamem|ledr[8], Project2, 1
instance = comp, \datamem|ledr[9] , datamem|ledr[9], Project2, 1
instance = comp, \datamem|hex[1]~feeder , datamem|hex[1]~feeder, Project2, 1
instance = comp, \datamem|Equal0~2 , datamem|Equal0~2, Project2, 1
instance = comp, \datamem|Equal0~0 , datamem|Equal0~0, Project2, 1
instance = comp, \datamem|Equal0~3 , datamem|Equal0~3, Project2, 1
instance = comp, \datamem|hex[3]~0 , datamem|hex[3]~0, Project2, 1
instance = comp, \datamem|hex[1] , datamem|hex[1], Project2, 1
instance = comp, \datamem|hex[3] , datamem|hex[3], Project2, 1
instance = comp, \datamem|hex[2] , datamem|hex[2], Project2, 1
instance = comp, \datamem|hex[0] , datamem|hex[0], Project2, 1
instance = comp, \hex0Disp|dOut[0]~0 , hex0Disp|dOut[0]~0, Project2, 1
instance = comp, \hex0Disp|dOut[1]~1 , hex0Disp|dOut[1]~1, Project2, 1
instance = comp, \hex0Disp|dOut[2]~2 , hex0Disp|dOut[2]~2, Project2, 1
instance = comp, \hex0Disp|dOut[3]~3 , hex0Disp|dOut[3]~3, Project2, 1
instance = comp, \hex0Disp|dOut[4]~4 , hex0Disp|dOut[4]~4, Project2, 1
instance = comp, \hex0Disp|dOut[5]~5 , hex0Disp|dOut[5]~5, Project2, 1
instance = comp, \hex0Disp|dOut[6]~6 , hex0Disp|dOut[6]~6, Project2, 1
instance = comp, \datamem|hex[5]~feeder , datamem|hex[5]~feeder, Project2, 1
instance = comp, \datamem|hex[5] , datamem|hex[5], Project2, 1
instance = comp, \datamem|hex[4] , datamem|hex[4], Project2, 1
instance = comp, \datamem|hex[6] , datamem|hex[6], Project2, 1
instance = comp, \datamem|hex[7]~feeder , datamem|hex[7]~feeder, Project2, 1
instance = comp, \datamem|hex[7] , datamem|hex[7], Project2, 1
instance = comp, \hex1Disp|dOut[0]~0 , hex1Disp|dOut[0]~0, Project2, 1
instance = comp, \hex1Disp|dOut[1]~1 , hex1Disp|dOut[1]~1, Project2, 1
instance = comp, \hex1Disp|dOut[2]~2 , hex1Disp|dOut[2]~2, Project2, 1
instance = comp, \hex1Disp|dOut[3]~3 , hex1Disp|dOut[3]~3, Project2, 1
instance = comp, \hex1Disp|dOut[4]~4 , hex1Disp|dOut[4]~4, Project2, 1
instance = comp, \hex1Disp|dOut[5]~5 , hex1Disp|dOut[5]~5, Project2, 1
instance = comp, \hex1Disp|dOut[6]~6 , hex1Disp|dOut[6]~6, Project2, 1
instance = comp, \datamem|hex[10]~feeder , datamem|hex[10]~feeder, Project2, 1
instance = comp, \datamem|hex[10] , datamem|hex[10], Project2, 1
instance = comp, \datamem|hex[8] , datamem|hex[8], Project2, 1
instance = comp, \datamem|hex[9] , datamem|hex[9], Project2, 1
instance = comp, \datamem|hex[11] , datamem|hex[11], Project2, 1
instance = comp, \hex2Disp|dOut[0]~0 , hex2Disp|dOut[0]~0, Project2, 1
instance = comp, \hex2Disp|dOut[1]~1 , hex2Disp|dOut[1]~1, Project2, 1
instance = comp, \hex2Disp|dOut[2]~2 , hex2Disp|dOut[2]~2, Project2, 1
instance = comp, \hex2Disp|dOut[3]~3 , hex2Disp|dOut[3]~3, Project2, 1
instance = comp, \hex2Disp|dOut[4]~4 , hex2Disp|dOut[4]~4, Project2, 1
instance = comp, \hex2Disp|dOut[5]~5 , hex2Disp|dOut[5]~5, Project2, 1
instance = comp, \hex2Disp|dOut[6]~6 , hex2Disp|dOut[6]~6, Project2, 1
instance = comp, \datamem|hex[15] , datamem|hex[15], Project2, 1
instance = comp, \datamem|hex[13]~feeder , datamem|hex[13]~feeder, Project2, 1
instance = comp, \datamem|hex[13] , datamem|hex[13], Project2, 1
instance = comp, \datamem|hex[14]~feeder , datamem|hex[14]~feeder, Project2, 1
instance = comp, \datamem|hex[14] , datamem|hex[14], Project2, 1
instance = comp, \datamem|hex[12] , datamem|hex[12], Project2, 1
instance = comp, \hex3Disp|dOut[0]~0 , hex3Disp|dOut[0]~0, Project2, 1
instance = comp, \hex3Disp|dOut[1]~1 , hex3Disp|dOut[1]~1, Project2, 1
instance = comp, \hex3Disp|dOut[2]~2 , hex3Disp|dOut[2]~2, Project2, 1
instance = comp, \hex3Disp|dOut[3]~3 , hex3Disp|dOut[3]~3, Project2, 1
instance = comp, \hex3Disp|dOut[4]~4 , hex3Disp|dOut[4]~4, Project2, 1
instance = comp, \hex3Disp|dOut[5]~5 , hex3Disp|dOut[5]~5, Project2, 1
instance = comp, \hex3Disp|dOut[6]~6 , hex3Disp|dOut[6]~6, Project2, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Project2, 1
