Version 3.2 HI-TECH Software Intermediate Code
"29 main.c
[c E2211 0 1 2 3 .. ]
[n E2211 . SOFTUART_IDLE SOFTUART_START SOFTUART_DATA SOFTUART_STOP  ]
"22
[s S262 `uc 1 `uc 1 `uc 1 ]
[n S262 . data bitIndex dataReady ]
"235 mcc_generated_files/tmr1.h
[v _TMR1_WriteTimer `(v ~T0 @X0 0 ef1`ui ]
"1693 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic12f1840.h
[s S93 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S93 . LATA0 LATA1 LATA2 . LATA4 LATA5 ]
"1692
[u S92 `S93 1 ]
[n S92 . . ]
"1702
[v _LATAbits `VS92 ~T0 @X0 0 e@268 ]
"64 main.c
[v _getSoftRX `(uc ~T0 @X0 0 ef ]
"239 mcc_generated_files/tmr0.h
[v _TMR0_SetInterruptHandler `(v ~T0 @X0 0 ef1`*v ]
"418 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic12f1840.h
[s S29 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S29 . RA0 RA1 RA2 RA3 RA4 RA5 ]
"417
[u S28 `S29 1 ]
[n S28 . . ]
"427
[v _PORTAbits `VS28 ~T0 @X0 0 e@12 ]
[p mainexit ]
"74 mcc_generated_files/mcc.h
[v _SYSTEM_Initialize `(v ~T0 @X0 0 ef ]
"341 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic12f1840.h
[s S26 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S26 . IOCIF INTF TMR0IF IOCIE INTE TMR0IE PEIE GIE ]
"351
[s S27 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S27 . . T0IF . T0IE ]
"340
[u S25 `S26 1 `S27 1 ]
[n S25 . . . ]
"358
[v _INTCONbits `VS25 ~T0 @X0 0 e@11 ]
"402 mcc_generated_files/tmr1.h
[v _TMR1_SetInterruptHandler `(v ~T0 @X0 0 ef1`*v ]
"150 mcc_generated_files/dsm.h
[v _DSM_ModulationStart `(v ~T0 @X0 0 ef ]
"94 mcc_generated_files/eusart.h
[v _EUSART_Write `(v ~T0 @X0 0 ef1`uc ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic12f1840.h: 49: extern volatile unsigned char INDF0 @ 0x000;
"51 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic12f1840.h
[; ;pic12f1840.h: 51: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic12f1840.h: 54: typedef union {
[; ;pic12f1840.h: 55: struct {
[; ;pic12f1840.h: 56: unsigned INDF0 :8;
[; ;pic12f1840.h: 57: };
[; ;pic12f1840.h: 58: } INDF0bits_t;
[; ;pic12f1840.h: 59: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic12f1840.h: 68: extern volatile unsigned char INDF1 @ 0x001;
"70
[; ;pic12f1840.h: 70: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic12f1840.h: 73: typedef union {
[; ;pic12f1840.h: 74: struct {
[; ;pic12f1840.h: 75: unsigned INDF1 :8;
[; ;pic12f1840.h: 76: };
[; ;pic12f1840.h: 77: } INDF1bits_t;
[; ;pic12f1840.h: 78: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic12f1840.h: 87: extern volatile unsigned char PCL @ 0x002;
"89
[; ;pic12f1840.h: 89: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic12f1840.h: 92: typedef union {
[; ;pic12f1840.h: 93: struct {
[; ;pic12f1840.h: 94: unsigned PCL :8;
[; ;pic12f1840.h: 95: };
[; ;pic12f1840.h: 96: } PCLbits_t;
[; ;pic12f1840.h: 97: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic12f1840.h: 106: extern volatile unsigned char STATUS @ 0x003;
"108
[; ;pic12f1840.h: 108: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic12f1840.h: 111: typedef union {
[; ;pic12f1840.h: 112: struct {
[; ;pic12f1840.h: 113: unsigned C :1;
[; ;pic12f1840.h: 114: unsigned DC :1;
[; ;pic12f1840.h: 115: unsigned Z :1;
[; ;pic12f1840.h: 116: unsigned nPD :1;
[; ;pic12f1840.h: 117: unsigned nTO :1;
[; ;pic12f1840.h: 118: };
[; ;pic12f1840.h: 119: struct {
[; ;pic12f1840.h: 120: unsigned CARRY :1;
[; ;pic12f1840.h: 121: unsigned :1;
[; ;pic12f1840.h: 122: unsigned ZERO :1;
[; ;pic12f1840.h: 123: };
[; ;pic12f1840.h: 124: } STATUSbits_t;
[; ;pic12f1840.h: 125: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic12f1840.h: 164: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic12f1840.h: 167: extern volatile unsigned char FSR0L @ 0x004;
"169
[; ;pic12f1840.h: 169: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic12f1840.h: 172: typedef union {
[; ;pic12f1840.h: 173: struct {
[; ;pic12f1840.h: 174: unsigned FSR0L :8;
[; ;pic12f1840.h: 175: };
[; ;pic12f1840.h: 176: } FSR0Lbits_t;
[; ;pic12f1840.h: 177: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic12f1840.h: 186: extern volatile unsigned char FSR0H @ 0x005;
"188
[; ;pic12f1840.h: 188: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic12f1840.h: 191: typedef union {
[; ;pic12f1840.h: 192: struct {
[; ;pic12f1840.h: 193: unsigned FSR0H :8;
[; ;pic12f1840.h: 194: };
[; ;pic12f1840.h: 195: } FSR0Hbits_t;
[; ;pic12f1840.h: 196: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic12f1840.h: 205: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic12f1840.h: 208: extern volatile unsigned char FSR1L @ 0x006;
"210
[; ;pic12f1840.h: 210: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic12f1840.h: 213: typedef union {
[; ;pic12f1840.h: 214: struct {
[; ;pic12f1840.h: 215: unsigned FSR1L :8;
[; ;pic12f1840.h: 216: };
[; ;pic12f1840.h: 217: } FSR1Lbits_t;
[; ;pic12f1840.h: 218: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic12f1840.h: 227: extern volatile unsigned char FSR1H @ 0x007;
"229
[; ;pic12f1840.h: 229: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic12f1840.h: 232: typedef union {
[; ;pic12f1840.h: 233: struct {
[; ;pic12f1840.h: 234: unsigned FSR1H :8;
[; ;pic12f1840.h: 235: };
[; ;pic12f1840.h: 236: } FSR1Hbits_t;
[; ;pic12f1840.h: 237: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic12f1840.h: 246: extern volatile unsigned char BSR @ 0x008;
"248
[; ;pic12f1840.h: 248: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic12f1840.h: 251: typedef union {
[; ;pic12f1840.h: 252: struct {
[; ;pic12f1840.h: 253: unsigned BSR0 :1;
[; ;pic12f1840.h: 254: unsigned BSR1 :1;
[; ;pic12f1840.h: 255: unsigned BSR2 :1;
[; ;pic12f1840.h: 256: unsigned BSR3 :1;
[; ;pic12f1840.h: 257: unsigned BSR4 :1;
[; ;pic12f1840.h: 258: };
[; ;pic12f1840.h: 259: struct {
[; ;pic12f1840.h: 260: unsigned BSR :5;
[; ;pic12f1840.h: 261: };
[; ;pic12f1840.h: 262: } BSRbits_t;
[; ;pic12f1840.h: 263: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic12f1840.h: 297: extern volatile unsigned char WREG @ 0x009;
"299
[; ;pic12f1840.h: 299: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic12f1840.h: 302: typedef union {
[; ;pic12f1840.h: 303: struct {
[; ;pic12f1840.h: 304: unsigned WREG0 :8;
[; ;pic12f1840.h: 305: };
[; ;pic12f1840.h: 306: } WREGbits_t;
[; ;pic12f1840.h: 307: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic12f1840.h: 316: extern volatile unsigned char PCLATH @ 0x00A;
"318
[; ;pic12f1840.h: 318: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic12f1840.h: 321: typedef union {
[; ;pic12f1840.h: 322: struct {
[; ;pic12f1840.h: 323: unsigned PCLATH :7;
[; ;pic12f1840.h: 324: };
[; ;pic12f1840.h: 325: } PCLATHbits_t;
[; ;pic12f1840.h: 326: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic12f1840.h: 335: extern volatile unsigned char INTCON @ 0x00B;
"337
[; ;pic12f1840.h: 337: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic12f1840.h: 340: typedef union {
[; ;pic12f1840.h: 341: struct {
[; ;pic12f1840.h: 342: unsigned IOCIF :1;
[; ;pic12f1840.h: 343: unsigned INTF :1;
[; ;pic12f1840.h: 344: unsigned TMR0IF :1;
[; ;pic12f1840.h: 345: unsigned IOCIE :1;
[; ;pic12f1840.h: 346: unsigned INTE :1;
[; ;pic12f1840.h: 347: unsigned TMR0IE :1;
[; ;pic12f1840.h: 348: unsigned PEIE :1;
[; ;pic12f1840.h: 349: unsigned GIE :1;
[; ;pic12f1840.h: 350: };
[; ;pic12f1840.h: 351: struct {
[; ;pic12f1840.h: 352: unsigned :2;
[; ;pic12f1840.h: 353: unsigned T0IF :1;
[; ;pic12f1840.h: 354: unsigned :2;
[; ;pic12f1840.h: 355: unsigned T0IE :1;
[; ;pic12f1840.h: 356: };
[; ;pic12f1840.h: 357: } INTCONbits_t;
[; ;pic12f1840.h: 358: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic12f1840.h: 412: extern volatile unsigned char PORTA @ 0x00C;
"414
[; ;pic12f1840.h: 414: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic12f1840.h: 417: typedef union {
[; ;pic12f1840.h: 418: struct {
[; ;pic12f1840.h: 419: unsigned RA0 :1;
[; ;pic12f1840.h: 420: unsigned RA1 :1;
[; ;pic12f1840.h: 421: unsigned RA2 :1;
[; ;pic12f1840.h: 422: unsigned RA3 :1;
[; ;pic12f1840.h: 423: unsigned RA4 :1;
[; ;pic12f1840.h: 424: unsigned RA5 :1;
[; ;pic12f1840.h: 425: };
[; ;pic12f1840.h: 426: } PORTAbits_t;
[; ;pic12f1840.h: 427: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic12f1840.h: 461: extern volatile unsigned char PIR1 @ 0x011;
"463
[; ;pic12f1840.h: 463: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic12f1840.h: 466: typedef union {
[; ;pic12f1840.h: 467: struct {
[; ;pic12f1840.h: 468: unsigned TMR1IF :1;
[; ;pic12f1840.h: 469: unsigned TMR2IF :1;
[; ;pic12f1840.h: 470: unsigned CCP1IF :1;
[; ;pic12f1840.h: 471: unsigned SSP1IF :1;
[; ;pic12f1840.h: 472: unsigned TXIF :1;
[; ;pic12f1840.h: 473: unsigned RCIF :1;
[; ;pic12f1840.h: 474: unsigned ADIF :1;
[; ;pic12f1840.h: 475: unsigned TMR1GIF :1;
[; ;pic12f1840.h: 476: };
[; ;pic12f1840.h: 477: } PIR1bits_t;
[; ;pic12f1840.h: 478: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic12f1840.h: 522: extern volatile unsigned char PIR2 @ 0x012;
"524
[; ;pic12f1840.h: 524: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic12f1840.h: 527: typedef union {
[; ;pic12f1840.h: 528: struct {
[; ;pic12f1840.h: 529: unsigned :3;
[; ;pic12f1840.h: 530: unsigned BCL1IF :1;
[; ;pic12f1840.h: 531: unsigned EEIF :1;
[; ;pic12f1840.h: 532: unsigned C1IF :1;
[; ;pic12f1840.h: 533: unsigned :1;
[; ;pic12f1840.h: 534: unsigned OSFIF :1;
[; ;pic12f1840.h: 535: };
[; ;pic12f1840.h: 536: } PIR2bits_t;
[; ;pic12f1840.h: 537: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic12f1840.h: 561: extern volatile unsigned char TMR0 @ 0x015;
"563
[; ;pic12f1840.h: 563: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic12f1840.h: 566: typedef union {
[; ;pic12f1840.h: 567: struct {
[; ;pic12f1840.h: 568: unsigned TMR0 :8;
[; ;pic12f1840.h: 569: };
[; ;pic12f1840.h: 570: } TMR0bits_t;
[; ;pic12f1840.h: 571: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic12f1840.h: 580: extern volatile unsigned short TMR1 @ 0x016;
"582
[; ;pic12f1840.h: 582: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic12f1840.h: 586: extern volatile unsigned char TMR1L @ 0x016;
"588
[; ;pic12f1840.h: 588: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic12f1840.h: 591: typedef union {
[; ;pic12f1840.h: 592: struct {
[; ;pic12f1840.h: 593: unsigned TMR1L :8;
[; ;pic12f1840.h: 594: };
[; ;pic12f1840.h: 595: } TMR1Lbits_t;
[; ;pic12f1840.h: 596: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic12f1840.h: 605: extern volatile unsigned char TMR1H @ 0x017;
"607
[; ;pic12f1840.h: 607: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic12f1840.h: 610: typedef union {
[; ;pic12f1840.h: 611: struct {
[; ;pic12f1840.h: 612: unsigned TMR1H :8;
[; ;pic12f1840.h: 613: };
[; ;pic12f1840.h: 614: } TMR1Hbits_t;
[; ;pic12f1840.h: 615: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic12f1840.h: 624: extern volatile unsigned char T1CON @ 0x018;
"626
[; ;pic12f1840.h: 626: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic12f1840.h: 629: typedef union {
[; ;pic12f1840.h: 630: struct {
[; ;pic12f1840.h: 631: unsigned TMR1ON :1;
[; ;pic12f1840.h: 632: unsigned :1;
[; ;pic12f1840.h: 633: unsigned nT1SYNC :1;
[; ;pic12f1840.h: 634: unsigned T1OSCEN :1;
[; ;pic12f1840.h: 635: unsigned T1CKPS0 :1;
[; ;pic12f1840.h: 636: unsigned T1CKPS1 :1;
[; ;pic12f1840.h: 637: unsigned TMR1CS0 :1;
[; ;pic12f1840.h: 638: unsigned TMR1CS1 :1;
[; ;pic12f1840.h: 639: };
[; ;pic12f1840.h: 640: struct {
[; ;pic12f1840.h: 641: unsigned :4;
[; ;pic12f1840.h: 642: unsigned T1CKPS :2;
[; ;pic12f1840.h: 643: unsigned TMR1CS :2;
[; ;pic12f1840.h: 644: };
[; ;pic12f1840.h: 645: } T1CONbits_t;
[; ;pic12f1840.h: 646: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic12f1840.h: 695: extern volatile unsigned char T1GCON @ 0x019;
"697
[; ;pic12f1840.h: 697: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic12f1840.h: 700: typedef union {
[; ;pic12f1840.h: 701: struct {
[; ;pic12f1840.h: 702: unsigned T1GSS0 :1;
[; ;pic12f1840.h: 703: unsigned T1GSS1 :1;
[; ;pic12f1840.h: 704: unsigned T1GVAL :1;
[; ;pic12f1840.h: 705: unsigned T1GGO_nDONE :1;
[; ;pic12f1840.h: 706: unsigned T1GSPM :1;
[; ;pic12f1840.h: 707: unsigned T1GTM :1;
[; ;pic12f1840.h: 708: unsigned T1GPOL :1;
[; ;pic12f1840.h: 709: unsigned TMR1GE :1;
[; ;pic12f1840.h: 710: };
[; ;pic12f1840.h: 711: struct {
[; ;pic12f1840.h: 712: unsigned T1GSS :2;
[; ;pic12f1840.h: 713: unsigned :1;
[; ;pic12f1840.h: 714: unsigned T1GGO :1;
[; ;pic12f1840.h: 715: };
[; ;pic12f1840.h: 716: } T1GCONbits_t;
[; ;pic12f1840.h: 717: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic12f1840.h: 771: extern volatile unsigned char TMR2 @ 0x01A;
"773
[; ;pic12f1840.h: 773: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic12f1840.h: 776: typedef union {
[; ;pic12f1840.h: 777: struct {
[; ;pic12f1840.h: 778: unsigned TMR2 :8;
[; ;pic12f1840.h: 779: };
[; ;pic12f1840.h: 780: } TMR2bits_t;
[; ;pic12f1840.h: 781: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic12f1840.h: 790: extern volatile unsigned char PR2 @ 0x01B;
"792
[; ;pic12f1840.h: 792: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic12f1840.h: 795: typedef union {
[; ;pic12f1840.h: 796: struct {
[; ;pic12f1840.h: 797: unsigned PR2 :8;
[; ;pic12f1840.h: 798: };
[; ;pic12f1840.h: 799: } PR2bits_t;
[; ;pic12f1840.h: 800: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic12f1840.h: 809: extern volatile unsigned char T2CON @ 0x01C;
"811
[; ;pic12f1840.h: 811: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic12f1840.h: 814: typedef union {
[; ;pic12f1840.h: 815: struct {
[; ;pic12f1840.h: 816: unsigned T2CKPS0 :1;
[; ;pic12f1840.h: 817: unsigned T2CKPS1 :1;
[; ;pic12f1840.h: 818: unsigned TMR2ON :1;
[; ;pic12f1840.h: 819: unsigned T2OUTPS0 :1;
[; ;pic12f1840.h: 820: unsigned T2OUTPS1 :1;
[; ;pic12f1840.h: 821: unsigned T2OUTPS2 :1;
[; ;pic12f1840.h: 822: unsigned T2OUTPS3 :1;
[; ;pic12f1840.h: 823: };
[; ;pic12f1840.h: 824: struct {
[; ;pic12f1840.h: 825: unsigned T2CKPS :2;
[; ;pic12f1840.h: 826: unsigned :1;
[; ;pic12f1840.h: 827: unsigned T2OUTPS :4;
[; ;pic12f1840.h: 828: };
[; ;pic12f1840.h: 829: } T2CONbits_t;
[; ;pic12f1840.h: 830: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic12f1840.h: 879: extern volatile unsigned char CPSCON0 @ 0x01E;
"881
[; ;pic12f1840.h: 881: asm("CPSCON0 equ 01Eh");
[; <" CPSCON0 equ 01Eh ;# ">
[; ;pic12f1840.h: 884: typedef union {
[; ;pic12f1840.h: 885: struct {
[; ;pic12f1840.h: 886: unsigned T0XCS :1;
[; ;pic12f1840.h: 887: unsigned CPSOUT :1;
[; ;pic12f1840.h: 888: unsigned CPSRNG0 :1;
[; ;pic12f1840.h: 889: unsigned CPSRNG1 :1;
[; ;pic12f1840.h: 890: unsigned :2;
[; ;pic12f1840.h: 891: unsigned CPSRM :1;
[; ;pic12f1840.h: 892: unsigned CPSON :1;
[; ;pic12f1840.h: 893: };
[; ;pic12f1840.h: 894: struct {
[; ;pic12f1840.h: 895: unsigned :2;
[; ;pic12f1840.h: 896: unsigned CPSRNG :2;
[; ;pic12f1840.h: 897: };
[; ;pic12f1840.h: 898: } CPSCON0bits_t;
[; ;pic12f1840.h: 899: extern volatile CPSCON0bits_t CPSCON0bits @ 0x01E;
[; ;pic12f1840.h: 938: extern volatile unsigned char CPSCON1 @ 0x01F;
"940
[; ;pic12f1840.h: 940: asm("CPSCON1 equ 01Fh");
[; <" CPSCON1 equ 01Fh ;# ">
[; ;pic12f1840.h: 943: typedef union {
[; ;pic12f1840.h: 944: struct {
[; ;pic12f1840.h: 945: unsigned CPSCH0 :1;
[; ;pic12f1840.h: 946: unsigned CPSCH1 :1;
[; ;pic12f1840.h: 947: };
[; ;pic12f1840.h: 948: struct {
[; ;pic12f1840.h: 949: unsigned CPSCH :2;
[; ;pic12f1840.h: 950: };
[; ;pic12f1840.h: 951: } CPSCON1bits_t;
[; ;pic12f1840.h: 952: extern volatile CPSCON1bits_t CPSCON1bits @ 0x01F;
[; ;pic12f1840.h: 971: extern volatile unsigned char TRISA @ 0x08C;
"973
[; ;pic12f1840.h: 973: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic12f1840.h: 976: typedef union {
[; ;pic12f1840.h: 977: struct {
[; ;pic12f1840.h: 978: unsigned TRISA0 :1;
[; ;pic12f1840.h: 979: unsigned TRISA1 :1;
[; ;pic12f1840.h: 980: unsigned TRISA2 :1;
[; ;pic12f1840.h: 981: unsigned TRISA3 :1;
[; ;pic12f1840.h: 982: unsigned TRISA4 :1;
[; ;pic12f1840.h: 983: unsigned TRISA5 :1;
[; ;pic12f1840.h: 984: };
[; ;pic12f1840.h: 985: } TRISAbits_t;
[; ;pic12f1840.h: 986: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic12f1840.h: 1020: extern volatile unsigned char PIE1 @ 0x091;
"1022
[; ;pic12f1840.h: 1022: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic12f1840.h: 1025: typedef union {
[; ;pic12f1840.h: 1026: struct {
[; ;pic12f1840.h: 1027: unsigned TMR1IE :1;
[; ;pic12f1840.h: 1028: unsigned TMR2IE :1;
[; ;pic12f1840.h: 1029: unsigned CCP1IE :1;
[; ;pic12f1840.h: 1030: unsigned SSP1IE :1;
[; ;pic12f1840.h: 1031: unsigned TXIE :1;
[; ;pic12f1840.h: 1032: unsigned RCIE :1;
[; ;pic12f1840.h: 1033: unsigned ADIE :1;
[; ;pic12f1840.h: 1034: unsigned TMR1GIE :1;
[; ;pic12f1840.h: 1035: };
[; ;pic12f1840.h: 1036: } PIE1bits_t;
[; ;pic12f1840.h: 1037: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic12f1840.h: 1081: extern volatile unsigned char PIE2 @ 0x092;
"1083
[; ;pic12f1840.h: 1083: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic12f1840.h: 1086: typedef union {
[; ;pic12f1840.h: 1087: struct {
[; ;pic12f1840.h: 1088: unsigned :3;
[; ;pic12f1840.h: 1089: unsigned BCL1IE :1;
[; ;pic12f1840.h: 1090: unsigned EEIE :1;
[; ;pic12f1840.h: 1091: unsigned C1IE :1;
[; ;pic12f1840.h: 1092: unsigned :1;
[; ;pic12f1840.h: 1093: unsigned OSFIE :1;
[; ;pic12f1840.h: 1094: };
[; ;pic12f1840.h: 1095: } PIE2bits_t;
[; ;pic12f1840.h: 1096: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic12f1840.h: 1120: extern volatile unsigned char OPTION_REG @ 0x095;
"1122
[; ;pic12f1840.h: 1122: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic12f1840.h: 1125: typedef union {
[; ;pic12f1840.h: 1126: struct {
[; ;pic12f1840.h: 1127: unsigned PS0 :1;
[; ;pic12f1840.h: 1128: unsigned PS1 :1;
[; ;pic12f1840.h: 1129: unsigned PS2 :1;
[; ;pic12f1840.h: 1130: unsigned PSA :1;
[; ;pic12f1840.h: 1131: unsigned TMR0SE :1;
[; ;pic12f1840.h: 1132: unsigned TMR0CS :1;
[; ;pic12f1840.h: 1133: unsigned INTEDG :1;
[; ;pic12f1840.h: 1134: unsigned nWPUEN :1;
[; ;pic12f1840.h: 1135: };
[; ;pic12f1840.h: 1136: struct {
[; ;pic12f1840.h: 1137: unsigned PS :3;
[; ;pic12f1840.h: 1138: unsigned :1;
[; ;pic12f1840.h: 1139: unsigned T0SE :1;
[; ;pic12f1840.h: 1140: unsigned T0CS :1;
[; ;pic12f1840.h: 1141: };
[; ;pic12f1840.h: 1142: } OPTION_REGbits_t;
[; ;pic12f1840.h: 1143: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic12f1840.h: 1202: extern volatile unsigned char PCON @ 0x096;
"1204
[; ;pic12f1840.h: 1204: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic12f1840.h: 1207: typedef union {
[; ;pic12f1840.h: 1208: struct {
[; ;pic12f1840.h: 1209: unsigned nBOR :1;
[; ;pic12f1840.h: 1210: unsigned nPOR :1;
[; ;pic12f1840.h: 1211: unsigned nRI :1;
[; ;pic12f1840.h: 1212: unsigned nRMCLR :1;
[; ;pic12f1840.h: 1213: unsigned :2;
[; ;pic12f1840.h: 1214: unsigned STKUNF :1;
[; ;pic12f1840.h: 1215: unsigned STKOVF :1;
[; ;pic12f1840.h: 1216: };
[; ;pic12f1840.h: 1217: } PCONbits_t;
[; ;pic12f1840.h: 1218: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic12f1840.h: 1252: extern volatile unsigned char WDTCON @ 0x097;
"1254
[; ;pic12f1840.h: 1254: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic12f1840.h: 1257: typedef union {
[; ;pic12f1840.h: 1258: struct {
[; ;pic12f1840.h: 1259: unsigned SWDTEN :1;
[; ;pic12f1840.h: 1260: unsigned WDTPS0 :1;
[; ;pic12f1840.h: 1261: unsigned WDTPS1 :1;
[; ;pic12f1840.h: 1262: unsigned WDTPS2 :1;
[; ;pic12f1840.h: 1263: unsigned WDTPS3 :1;
[; ;pic12f1840.h: 1264: unsigned WDTPS4 :1;
[; ;pic12f1840.h: 1265: };
[; ;pic12f1840.h: 1266: struct {
[; ;pic12f1840.h: 1267: unsigned :1;
[; ;pic12f1840.h: 1268: unsigned WDTPS :5;
[; ;pic12f1840.h: 1269: };
[; ;pic12f1840.h: 1270: } WDTCONbits_t;
[; ;pic12f1840.h: 1271: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic12f1840.h: 1310: extern volatile unsigned char OSCTUNE @ 0x098;
"1312
[; ;pic12f1840.h: 1312: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic12f1840.h: 1315: typedef union {
[; ;pic12f1840.h: 1316: struct {
[; ;pic12f1840.h: 1317: unsigned TUN0 :1;
[; ;pic12f1840.h: 1318: unsigned TUN1 :1;
[; ;pic12f1840.h: 1319: unsigned TUN2 :1;
[; ;pic12f1840.h: 1320: unsigned TUN3 :1;
[; ;pic12f1840.h: 1321: unsigned TUN4 :1;
[; ;pic12f1840.h: 1322: unsigned TUN5 :1;
[; ;pic12f1840.h: 1323: };
[; ;pic12f1840.h: 1324: struct {
[; ;pic12f1840.h: 1325: unsigned TUN :6;
[; ;pic12f1840.h: 1326: };
[; ;pic12f1840.h: 1327: } OSCTUNEbits_t;
[; ;pic12f1840.h: 1328: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic12f1840.h: 1367: extern volatile unsigned char OSCCON @ 0x099;
"1369
[; ;pic12f1840.h: 1369: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic12f1840.h: 1372: typedef union {
[; ;pic12f1840.h: 1373: struct {
[; ;pic12f1840.h: 1374: unsigned SCS0 :1;
[; ;pic12f1840.h: 1375: unsigned SCS1 :1;
[; ;pic12f1840.h: 1376: unsigned :1;
[; ;pic12f1840.h: 1377: unsigned IRCF0 :1;
[; ;pic12f1840.h: 1378: unsigned IRCF1 :1;
[; ;pic12f1840.h: 1379: unsigned IRCF2 :1;
[; ;pic12f1840.h: 1380: unsigned IRCF3 :1;
[; ;pic12f1840.h: 1381: unsigned SPLLEN :1;
[; ;pic12f1840.h: 1382: };
[; ;pic12f1840.h: 1383: struct {
[; ;pic12f1840.h: 1384: unsigned SCS :2;
[; ;pic12f1840.h: 1385: unsigned :1;
[; ;pic12f1840.h: 1386: unsigned IRCF :4;
[; ;pic12f1840.h: 1387: };
[; ;pic12f1840.h: 1388: } OSCCONbits_t;
[; ;pic12f1840.h: 1389: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic12f1840.h: 1438: extern volatile unsigned char OSCSTAT @ 0x09A;
"1440
[; ;pic12f1840.h: 1440: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic12f1840.h: 1443: typedef union {
[; ;pic12f1840.h: 1444: struct {
[; ;pic12f1840.h: 1445: unsigned HFIOFS :1;
[; ;pic12f1840.h: 1446: unsigned LFIOFR :1;
[; ;pic12f1840.h: 1447: unsigned MFIOFR :1;
[; ;pic12f1840.h: 1448: unsigned HFIOFL :1;
[; ;pic12f1840.h: 1449: unsigned HFIOFR :1;
[; ;pic12f1840.h: 1450: unsigned OSTS :1;
[; ;pic12f1840.h: 1451: unsigned PLLR :1;
[; ;pic12f1840.h: 1452: unsigned T1OSCR :1;
[; ;pic12f1840.h: 1453: };
[; ;pic12f1840.h: 1454: } OSCSTATbits_t;
[; ;pic12f1840.h: 1455: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic12f1840.h: 1499: extern volatile unsigned short ADRES @ 0x09B;
"1501
[; ;pic12f1840.h: 1501: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic12f1840.h: 1505: extern volatile unsigned char ADRESL @ 0x09B;
"1507
[; ;pic12f1840.h: 1507: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic12f1840.h: 1510: typedef union {
[; ;pic12f1840.h: 1511: struct {
[; ;pic12f1840.h: 1512: unsigned ADRESL :8;
[; ;pic12f1840.h: 1513: };
[; ;pic12f1840.h: 1514: } ADRESLbits_t;
[; ;pic12f1840.h: 1515: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic12f1840.h: 1524: extern volatile unsigned char ADRESH @ 0x09C;
"1526
[; ;pic12f1840.h: 1526: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic12f1840.h: 1529: typedef union {
[; ;pic12f1840.h: 1530: struct {
[; ;pic12f1840.h: 1531: unsigned ADRESH :8;
[; ;pic12f1840.h: 1532: };
[; ;pic12f1840.h: 1533: } ADRESHbits_t;
[; ;pic12f1840.h: 1534: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic12f1840.h: 1543: extern volatile unsigned char ADCON0 @ 0x09D;
"1545
[; ;pic12f1840.h: 1545: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic12f1840.h: 1548: typedef union {
[; ;pic12f1840.h: 1549: struct {
[; ;pic12f1840.h: 1550: unsigned ADON :1;
[; ;pic12f1840.h: 1551: unsigned GO_nDONE :1;
[; ;pic12f1840.h: 1552: unsigned CHS0 :1;
[; ;pic12f1840.h: 1553: unsigned CHS1 :1;
[; ;pic12f1840.h: 1554: unsigned CHS2 :1;
[; ;pic12f1840.h: 1555: unsigned CHS3 :1;
[; ;pic12f1840.h: 1556: unsigned CHS4 :1;
[; ;pic12f1840.h: 1557: };
[; ;pic12f1840.h: 1558: struct {
[; ;pic12f1840.h: 1559: unsigned :1;
[; ;pic12f1840.h: 1560: unsigned ADGO :1;
[; ;pic12f1840.h: 1561: unsigned CHS :5;
[; ;pic12f1840.h: 1562: };
[; ;pic12f1840.h: 1563: struct {
[; ;pic12f1840.h: 1564: unsigned :1;
[; ;pic12f1840.h: 1565: unsigned GO :1;
[; ;pic12f1840.h: 1566: };
[; ;pic12f1840.h: 1567: } ADCON0bits_t;
[; ;pic12f1840.h: 1568: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic12f1840.h: 1622: extern volatile unsigned char ADCON1 @ 0x09E;
"1624
[; ;pic12f1840.h: 1624: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic12f1840.h: 1627: typedef union {
[; ;pic12f1840.h: 1628: struct {
[; ;pic12f1840.h: 1629: unsigned ADPREF0 :1;
[; ;pic12f1840.h: 1630: unsigned ADPREF1 :1;
[; ;pic12f1840.h: 1631: unsigned :2;
[; ;pic12f1840.h: 1632: unsigned ADCS0 :1;
[; ;pic12f1840.h: 1633: unsigned ADCS1 :1;
[; ;pic12f1840.h: 1634: unsigned ADCS2 :1;
[; ;pic12f1840.h: 1635: unsigned ADFM :1;
[; ;pic12f1840.h: 1636: };
[; ;pic12f1840.h: 1637: struct {
[; ;pic12f1840.h: 1638: unsigned ADPREF :2;
[; ;pic12f1840.h: 1639: unsigned :2;
[; ;pic12f1840.h: 1640: unsigned ADCS :3;
[; ;pic12f1840.h: 1641: };
[; ;pic12f1840.h: 1642: } ADCON1bits_t;
[; ;pic12f1840.h: 1643: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic12f1840.h: 1687: extern volatile unsigned char LATA @ 0x10C;
"1689
[; ;pic12f1840.h: 1689: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic12f1840.h: 1692: typedef union {
[; ;pic12f1840.h: 1693: struct {
[; ;pic12f1840.h: 1694: unsigned LATA0 :1;
[; ;pic12f1840.h: 1695: unsigned LATA1 :1;
[; ;pic12f1840.h: 1696: unsigned LATA2 :1;
[; ;pic12f1840.h: 1697: unsigned :1;
[; ;pic12f1840.h: 1698: unsigned LATA4 :1;
[; ;pic12f1840.h: 1699: unsigned LATA5 :1;
[; ;pic12f1840.h: 1700: };
[; ;pic12f1840.h: 1701: } LATAbits_t;
[; ;pic12f1840.h: 1702: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic12f1840.h: 1731: extern volatile unsigned char CM1CON0 @ 0x111;
"1733
[; ;pic12f1840.h: 1733: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic12f1840.h: 1736: typedef union {
[; ;pic12f1840.h: 1737: struct {
[; ;pic12f1840.h: 1738: unsigned C1SYNC :1;
[; ;pic12f1840.h: 1739: unsigned C1HYS :1;
[; ;pic12f1840.h: 1740: unsigned C1SP :1;
[; ;pic12f1840.h: 1741: unsigned :1;
[; ;pic12f1840.h: 1742: unsigned C1POL :1;
[; ;pic12f1840.h: 1743: unsigned C1OE :1;
[; ;pic12f1840.h: 1744: unsigned C1OUT :1;
[; ;pic12f1840.h: 1745: unsigned C1ON :1;
[; ;pic12f1840.h: 1746: };
[; ;pic12f1840.h: 1747: } CM1CON0bits_t;
[; ;pic12f1840.h: 1748: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic12f1840.h: 1787: extern volatile unsigned char CM1CON1 @ 0x112;
"1789
[; ;pic12f1840.h: 1789: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic12f1840.h: 1792: typedef union {
[; ;pic12f1840.h: 1793: struct {
[; ;pic12f1840.h: 1794: unsigned C1NCH :1;
[; ;pic12f1840.h: 1795: unsigned :3;
[; ;pic12f1840.h: 1796: unsigned C1PCH0 :1;
[; ;pic12f1840.h: 1797: unsigned C1PCH1 :1;
[; ;pic12f1840.h: 1798: unsigned C1INTN :1;
[; ;pic12f1840.h: 1799: unsigned C1INTP :1;
[; ;pic12f1840.h: 1800: };
[; ;pic12f1840.h: 1801: struct {
[; ;pic12f1840.h: 1802: unsigned C1NCH0 :1;
[; ;pic12f1840.h: 1803: unsigned :3;
[; ;pic12f1840.h: 1804: unsigned C1PCH :2;
[; ;pic12f1840.h: 1805: };
[; ;pic12f1840.h: 1806: } CM1CON1bits_t;
[; ;pic12f1840.h: 1807: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic12f1840.h: 1846: extern volatile unsigned char CMOUT @ 0x115;
"1848
[; ;pic12f1840.h: 1848: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic12f1840.h: 1851: typedef union {
[; ;pic12f1840.h: 1852: struct {
[; ;pic12f1840.h: 1853: unsigned MC1OUT :1;
[; ;pic12f1840.h: 1854: };
[; ;pic12f1840.h: 1855: } CMOUTbits_t;
[; ;pic12f1840.h: 1856: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic12f1840.h: 1865: extern volatile unsigned char BORCON @ 0x116;
"1867
[; ;pic12f1840.h: 1867: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic12f1840.h: 1870: typedef union {
[; ;pic12f1840.h: 1871: struct {
[; ;pic12f1840.h: 1872: unsigned BORRDY :1;
[; ;pic12f1840.h: 1873: unsigned :5;
[; ;pic12f1840.h: 1874: unsigned BORFS :1;
[; ;pic12f1840.h: 1875: unsigned SBOREN :1;
[; ;pic12f1840.h: 1876: };
[; ;pic12f1840.h: 1877: } BORCONbits_t;
[; ;pic12f1840.h: 1878: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic12f1840.h: 1897: extern volatile unsigned char FVRCON @ 0x117;
"1899
[; ;pic12f1840.h: 1899: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic12f1840.h: 1902: typedef union {
[; ;pic12f1840.h: 1903: struct {
[; ;pic12f1840.h: 1904: unsigned ADFVR0 :1;
[; ;pic12f1840.h: 1905: unsigned ADFVR1 :1;
[; ;pic12f1840.h: 1906: unsigned CDAFVR0 :1;
[; ;pic12f1840.h: 1907: unsigned CDAFVR1 :1;
[; ;pic12f1840.h: 1908: unsigned TSRNG :1;
[; ;pic12f1840.h: 1909: unsigned TSEN :1;
[; ;pic12f1840.h: 1910: unsigned FVRRDY :1;
[; ;pic12f1840.h: 1911: unsigned FVREN :1;
[; ;pic12f1840.h: 1912: };
[; ;pic12f1840.h: 1913: struct {
[; ;pic12f1840.h: 1914: unsigned ADFVR :2;
[; ;pic12f1840.h: 1915: unsigned CDAFVR :2;
[; ;pic12f1840.h: 1916: };
[; ;pic12f1840.h: 1917: } FVRCONbits_t;
[; ;pic12f1840.h: 1918: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic12f1840.h: 1972: extern volatile unsigned char DACCON0 @ 0x118;
"1974
[; ;pic12f1840.h: 1974: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic12f1840.h: 1977: typedef union {
[; ;pic12f1840.h: 1978: struct {
[; ;pic12f1840.h: 1979: unsigned :2;
[; ;pic12f1840.h: 1980: unsigned DACPSS0 :1;
[; ;pic12f1840.h: 1981: unsigned DACPSS1 :1;
[; ;pic12f1840.h: 1982: unsigned :1;
[; ;pic12f1840.h: 1983: unsigned DACOE :1;
[; ;pic12f1840.h: 1984: unsigned DACLPS :1;
[; ;pic12f1840.h: 1985: unsigned DACEN :1;
[; ;pic12f1840.h: 1986: };
[; ;pic12f1840.h: 1987: struct {
[; ;pic12f1840.h: 1988: unsigned :2;
[; ;pic12f1840.h: 1989: unsigned DACPSS :2;
[; ;pic12f1840.h: 1990: };
[; ;pic12f1840.h: 1991: } DACCON0bits_t;
[; ;pic12f1840.h: 1992: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic12f1840.h: 2026: extern volatile unsigned char DACCON1 @ 0x119;
"2028
[; ;pic12f1840.h: 2028: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic12f1840.h: 2031: typedef union {
[; ;pic12f1840.h: 2032: struct {
[; ;pic12f1840.h: 2033: unsigned DACR0 :1;
[; ;pic12f1840.h: 2034: unsigned DACR1 :1;
[; ;pic12f1840.h: 2035: unsigned DACR2 :1;
[; ;pic12f1840.h: 2036: unsigned DACR3 :1;
[; ;pic12f1840.h: 2037: unsigned DACR4 :1;
[; ;pic12f1840.h: 2038: };
[; ;pic12f1840.h: 2039: struct {
[; ;pic12f1840.h: 2040: unsigned DACR :5;
[; ;pic12f1840.h: 2041: };
[; ;pic12f1840.h: 2042: } DACCON1bits_t;
[; ;pic12f1840.h: 2043: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic12f1840.h: 2077: extern volatile unsigned char SRCON0 @ 0x11A;
"2079
[; ;pic12f1840.h: 2079: asm("SRCON0 equ 011Ah");
[; <" SRCON0 equ 011Ah ;# ">
[; ;pic12f1840.h: 2082: typedef union {
[; ;pic12f1840.h: 2083: struct {
[; ;pic12f1840.h: 2084: unsigned SRPR :1;
[; ;pic12f1840.h: 2085: unsigned SRPS :1;
[; ;pic12f1840.h: 2086: unsigned SRNQEN :1;
[; ;pic12f1840.h: 2087: unsigned SRQEN :1;
[; ;pic12f1840.h: 2088: unsigned SRCLK0 :1;
[; ;pic12f1840.h: 2089: unsigned SRCLK1 :1;
[; ;pic12f1840.h: 2090: unsigned SRCLK2 :1;
[; ;pic12f1840.h: 2091: unsigned SRLEN :1;
[; ;pic12f1840.h: 2092: };
[; ;pic12f1840.h: 2093: struct {
[; ;pic12f1840.h: 2094: unsigned :4;
[; ;pic12f1840.h: 2095: unsigned SRCLK :3;
[; ;pic12f1840.h: 2096: };
[; ;pic12f1840.h: 2097: } SRCON0bits_t;
[; ;pic12f1840.h: 2098: extern volatile SRCON0bits_t SRCON0bits @ 0x11A;
[; ;pic12f1840.h: 2147: extern volatile unsigned char SRCON1 @ 0x11B;
"2149
[; ;pic12f1840.h: 2149: asm("SRCON1 equ 011Bh");
[; <" SRCON1 equ 011Bh ;# ">
[; ;pic12f1840.h: 2152: typedef union {
[; ;pic12f1840.h: 2153: struct {
[; ;pic12f1840.h: 2154: unsigned SRRC1E :1;
[; ;pic12f1840.h: 2155: unsigned :1;
[; ;pic12f1840.h: 2156: unsigned SRRCKE :1;
[; ;pic12f1840.h: 2157: unsigned SRRPE :1;
[; ;pic12f1840.h: 2158: unsigned SRSC1E :1;
[; ;pic12f1840.h: 2159: unsigned :1;
[; ;pic12f1840.h: 2160: unsigned SRSCKE :1;
[; ;pic12f1840.h: 2161: unsigned SRSPE :1;
[; ;pic12f1840.h: 2162: };
[; ;pic12f1840.h: 2163: } SRCON1bits_t;
[; ;pic12f1840.h: 2164: extern volatile SRCON1bits_t SRCON1bits @ 0x11B;
[; ;pic12f1840.h: 2198: extern volatile unsigned char APFCON @ 0x11D;
"2200
[; ;pic12f1840.h: 2200: asm("APFCON equ 011Dh");
[; <" APFCON equ 011Dh ;# ">
[; ;pic12f1840.h: 2203: extern volatile unsigned char APFCON0 @ 0x11D;
"2205
[; ;pic12f1840.h: 2205: asm("APFCON0 equ 011Dh");
[; <" APFCON0 equ 011Dh ;# ">
[; ;pic12f1840.h: 2208: typedef union {
[; ;pic12f1840.h: 2209: struct {
[; ;pic12f1840.h: 2210: unsigned CCP1SEL :1;
[; ;pic12f1840.h: 2211: unsigned P1BSEL :1;
[; ;pic12f1840.h: 2212: unsigned TXCKSEL :1;
[; ;pic12f1840.h: 2213: unsigned T1GSEL :1;
[; ;pic12f1840.h: 2214: unsigned :1;
[; ;pic12f1840.h: 2215: unsigned SSSEL :1;
[; ;pic12f1840.h: 2216: unsigned SDOSEL :1;
[; ;pic12f1840.h: 2217: unsigned RXDTSEL :1;
[; ;pic12f1840.h: 2218: };
[; ;pic12f1840.h: 2219: struct {
[; ;pic12f1840.h: 2220: unsigned :5;
[; ;pic12f1840.h: 2221: unsigned SS1SEL :1;
[; ;pic12f1840.h: 2222: unsigned SDO1SEL :1;
[; ;pic12f1840.h: 2223: };
[; ;pic12f1840.h: 2224: } APFCONbits_t;
[; ;pic12f1840.h: 2225: extern volatile APFCONbits_t APFCONbits @ 0x11D;
[; ;pic12f1840.h: 2273: typedef union {
[; ;pic12f1840.h: 2274: struct {
[; ;pic12f1840.h: 2275: unsigned CCP1SEL :1;
[; ;pic12f1840.h: 2276: unsigned P1BSEL :1;
[; ;pic12f1840.h: 2277: unsigned TXCKSEL :1;
[; ;pic12f1840.h: 2278: unsigned T1GSEL :1;
[; ;pic12f1840.h: 2279: unsigned :1;
[; ;pic12f1840.h: 2280: unsigned SSSEL :1;
[; ;pic12f1840.h: 2281: unsigned SDOSEL :1;
[; ;pic12f1840.h: 2282: unsigned RXDTSEL :1;
[; ;pic12f1840.h: 2283: };
[; ;pic12f1840.h: 2284: struct {
[; ;pic12f1840.h: 2285: unsigned :5;
[; ;pic12f1840.h: 2286: unsigned SS1SEL :1;
[; ;pic12f1840.h: 2287: unsigned SDO1SEL :1;
[; ;pic12f1840.h: 2288: };
[; ;pic12f1840.h: 2289: } APFCON0bits_t;
[; ;pic12f1840.h: 2290: extern volatile APFCON0bits_t APFCON0bits @ 0x11D;
[; ;pic12f1840.h: 2339: extern volatile unsigned char ANSELA @ 0x18C;
"2341
[; ;pic12f1840.h: 2341: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic12f1840.h: 2344: typedef union {
[; ;pic12f1840.h: 2345: struct {
[; ;pic12f1840.h: 2346: unsigned ANSA0 :1;
[; ;pic12f1840.h: 2347: unsigned ANSA1 :1;
[; ;pic12f1840.h: 2348: unsigned ANSA2 :1;
[; ;pic12f1840.h: 2349: unsigned :1;
[; ;pic12f1840.h: 2350: unsigned ANSA4 :1;
[; ;pic12f1840.h: 2351: };
[; ;pic12f1840.h: 2352: struct {
[; ;pic12f1840.h: 2353: unsigned ANSELA :5;
[; ;pic12f1840.h: 2354: };
[; ;pic12f1840.h: 2355: } ANSELAbits_t;
[; ;pic12f1840.h: 2356: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic12f1840.h: 2385: extern volatile unsigned short EEADR @ 0x191;
"2387
[; ;pic12f1840.h: 2387: asm("EEADR equ 0191h");
[; <" EEADR equ 0191h ;# ">
[; ;pic12f1840.h: 2391: extern volatile unsigned char EEADRL @ 0x191;
"2393
[; ;pic12f1840.h: 2393: asm("EEADRL equ 0191h");
[; <" EEADRL equ 0191h ;# ">
[; ;pic12f1840.h: 2396: typedef union {
[; ;pic12f1840.h: 2397: struct {
[; ;pic12f1840.h: 2398: unsigned EEADRL :8;
[; ;pic12f1840.h: 2399: };
[; ;pic12f1840.h: 2400: } EEADRLbits_t;
[; ;pic12f1840.h: 2401: extern volatile EEADRLbits_t EEADRLbits @ 0x191;
[; ;pic12f1840.h: 2410: extern volatile unsigned char EEADRH @ 0x192;
"2412
[; ;pic12f1840.h: 2412: asm("EEADRH equ 0192h");
[; <" EEADRH equ 0192h ;# ">
[; ;pic12f1840.h: 2415: typedef union {
[; ;pic12f1840.h: 2416: struct {
[; ;pic12f1840.h: 2417: unsigned EEADRH :7;
[; ;pic12f1840.h: 2418: };
[; ;pic12f1840.h: 2419: } EEADRHbits_t;
[; ;pic12f1840.h: 2420: extern volatile EEADRHbits_t EEADRHbits @ 0x192;
[; ;pic12f1840.h: 2429: extern volatile unsigned short EEDAT @ 0x193;
"2431
[; ;pic12f1840.h: 2431: asm("EEDAT equ 0193h");
[; <" EEDAT equ 0193h ;# ">
[; ;pic12f1840.h: 2435: extern volatile unsigned char EEDATL @ 0x193;
"2437
[; ;pic12f1840.h: 2437: asm("EEDATL equ 0193h");
[; <" EEDATL equ 0193h ;# ">
[; ;pic12f1840.h: 2440: extern volatile unsigned char EEDATA @ 0x193;
"2442
[; ;pic12f1840.h: 2442: asm("EEDATA equ 0193h");
[; <" EEDATA equ 0193h ;# ">
[; ;pic12f1840.h: 2445: typedef union {
[; ;pic12f1840.h: 2446: struct {
[; ;pic12f1840.h: 2447: unsigned EEDATL :8;
[; ;pic12f1840.h: 2448: };
[; ;pic12f1840.h: 2449: } EEDATLbits_t;
[; ;pic12f1840.h: 2450: extern volatile EEDATLbits_t EEDATLbits @ 0x193;
[; ;pic12f1840.h: 2458: typedef union {
[; ;pic12f1840.h: 2459: struct {
[; ;pic12f1840.h: 2460: unsigned EEDATL :8;
[; ;pic12f1840.h: 2461: };
[; ;pic12f1840.h: 2462: } EEDATAbits_t;
[; ;pic12f1840.h: 2463: extern volatile EEDATAbits_t EEDATAbits @ 0x193;
[; ;pic12f1840.h: 2472: extern volatile unsigned char EEDATH @ 0x194;
"2474
[; ;pic12f1840.h: 2474: asm("EEDATH equ 0194h");
[; <" EEDATH equ 0194h ;# ">
[; ;pic12f1840.h: 2477: typedef union {
[; ;pic12f1840.h: 2478: struct {
[; ;pic12f1840.h: 2479: unsigned EEDATH :6;
[; ;pic12f1840.h: 2480: };
[; ;pic12f1840.h: 2481: } EEDATHbits_t;
[; ;pic12f1840.h: 2482: extern volatile EEDATHbits_t EEDATHbits @ 0x194;
[; ;pic12f1840.h: 2491: extern volatile unsigned char EECON1 @ 0x195;
"2493
[; ;pic12f1840.h: 2493: asm("EECON1 equ 0195h");
[; <" EECON1 equ 0195h ;# ">
[; ;pic12f1840.h: 2496: typedef union {
[; ;pic12f1840.h: 2497: struct {
[; ;pic12f1840.h: 2498: unsigned RD :1;
[; ;pic12f1840.h: 2499: unsigned WR :1;
[; ;pic12f1840.h: 2500: unsigned WREN :1;
[; ;pic12f1840.h: 2501: unsigned WRERR :1;
[; ;pic12f1840.h: 2502: unsigned FREE :1;
[; ;pic12f1840.h: 2503: unsigned LWLO :1;
[; ;pic12f1840.h: 2504: unsigned CFGS :1;
[; ;pic12f1840.h: 2505: unsigned EEPGD :1;
[; ;pic12f1840.h: 2506: };
[; ;pic12f1840.h: 2507: } EECON1bits_t;
[; ;pic12f1840.h: 2508: extern volatile EECON1bits_t EECON1bits @ 0x195;
[; ;pic12f1840.h: 2552: extern volatile unsigned char EECON2 @ 0x196;
"2554
[; ;pic12f1840.h: 2554: asm("EECON2 equ 0196h");
[; <" EECON2 equ 0196h ;# ">
[; ;pic12f1840.h: 2557: typedef union {
[; ;pic12f1840.h: 2558: struct {
[; ;pic12f1840.h: 2559: unsigned EECON2 :8;
[; ;pic12f1840.h: 2560: };
[; ;pic12f1840.h: 2561: } EECON2bits_t;
[; ;pic12f1840.h: 2562: extern volatile EECON2bits_t EECON2bits @ 0x196;
[; ;pic12f1840.h: 2571: extern volatile unsigned char VREGCON @ 0x197;
"2573
[; ;pic12f1840.h: 2573: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic12f1840.h: 2576: typedef union {
[; ;pic12f1840.h: 2577: struct {
[; ;pic12f1840.h: 2578: unsigned VREGPM0 :1;
[; ;pic12f1840.h: 2579: unsigned VREGPM1 :1;
[; ;pic12f1840.h: 2580: };
[; ;pic12f1840.h: 2581: struct {
[; ;pic12f1840.h: 2582: unsigned VREGPM :2;
[; ;pic12f1840.h: 2583: };
[; ;pic12f1840.h: 2584: } VREGCONbits_t;
[; ;pic12f1840.h: 2585: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic12f1840.h: 2604: extern volatile unsigned char RCREG @ 0x199;
"2606
[; ;pic12f1840.h: 2606: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic12f1840.h: 2609: typedef union {
[; ;pic12f1840.h: 2610: struct {
[; ;pic12f1840.h: 2611: unsigned RCREG :8;
[; ;pic12f1840.h: 2612: };
[; ;pic12f1840.h: 2613: } RCREGbits_t;
[; ;pic12f1840.h: 2614: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic12f1840.h: 2623: extern volatile unsigned char TXREG @ 0x19A;
"2625
[; ;pic12f1840.h: 2625: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic12f1840.h: 2628: typedef union {
[; ;pic12f1840.h: 2629: struct {
[; ;pic12f1840.h: 2630: unsigned TXREG :8;
[; ;pic12f1840.h: 2631: };
[; ;pic12f1840.h: 2632: } TXREGbits_t;
[; ;pic12f1840.h: 2633: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic12f1840.h: 2642: extern volatile unsigned short SP1BRG @ 0x19B;
"2644
[; ;pic12f1840.h: 2644: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic12f1840.h: 2648: extern volatile unsigned char SP1BRGL @ 0x19B;
"2650
[; ;pic12f1840.h: 2650: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic12f1840.h: 2653: extern volatile unsigned char SPBRG @ 0x19B;
"2655
[; ;pic12f1840.h: 2655: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic12f1840.h: 2657: extern volatile unsigned char SPBRGL @ 0x19B;
"2659
[; ;pic12f1840.h: 2659: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic12f1840.h: 2662: typedef union {
[; ;pic12f1840.h: 2663: struct {
[; ;pic12f1840.h: 2664: unsigned SPBRGL :8;
[; ;pic12f1840.h: 2665: };
[; ;pic12f1840.h: 2666: } SP1BRGLbits_t;
[; ;pic12f1840.h: 2667: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic12f1840.h: 2675: typedef union {
[; ;pic12f1840.h: 2676: struct {
[; ;pic12f1840.h: 2677: unsigned SPBRGL :8;
[; ;pic12f1840.h: 2678: };
[; ;pic12f1840.h: 2679: } SPBRGbits_t;
[; ;pic12f1840.h: 2680: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic12f1840.h: 2687: typedef union {
[; ;pic12f1840.h: 2688: struct {
[; ;pic12f1840.h: 2689: unsigned SPBRGL :8;
[; ;pic12f1840.h: 2690: };
[; ;pic12f1840.h: 2691: } SPBRGLbits_t;
[; ;pic12f1840.h: 2692: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic12f1840.h: 2701: extern volatile unsigned char SP1BRGH @ 0x19C;
"2703
[; ;pic12f1840.h: 2703: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic12f1840.h: 2706: extern volatile unsigned char SPBRGH @ 0x19C;
"2708
[; ;pic12f1840.h: 2708: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic12f1840.h: 2711: typedef union {
[; ;pic12f1840.h: 2712: struct {
[; ;pic12f1840.h: 2713: unsigned SPBRGH :8;
[; ;pic12f1840.h: 2714: };
[; ;pic12f1840.h: 2715: } SP1BRGHbits_t;
[; ;pic12f1840.h: 2716: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic12f1840.h: 2724: typedef union {
[; ;pic12f1840.h: 2725: struct {
[; ;pic12f1840.h: 2726: unsigned SPBRGH :8;
[; ;pic12f1840.h: 2727: };
[; ;pic12f1840.h: 2728: } SPBRGHbits_t;
[; ;pic12f1840.h: 2729: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic12f1840.h: 2738: extern volatile unsigned char RCSTA @ 0x19D;
"2740
[; ;pic12f1840.h: 2740: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic12f1840.h: 2743: typedef union {
[; ;pic12f1840.h: 2744: struct {
[; ;pic12f1840.h: 2745: unsigned RX9D :1;
[; ;pic12f1840.h: 2746: unsigned OERR :1;
[; ;pic12f1840.h: 2747: unsigned FERR :1;
[; ;pic12f1840.h: 2748: unsigned ADDEN :1;
[; ;pic12f1840.h: 2749: unsigned CREN :1;
[; ;pic12f1840.h: 2750: unsigned SREN :1;
[; ;pic12f1840.h: 2751: unsigned RX9 :1;
[; ;pic12f1840.h: 2752: unsigned SPEN :1;
[; ;pic12f1840.h: 2753: };
[; ;pic12f1840.h: 2754: } RCSTAbits_t;
[; ;pic12f1840.h: 2755: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic12f1840.h: 2799: extern volatile unsigned char TXSTA @ 0x19E;
"2801
[; ;pic12f1840.h: 2801: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic12f1840.h: 2804: typedef union {
[; ;pic12f1840.h: 2805: struct {
[; ;pic12f1840.h: 2806: unsigned TX9D :1;
[; ;pic12f1840.h: 2807: unsigned TRMT :1;
[; ;pic12f1840.h: 2808: unsigned BRGH :1;
[; ;pic12f1840.h: 2809: unsigned SENDB :1;
[; ;pic12f1840.h: 2810: unsigned SYNC :1;
[; ;pic12f1840.h: 2811: unsigned TXEN :1;
[; ;pic12f1840.h: 2812: unsigned TX9 :1;
[; ;pic12f1840.h: 2813: unsigned CSRC :1;
[; ;pic12f1840.h: 2814: };
[; ;pic12f1840.h: 2815: } TXSTAbits_t;
[; ;pic12f1840.h: 2816: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic12f1840.h: 2860: extern volatile unsigned char BAUDCON @ 0x19F;
"2862
[; ;pic12f1840.h: 2862: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic12f1840.h: 2865: typedef union {
[; ;pic12f1840.h: 2866: struct {
[; ;pic12f1840.h: 2867: unsigned ABDEN :1;
[; ;pic12f1840.h: 2868: unsigned WUE :1;
[; ;pic12f1840.h: 2869: unsigned :1;
[; ;pic12f1840.h: 2870: unsigned BRG16 :1;
[; ;pic12f1840.h: 2871: unsigned SCKP :1;
[; ;pic12f1840.h: 2872: unsigned :1;
[; ;pic12f1840.h: 2873: unsigned RCIDL :1;
[; ;pic12f1840.h: 2874: unsigned ABDOVF :1;
[; ;pic12f1840.h: 2875: };
[; ;pic12f1840.h: 2876: } BAUDCONbits_t;
[; ;pic12f1840.h: 2877: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic12f1840.h: 2911: extern volatile unsigned char WPUA @ 0x20C;
"2913
[; ;pic12f1840.h: 2913: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic12f1840.h: 2916: typedef union {
[; ;pic12f1840.h: 2917: struct {
[; ;pic12f1840.h: 2918: unsigned WPUA0 :1;
[; ;pic12f1840.h: 2919: unsigned WPUA1 :1;
[; ;pic12f1840.h: 2920: unsigned WPUA2 :1;
[; ;pic12f1840.h: 2921: unsigned WPUA3 :1;
[; ;pic12f1840.h: 2922: unsigned WPUA4 :1;
[; ;pic12f1840.h: 2923: unsigned WPUA5 :1;
[; ;pic12f1840.h: 2924: };
[; ;pic12f1840.h: 2925: struct {
[; ;pic12f1840.h: 2926: unsigned WPUA :6;
[; ;pic12f1840.h: 2927: };
[; ;pic12f1840.h: 2928: } WPUAbits_t;
[; ;pic12f1840.h: 2929: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic12f1840.h: 2968: extern volatile unsigned char SSP1BUF @ 0x211;
"2970
[; ;pic12f1840.h: 2970: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic12f1840.h: 2973: extern volatile unsigned char SSPBUF @ 0x211;
"2975
[; ;pic12f1840.h: 2975: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic12f1840.h: 2978: typedef union {
[; ;pic12f1840.h: 2979: struct {
[; ;pic12f1840.h: 2980: unsigned SSPBUF :8;
[; ;pic12f1840.h: 2981: };
[; ;pic12f1840.h: 2982: } SSP1BUFbits_t;
[; ;pic12f1840.h: 2983: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic12f1840.h: 2991: typedef union {
[; ;pic12f1840.h: 2992: struct {
[; ;pic12f1840.h: 2993: unsigned SSPBUF :8;
[; ;pic12f1840.h: 2994: };
[; ;pic12f1840.h: 2995: } SSPBUFbits_t;
[; ;pic12f1840.h: 2996: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic12f1840.h: 3005: extern volatile unsigned char SSP1ADD @ 0x212;
"3007
[; ;pic12f1840.h: 3007: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic12f1840.h: 3010: extern volatile unsigned char SSPADD @ 0x212;
"3012
[; ;pic12f1840.h: 3012: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic12f1840.h: 3015: typedef union {
[; ;pic12f1840.h: 3016: struct {
[; ;pic12f1840.h: 3017: unsigned SSPADD :8;
[; ;pic12f1840.h: 3018: };
[; ;pic12f1840.h: 3019: } SSP1ADDbits_t;
[; ;pic12f1840.h: 3020: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic12f1840.h: 3028: typedef union {
[; ;pic12f1840.h: 3029: struct {
[; ;pic12f1840.h: 3030: unsigned SSPADD :8;
[; ;pic12f1840.h: 3031: };
[; ;pic12f1840.h: 3032: } SSPADDbits_t;
[; ;pic12f1840.h: 3033: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic12f1840.h: 3042: extern volatile unsigned char SSP1MSK @ 0x213;
"3044
[; ;pic12f1840.h: 3044: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic12f1840.h: 3047: extern volatile unsigned char SSPMSK @ 0x213;
"3049
[; ;pic12f1840.h: 3049: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic12f1840.h: 3052: typedef union {
[; ;pic12f1840.h: 3053: struct {
[; ;pic12f1840.h: 3054: unsigned SSPMSK :8;
[; ;pic12f1840.h: 3055: };
[; ;pic12f1840.h: 3056: } SSP1MSKbits_t;
[; ;pic12f1840.h: 3057: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic12f1840.h: 3065: typedef union {
[; ;pic12f1840.h: 3066: struct {
[; ;pic12f1840.h: 3067: unsigned SSPMSK :8;
[; ;pic12f1840.h: 3068: };
[; ;pic12f1840.h: 3069: } SSPMSKbits_t;
[; ;pic12f1840.h: 3070: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic12f1840.h: 3079: extern volatile unsigned char SSP1STAT @ 0x214;
"3081
[; ;pic12f1840.h: 3081: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic12f1840.h: 3084: extern volatile unsigned char SSPSTAT @ 0x214;
"3086
[; ;pic12f1840.h: 3086: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic12f1840.h: 3089: typedef union {
[; ;pic12f1840.h: 3090: struct {
[; ;pic12f1840.h: 3091: unsigned BF :1;
[; ;pic12f1840.h: 3092: unsigned UA :1;
[; ;pic12f1840.h: 3093: unsigned R_nW :1;
[; ;pic12f1840.h: 3094: unsigned S :1;
[; ;pic12f1840.h: 3095: unsigned P :1;
[; ;pic12f1840.h: 3096: unsigned D_nA :1;
[; ;pic12f1840.h: 3097: unsigned CKE :1;
[; ;pic12f1840.h: 3098: unsigned SMP :1;
[; ;pic12f1840.h: 3099: };
[; ;pic12f1840.h: 3100: } SSP1STATbits_t;
[; ;pic12f1840.h: 3101: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic12f1840.h: 3144: typedef union {
[; ;pic12f1840.h: 3145: struct {
[; ;pic12f1840.h: 3146: unsigned BF :1;
[; ;pic12f1840.h: 3147: unsigned UA :1;
[; ;pic12f1840.h: 3148: unsigned R_nW :1;
[; ;pic12f1840.h: 3149: unsigned S :1;
[; ;pic12f1840.h: 3150: unsigned P :1;
[; ;pic12f1840.h: 3151: unsigned D_nA :1;
[; ;pic12f1840.h: 3152: unsigned CKE :1;
[; ;pic12f1840.h: 3153: unsigned SMP :1;
[; ;pic12f1840.h: 3154: };
[; ;pic12f1840.h: 3155: } SSPSTATbits_t;
[; ;pic12f1840.h: 3156: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic12f1840.h: 3200: extern volatile unsigned char SSP1CON1 @ 0x215;
"3202
[; ;pic12f1840.h: 3202: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic12f1840.h: 3205: extern volatile unsigned char SSPCON1 @ 0x215;
"3207
[; ;pic12f1840.h: 3207: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic12f1840.h: 3209: extern volatile unsigned char SSPCON @ 0x215;
"3211
[; ;pic12f1840.h: 3211: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic12f1840.h: 3214: typedef union {
[; ;pic12f1840.h: 3215: struct {
[; ;pic12f1840.h: 3216: unsigned SSPM0 :1;
[; ;pic12f1840.h: 3217: unsigned SSPM1 :1;
[; ;pic12f1840.h: 3218: unsigned SSPM2 :1;
[; ;pic12f1840.h: 3219: unsigned SSPM3 :1;
[; ;pic12f1840.h: 3220: unsigned CKP :1;
[; ;pic12f1840.h: 3221: unsigned SSPEN :1;
[; ;pic12f1840.h: 3222: unsigned SSPOV :1;
[; ;pic12f1840.h: 3223: unsigned WCOL :1;
[; ;pic12f1840.h: 3224: };
[; ;pic12f1840.h: 3225: struct {
[; ;pic12f1840.h: 3226: unsigned SSPM :4;
[; ;pic12f1840.h: 3227: };
[; ;pic12f1840.h: 3228: } SSP1CON1bits_t;
[; ;pic12f1840.h: 3229: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic12f1840.h: 3277: typedef union {
[; ;pic12f1840.h: 3278: struct {
[; ;pic12f1840.h: 3279: unsigned SSPM0 :1;
[; ;pic12f1840.h: 3280: unsigned SSPM1 :1;
[; ;pic12f1840.h: 3281: unsigned SSPM2 :1;
[; ;pic12f1840.h: 3282: unsigned SSPM3 :1;
[; ;pic12f1840.h: 3283: unsigned CKP :1;
[; ;pic12f1840.h: 3284: unsigned SSPEN :1;
[; ;pic12f1840.h: 3285: unsigned SSPOV :1;
[; ;pic12f1840.h: 3286: unsigned WCOL :1;
[; ;pic12f1840.h: 3287: };
[; ;pic12f1840.h: 3288: struct {
[; ;pic12f1840.h: 3289: unsigned SSPM :4;
[; ;pic12f1840.h: 3290: };
[; ;pic12f1840.h: 3291: } SSPCON1bits_t;
[; ;pic12f1840.h: 3292: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic12f1840.h: 3339: typedef union {
[; ;pic12f1840.h: 3340: struct {
[; ;pic12f1840.h: 3341: unsigned SSPM0 :1;
[; ;pic12f1840.h: 3342: unsigned SSPM1 :1;
[; ;pic12f1840.h: 3343: unsigned SSPM2 :1;
[; ;pic12f1840.h: 3344: unsigned SSPM3 :1;
[; ;pic12f1840.h: 3345: unsigned CKP :1;
[; ;pic12f1840.h: 3346: unsigned SSPEN :1;
[; ;pic12f1840.h: 3347: unsigned SSPOV :1;
[; ;pic12f1840.h: 3348: unsigned WCOL :1;
[; ;pic12f1840.h: 3349: };
[; ;pic12f1840.h: 3350: struct {
[; ;pic12f1840.h: 3351: unsigned SSPM :4;
[; ;pic12f1840.h: 3352: };
[; ;pic12f1840.h: 3353: } SSPCONbits_t;
[; ;pic12f1840.h: 3354: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic12f1840.h: 3403: extern volatile unsigned char SSP1CON2 @ 0x216;
"3405
[; ;pic12f1840.h: 3405: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic12f1840.h: 3408: extern volatile unsigned char SSPCON2 @ 0x216;
"3410
[; ;pic12f1840.h: 3410: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic12f1840.h: 3413: typedef union {
[; ;pic12f1840.h: 3414: struct {
[; ;pic12f1840.h: 3415: unsigned SEN :1;
[; ;pic12f1840.h: 3416: unsigned RSEN :1;
[; ;pic12f1840.h: 3417: unsigned PEN :1;
[; ;pic12f1840.h: 3418: unsigned RCEN :1;
[; ;pic12f1840.h: 3419: unsigned ACKEN :1;
[; ;pic12f1840.h: 3420: unsigned ACKDT :1;
[; ;pic12f1840.h: 3421: unsigned ACKSTAT :1;
[; ;pic12f1840.h: 3422: unsigned GCEN :1;
[; ;pic12f1840.h: 3423: };
[; ;pic12f1840.h: 3424: } SSP1CON2bits_t;
[; ;pic12f1840.h: 3425: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic12f1840.h: 3468: typedef union {
[; ;pic12f1840.h: 3469: struct {
[; ;pic12f1840.h: 3470: unsigned SEN :1;
[; ;pic12f1840.h: 3471: unsigned RSEN :1;
[; ;pic12f1840.h: 3472: unsigned PEN :1;
[; ;pic12f1840.h: 3473: unsigned RCEN :1;
[; ;pic12f1840.h: 3474: unsigned ACKEN :1;
[; ;pic12f1840.h: 3475: unsigned ACKDT :1;
[; ;pic12f1840.h: 3476: unsigned ACKSTAT :1;
[; ;pic12f1840.h: 3477: unsigned GCEN :1;
[; ;pic12f1840.h: 3478: };
[; ;pic12f1840.h: 3479: } SSPCON2bits_t;
[; ;pic12f1840.h: 3480: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic12f1840.h: 3524: extern volatile unsigned char SSP1CON3 @ 0x217;
"3526
[; ;pic12f1840.h: 3526: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic12f1840.h: 3529: extern volatile unsigned char SSPCON3 @ 0x217;
"3531
[; ;pic12f1840.h: 3531: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic12f1840.h: 3534: typedef union {
[; ;pic12f1840.h: 3535: struct {
[; ;pic12f1840.h: 3536: unsigned DHEN :1;
[; ;pic12f1840.h: 3537: unsigned AHEN :1;
[; ;pic12f1840.h: 3538: unsigned SBCDE :1;
[; ;pic12f1840.h: 3539: unsigned SDAHT :1;
[; ;pic12f1840.h: 3540: unsigned BOEN :1;
[; ;pic12f1840.h: 3541: unsigned SCIE :1;
[; ;pic12f1840.h: 3542: unsigned PCIE :1;
[; ;pic12f1840.h: 3543: unsigned ACKTIM :1;
[; ;pic12f1840.h: 3544: };
[; ;pic12f1840.h: 3545: } SSP1CON3bits_t;
[; ;pic12f1840.h: 3546: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic12f1840.h: 3589: typedef union {
[; ;pic12f1840.h: 3590: struct {
[; ;pic12f1840.h: 3591: unsigned DHEN :1;
[; ;pic12f1840.h: 3592: unsigned AHEN :1;
[; ;pic12f1840.h: 3593: unsigned SBCDE :1;
[; ;pic12f1840.h: 3594: unsigned SDAHT :1;
[; ;pic12f1840.h: 3595: unsigned BOEN :1;
[; ;pic12f1840.h: 3596: unsigned SCIE :1;
[; ;pic12f1840.h: 3597: unsigned PCIE :1;
[; ;pic12f1840.h: 3598: unsigned ACKTIM :1;
[; ;pic12f1840.h: 3599: };
[; ;pic12f1840.h: 3600: } SSPCON3bits_t;
[; ;pic12f1840.h: 3601: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic12f1840.h: 3645: extern volatile unsigned short CCPR1 @ 0x291;
"3647
[; ;pic12f1840.h: 3647: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic12f1840.h: 3651: extern volatile unsigned char CCPR1L @ 0x291;
"3653
[; ;pic12f1840.h: 3653: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic12f1840.h: 3656: typedef union {
[; ;pic12f1840.h: 3657: struct {
[; ;pic12f1840.h: 3658: unsigned CCPR1L :8;
[; ;pic12f1840.h: 3659: };
[; ;pic12f1840.h: 3660: } CCPR1Lbits_t;
[; ;pic12f1840.h: 3661: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic12f1840.h: 3670: extern volatile unsigned char CCPR1H @ 0x292;
"3672
[; ;pic12f1840.h: 3672: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic12f1840.h: 3675: typedef union {
[; ;pic12f1840.h: 3676: struct {
[; ;pic12f1840.h: 3677: unsigned CCPR1H :8;
[; ;pic12f1840.h: 3678: };
[; ;pic12f1840.h: 3679: } CCPR1Hbits_t;
[; ;pic12f1840.h: 3680: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic12f1840.h: 3689: extern volatile unsigned char CCP1CON @ 0x293;
"3691
[; ;pic12f1840.h: 3691: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic12f1840.h: 3694: typedef union {
[; ;pic12f1840.h: 3695: struct {
[; ;pic12f1840.h: 3696: unsigned CCP1M0 :1;
[; ;pic12f1840.h: 3697: unsigned CCP1M1 :1;
[; ;pic12f1840.h: 3698: unsigned CCP1M2 :1;
[; ;pic12f1840.h: 3699: unsigned CCP1M3 :1;
[; ;pic12f1840.h: 3700: unsigned DC1B0 :1;
[; ;pic12f1840.h: 3701: unsigned DC1B1 :1;
[; ;pic12f1840.h: 3702: unsigned P1M0 :1;
[; ;pic12f1840.h: 3703: unsigned P1M1 :1;
[; ;pic12f1840.h: 3704: };
[; ;pic12f1840.h: 3705: struct {
[; ;pic12f1840.h: 3706: unsigned CCP1M :4;
[; ;pic12f1840.h: 3707: unsigned DC1B :2;
[; ;pic12f1840.h: 3708: unsigned P1M :2;
[; ;pic12f1840.h: 3709: };
[; ;pic12f1840.h: 3710: } CCP1CONbits_t;
[; ;pic12f1840.h: 3711: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic12f1840.h: 3770: extern volatile unsigned char PWM1CON @ 0x294;
"3772
[; ;pic12f1840.h: 3772: asm("PWM1CON equ 0294h");
[; <" PWM1CON equ 0294h ;# ">
[; ;pic12f1840.h: 3775: typedef union {
[; ;pic12f1840.h: 3776: struct {
[; ;pic12f1840.h: 3777: unsigned P1DC0 :1;
[; ;pic12f1840.h: 3778: unsigned P1DC1 :1;
[; ;pic12f1840.h: 3779: unsigned P1DC2 :1;
[; ;pic12f1840.h: 3780: unsigned P1DC3 :1;
[; ;pic12f1840.h: 3781: unsigned P1DC4 :1;
[; ;pic12f1840.h: 3782: unsigned P1DC5 :1;
[; ;pic12f1840.h: 3783: unsigned P1DC6 :1;
[; ;pic12f1840.h: 3784: unsigned P1RSEN :1;
[; ;pic12f1840.h: 3785: };
[; ;pic12f1840.h: 3786: struct {
[; ;pic12f1840.h: 3787: unsigned P1DC :7;
[; ;pic12f1840.h: 3788: };
[; ;pic12f1840.h: 3789: } PWM1CONbits_t;
[; ;pic12f1840.h: 3790: extern volatile PWM1CONbits_t PWM1CONbits @ 0x294;
[; ;pic12f1840.h: 3839: extern volatile unsigned char CCP1AS @ 0x295;
"3841
[; ;pic12f1840.h: 3841: asm("CCP1AS equ 0295h");
[; <" CCP1AS equ 0295h ;# ">
[; ;pic12f1840.h: 3844: extern volatile unsigned char ECCP1AS @ 0x295;
"3846
[; ;pic12f1840.h: 3846: asm("ECCP1AS equ 0295h");
[; <" ECCP1AS equ 0295h ;# ">
[; ;pic12f1840.h: 3849: typedef union {
[; ;pic12f1840.h: 3850: struct {
[; ;pic12f1840.h: 3851: unsigned PSS1BD0 :1;
[; ;pic12f1840.h: 3852: unsigned PSS1BD1 :1;
[; ;pic12f1840.h: 3853: unsigned PSS1AC0 :1;
[; ;pic12f1840.h: 3854: unsigned PSS1AC1 :1;
[; ;pic12f1840.h: 3855: unsigned CCP1AS0 :1;
[; ;pic12f1840.h: 3856: unsigned CCP1AS1 :1;
[; ;pic12f1840.h: 3857: unsigned CCP1AS2 :1;
[; ;pic12f1840.h: 3858: unsigned CCP1ASE :1;
[; ;pic12f1840.h: 3859: };
[; ;pic12f1840.h: 3860: struct {
[; ;pic12f1840.h: 3861: unsigned PSS1BD :2;
[; ;pic12f1840.h: 3862: unsigned PSS1AC :2;
[; ;pic12f1840.h: 3863: unsigned CCP1AS :3;
[; ;pic12f1840.h: 3864: };
[; ;pic12f1840.h: 3865: } CCP1ASbits_t;
[; ;pic12f1840.h: 3866: extern volatile CCP1ASbits_t CCP1ASbits @ 0x295;
[; ;pic12f1840.h: 3924: typedef union {
[; ;pic12f1840.h: 3925: struct {
[; ;pic12f1840.h: 3926: unsigned PSS1BD0 :1;
[; ;pic12f1840.h: 3927: unsigned PSS1BD1 :1;
[; ;pic12f1840.h: 3928: unsigned PSS1AC0 :1;
[; ;pic12f1840.h: 3929: unsigned PSS1AC1 :1;
[; ;pic12f1840.h: 3930: unsigned CCP1AS0 :1;
[; ;pic12f1840.h: 3931: unsigned CCP1AS1 :1;
[; ;pic12f1840.h: 3932: unsigned CCP1AS2 :1;
[; ;pic12f1840.h: 3933: unsigned CCP1ASE :1;
[; ;pic12f1840.h: 3934: };
[; ;pic12f1840.h: 3935: struct {
[; ;pic12f1840.h: 3936: unsigned PSS1BD :2;
[; ;pic12f1840.h: 3937: unsigned PSS1AC :2;
[; ;pic12f1840.h: 3938: unsigned CCP1AS :3;
[; ;pic12f1840.h: 3939: };
[; ;pic12f1840.h: 3940: } ECCP1ASbits_t;
[; ;pic12f1840.h: 3941: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0x295;
[; ;pic12f1840.h: 4000: extern volatile unsigned char PSTR1CON @ 0x296;
"4002
[; ;pic12f1840.h: 4002: asm("PSTR1CON equ 0296h");
[; <" PSTR1CON equ 0296h ;# ">
[; ;pic12f1840.h: 4005: typedef union {
[; ;pic12f1840.h: 4006: struct {
[; ;pic12f1840.h: 4007: unsigned STR1A :1;
[; ;pic12f1840.h: 4008: unsigned STR1B :1;
[; ;pic12f1840.h: 4009: unsigned :1;
[; ;pic12f1840.h: 4010: unsigned :1;
[; ;pic12f1840.h: 4011: unsigned STR1SYNC :1;
[; ;pic12f1840.h: 4012: };
[; ;pic12f1840.h: 4013: } PSTR1CONbits_t;
[; ;pic12f1840.h: 4014: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0x296;
[; ;pic12f1840.h: 4033: extern volatile unsigned char IOCAP @ 0x391;
"4035
[; ;pic12f1840.h: 4035: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic12f1840.h: 4038: typedef union {
[; ;pic12f1840.h: 4039: struct {
[; ;pic12f1840.h: 4040: unsigned IOCAP0 :1;
[; ;pic12f1840.h: 4041: unsigned IOCAP1 :1;
[; ;pic12f1840.h: 4042: unsigned IOCAP2 :1;
[; ;pic12f1840.h: 4043: unsigned IOCAP3 :1;
[; ;pic12f1840.h: 4044: unsigned IOCAP4 :1;
[; ;pic12f1840.h: 4045: unsigned IOCAP5 :1;
[; ;pic12f1840.h: 4046: };
[; ;pic12f1840.h: 4047: struct {
[; ;pic12f1840.h: 4048: unsigned IOCAP :6;
[; ;pic12f1840.h: 4049: };
[; ;pic12f1840.h: 4050: } IOCAPbits_t;
[; ;pic12f1840.h: 4051: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic12f1840.h: 4090: extern volatile unsigned char IOCAN @ 0x392;
"4092
[; ;pic12f1840.h: 4092: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic12f1840.h: 4095: typedef union {
[; ;pic12f1840.h: 4096: struct {
[; ;pic12f1840.h: 4097: unsigned IOCAN0 :1;
[; ;pic12f1840.h: 4098: unsigned IOCAN1 :1;
[; ;pic12f1840.h: 4099: unsigned IOCAN2 :1;
[; ;pic12f1840.h: 4100: unsigned IOCAN3 :1;
[; ;pic12f1840.h: 4101: unsigned IOCAN4 :1;
[; ;pic12f1840.h: 4102: unsigned IOCAN5 :1;
[; ;pic12f1840.h: 4103: };
[; ;pic12f1840.h: 4104: struct {
[; ;pic12f1840.h: 4105: unsigned IOCAN :6;
[; ;pic12f1840.h: 4106: };
[; ;pic12f1840.h: 4107: } IOCANbits_t;
[; ;pic12f1840.h: 4108: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic12f1840.h: 4147: extern volatile unsigned char IOCAF @ 0x393;
"4149
[; ;pic12f1840.h: 4149: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic12f1840.h: 4152: typedef union {
[; ;pic12f1840.h: 4153: struct {
[; ;pic12f1840.h: 4154: unsigned IOCAF0 :1;
[; ;pic12f1840.h: 4155: unsigned IOCAF1 :1;
[; ;pic12f1840.h: 4156: unsigned IOCAF2 :1;
[; ;pic12f1840.h: 4157: unsigned IOCAF3 :1;
[; ;pic12f1840.h: 4158: unsigned IOCAF4 :1;
[; ;pic12f1840.h: 4159: unsigned IOCAF5 :1;
[; ;pic12f1840.h: 4160: };
[; ;pic12f1840.h: 4161: struct {
[; ;pic12f1840.h: 4162: unsigned IOCAF :6;
[; ;pic12f1840.h: 4163: };
[; ;pic12f1840.h: 4164: } IOCAFbits_t;
[; ;pic12f1840.h: 4165: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic12f1840.h: 4204: extern volatile unsigned char CLKRCON @ 0x39A;
"4206
[; ;pic12f1840.h: 4206: asm("CLKRCON equ 039Ah");
[; <" CLKRCON equ 039Ah ;# ">
[; ;pic12f1840.h: 4209: typedef union {
[; ;pic12f1840.h: 4210: struct {
[; ;pic12f1840.h: 4211: unsigned CLKRDIV0 :1;
[; ;pic12f1840.h: 4212: unsigned CLKRDIV1 :1;
[; ;pic12f1840.h: 4213: unsigned CLKRDIV2 :1;
[; ;pic12f1840.h: 4214: unsigned CLKRDC0 :1;
[; ;pic12f1840.h: 4215: unsigned CLKRDC1 :1;
[; ;pic12f1840.h: 4216: unsigned CLKRSLR :1;
[; ;pic12f1840.h: 4217: unsigned CLKROE :1;
[; ;pic12f1840.h: 4218: unsigned CLKREN :1;
[; ;pic12f1840.h: 4219: };
[; ;pic12f1840.h: 4220: struct {
[; ;pic12f1840.h: 4221: unsigned CLKRDIV :3;
[; ;pic12f1840.h: 4222: unsigned CLKRDC :2;
[; ;pic12f1840.h: 4223: };
[; ;pic12f1840.h: 4224: } CLKRCONbits_t;
[; ;pic12f1840.h: 4225: extern volatile CLKRCONbits_t CLKRCONbits @ 0x39A;
[; ;pic12f1840.h: 4279: extern volatile unsigned char MDCON @ 0x39C;
"4281
[; ;pic12f1840.h: 4281: asm("MDCON equ 039Ch");
[; <" MDCON equ 039Ch ;# ">
[; ;pic12f1840.h: 4284: typedef union {
[; ;pic12f1840.h: 4285: struct {
[; ;pic12f1840.h: 4286: unsigned MDBIT :1;
[; ;pic12f1840.h: 4287: unsigned :2;
[; ;pic12f1840.h: 4288: unsigned MDOUT :1;
[; ;pic12f1840.h: 4289: unsigned MDOPOL :1;
[; ;pic12f1840.h: 4290: unsigned MDSLR :1;
[; ;pic12f1840.h: 4291: unsigned MDOE :1;
[; ;pic12f1840.h: 4292: unsigned MDEN :1;
[; ;pic12f1840.h: 4293: };
[; ;pic12f1840.h: 4294: } MDCONbits_t;
[; ;pic12f1840.h: 4295: extern volatile MDCONbits_t MDCONbits @ 0x39C;
[; ;pic12f1840.h: 4329: extern volatile unsigned char MDSRC @ 0x39D;
"4331
[; ;pic12f1840.h: 4331: asm("MDSRC equ 039Dh");
[; <" MDSRC equ 039Dh ;# ">
[; ;pic12f1840.h: 4334: typedef union {
[; ;pic12f1840.h: 4335: struct {
[; ;pic12f1840.h: 4336: unsigned MDMS0 :1;
[; ;pic12f1840.h: 4337: unsigned MDMS1 :1;
[; ;pic12f1840.h: 4338: unsigned MDMS2 :1;
[; ;pic12f1840.h: 4339: unsigned MDMS3 :1;
[; ;pic12f1840.h: 4340: unsigned :3;
[; ;pic12f1840.h: 4341: unsigned MDMSODIS :1;
[; ;pic12f1840.h: 4342: };
[; ;pic12f1840.h: 4343: struct {
[; ;pic12f1840.h: 4344: unsigned MDMS :4;
[; ;pic12f1840.h: 4345: };
[; ;pic12f1840.h: 4346: } MDSRCbits_t;
[; ;pic12f1840.h: 4347: extern volatile MDSRCbits_t MDSRCbits @ 0x39D;
[; ;pic12f1840.h: 4381: extern volatile unsigned char MDCARL @ 0x39E;
"4383
[; ;pic12f1840.h: 4383: asm("MDCARL equ 039Eh");
[; <" MDCARL equ 039Eh ;# ">
[; ;pic12f1840.h: 4386: typedef union {
[; ;pic12f1840.h: 4387: struct {
[; ;pic12f1840.h: 4388: unsigned MDCL0 :1;
[; ;pic12f1840.h: 4389: unsigned MDCL1 :1;
[; ;pic12f1840.h: 4390: unsigned MDCL2 :1;
[; ;pic12f1840.h: 4391: unsigned MDCL3 :1;
[; ;pic12f1840.h: 4392: unsigned :1;
[; ;pic12f1840.h: 4393: unsigned MDCLSYNC :1;
[; ;pic12f1840.h: 4394: unsigned MDCLPOL :1;
[; ;pic12f1840.h: 4395: unsigned MDCLODIS :1;
[; ;pic12f1840.h: 4396: };
[; ;pic12f1840.h: 4397: struct {
[; ;pic12f1840.h: 4398: unsigned MDCL :4;
[; ;pic12f1840.h: 4399: };
[; ;pic12f1840.h: 4400: } MDCARLbits_t;
[; ;pic12f1840.h: 4401: extern volatile MDCARLbits_t MDCARLbits @ 0x39E;
[; ;pic12f1840.h: 4445: extern volatile unsigned char MDCARH @ 0x39F;
"4447
[; ;pic12f1840.h: 4447: asm("MDCARH equ 039Fh");
[; <" MDCARH equ 039Fh ;# ">
[; ;pic12f1840.h: 4450: typedef union {
[; ;pic12f1840.h: 4451: struct {
[; ;pic12f1840.h: 4452: unsigned MDCH0 :1;
[; ;pic12f1840.h: 4453: unsigned MDCH1 :1;
[; ;pic12f1840.h: 4454: unsigned MDCH2 :1;
[; ;pic12f1840.h: 4455: unsigned MDCH3 :1;
[; ;pic12f1840.h: 4456: unsigned :1;
[; ;pic12f1840.h: 4457: unsigned MDCHSYNC :1;
[; ;pic12f1840.h: 4458: unsigned MDCHPOL :1;
[; ;pic12f1840.h: 4459: unsigned MDCHODIS :1;
[; ;pic12f1840.h: 4460: };
[; ;pic12f1840.h: 4461: struct {
[; ;pic12f1840.h: 4462: unsigned MDCH :4;
[; ;pic12f1840.h: 4463: };
[; ;pic12f1840.h: 4464: } MDCARHbits_t;
[; ;pic12f1840.h: 4465: extern volatile MDCARHbits_t MDCARHbits @ 0x39F;
[; ;pic12f1840.h: 4509: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"4511
[; ;pic12f1840.h: 4511: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic12f1840.h: 4514: typedef union {
[; ;pic12f1840.h: 4515: struct {
[; ;pic12f1840.h: 4516: unsigned C_SHAD :1;
[; ;pic12f1840.h: 4517: unsigned DC_SHAD :1;
[; ;pic12f1840.h: 4518: unsigned Z_SHAD :1;
[; ;pic12f1840.h: 4519: };
[; ;pic12f1840.h: 4520: } STATUS_SHADbits_t;
[; ;pic12f1840.h: 4521: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic12f1840.h: 4540: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"4542
[; ;pic12f1840.h: 4542: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic12f1840.h: 4545: typedef union {
[; ;pic12f1840.h: 4546: struct {
[; ;pic12f1840.h: 4547: unsigned WREG_SHAD :8;
[; ;pic12f1840.h: 4548: };
[; ;pic12f1840.h: 4549: } WREG_SHADbits_t;
[; ;pic12f1840.h: 4550: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic12f1840.h: 4559: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"4561
[; ;pic12f1840.h: 4561: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic12f1840.h: 4564: typedef union {
[; ;pic12f1840.h: 4565: struct {
[; ;pic12f1840.h: 4566: unsigned BSR_SHAD :5;
[; ;pic12f1840.h: 4567: };
[; ;pic12f1840.h: 4568: } BSR_SHADbits_t;
[; ;pic12f1840.h: 4569: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic12f1840.h: 4578: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"4580
[; ;pic12f1840.h: 4580: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic12f1840.h: 4583: typedef union {
[; ;pic12f1840.h: 4584: struct {
[; ;pic12f1840.h: 4585: unsigned PCLATH_SHAD :7;
[; ;pic12f1840.h: 4586: };
[; ;pic12f1840.h: 4587: } PCLATH_SHADbits_t;
[; ;pic12f1840.h: 4588: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic12f1840.h: 4597: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"4599
[; ;pic12f1840.h: 4599: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic12f1840.h: 4602: typedef union {
[; ;pic12f1840.h: 4603: struct {
[; ;pic12f1840.h: 4604: unsigned FSR0L_SHAD :8;
[; ;pic12f1840.h: 4605: };
[; ;pic12f1840.h: 4606: } FSR0L_SHADbits_t;
[; ;pic12f1840.h: 4607: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic12f1840.h: 4616: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"4618
[; ;pic12f1840.h: 4618: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic12f1840.h: 4621: typedef union {
[; ;pic12f1840.h: 4622: struct {
[; ;pic12f1840.h: 4623: unsigned FSR0H_SHAD :8;
[; ;pic12f1840.h: 4624: };
[; ;pic12f1840.h: 4625: } FSR0H_SHADbits_t;
[; ;pic12f1840.h: 4626: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic12f1840.h: 4635: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"4637
[; ;pic12f1840.h: 4637: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic12f1840.h: 4640: typedef union {
[; ;pic12f1840.h: 4641: struct {
[; ;pic12f1840.h: 4642: unsigned FSR1L_SHAD :8;
[; ;pic12f1840.h: 4643: };
[; ;pic12f1840.h: 4644: } FSR1L_SHADbits_t;
[; ;pic12f1840.h: 4645: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic12f1840.h: 4654: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"4656
[; ;pic12f1840.h: 4656: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic12f1840.h: 4659: typedef union {
[; ;pic12f1840.h: 4660: struct {
[; ;pic12f1840.h: 4661: unsigned FSR1H_SHAD :8;
[; ;pic12f1840.h: 4662: };
[; ;pic12f1840.h: 4663: } FSR1H_SHADbits_t;
[; ;pic12f1840.h: 4664: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic12f1840.h: 4673: extern volatile unsigned char STKPTR @ 0xFED;
"4675
[; ;pic12f1840.h: 4675: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic12f1840.h: 4678: typedef union {
[; ;pic12f1840.h: 4679: struct {
[; ;pic12f1840.h: 4680: unsigned STKPTR :5;
[; ;pic12f1840.h: 4681: };
[; ;pic12f1840.h: 4682: } STKPTRbits_t;
[; ;pic12f1840.h: 4683: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic12f1840.h: 4692: extern volatile unsigned char TOSL @ 0xFEE;
"4694
[; ;pic12f1840.h: 4694: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic12f1840.h: 4697: typedef union {
[; ;pic12f1840.h: 4698: struct {
[; ;pic12f1840.h: 4699: unsigned TOSL :8;
[; ;pic12f1840.h: 4700: };
[; ;pic12f1840.h: 4701: } TOSLbits_t;
[; ;pic12f1840.h: 4702: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic12f1840.h: 4711: extern volatile unsigned char TOSH @ 0xFEF;
"4713
[; ;pic12f1840.h: 4713: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic12f1840.h: 4716: typedef union {
[; ;pic12f1840.h: 4717: struct {
[; ;pic12f1840.h: 4718: unsigned TOSH :7;
[; ;pic12f1840.h: 4719: };
[; ;pic12f1840.h: 4720: } TOSHbits_t;
[; ;pic12f1840.h: 4721: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic12f1840.h: 4736: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic12f1840.h: 4738: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic12f1840.h: 4740: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic12f1840.h: 4742: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic12f1840.h: 4744: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic12f1840.h: 4746: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic12f1840.h: 4748: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic12f1840.h: 4750: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic12f1840.h: 4752: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic12f1840.h: 4754: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic12f1840.h: 4756: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic12f1840.h: 4758: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic12f1840.h: 4760: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic12f1840.h: 4762: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic12f1840.h: 4764: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic12f1840.h: 4766: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic12f1840.h: 4768: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic12f1840.h: 4770: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic12f1840.h: 4772: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic12f1840.h: 4774: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic12f1840.h: 4776: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic12f1840.h: 4778: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic12f1840.h: 4780: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic12f1840.h: 4782: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic12f1840.h: 4784: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic12f1840.h: 4786: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic12f1840.h: 4788: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic12f1840.h: 4790: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic12f1840.h: 4792: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic12f1840.h: 4794: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic12f1840.h: 4796: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic12f1840.h: 4798: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic12f1840.h: 4800: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic12f1840.h: 4802: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic12f1840.h: 4804: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic12f1840.h: 4806: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic12f1840.h: 4808: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic12f1840.h: 4810: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic12f1840.h: 4812: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic12f1840.h: 4814: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic12f1840.h: 4816: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic12f1840.h: 4818: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic12f1840.h: 4820: extern volatile __bit C1NCH @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic12f1840.h: 4822: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic12f1840.h: 4824: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic12f1840.h: 4826: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic12f1840.h: 4828: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic12f1840.h: 4830: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic12f1840.h: 4832: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic12f1840.h: 4834: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic12f1840.h: 4836: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic12f1840.h: 4838: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic12f1840.h: 4840: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic12f1840.h: 4842: extern volatile __bit CCP1AS0 @ (((unsigned) &CCP1AS)*8) + 4;
[; ;pic12f1840.h: 4844: extern volatile __bit CCP1AS1 @ (((unsigned) &CCP1AS)*8) + 5;
[; ;pic12f1840.h: 4846: extern volatile __bit CCP1AS2 @ (((unsigned) &CCP1AS)*8) + 6;
[; ;pic12f1840.h: 4848: extern volatile __bit CCP1ASE @ (((unsigned) &CCP1AS)*8) + 7;
[; ;pic12f1840.h: 4850: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic12f1840.h: 4852: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic12f1840.h: 4854: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic12f1840.h: 4856: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic12f1840.h: 4858: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic12f1840.h: 4860: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic12f1840.h: 4862: extern volatile __bit CCP1SEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic12f1840.h: 4864: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic12f1840.h: 4866: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic12f1840.h: 4868: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic12f1840.h: 4870: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic12f1840.h: 4872: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic12f1840.h: 4874: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic12f1840.h: 4876: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic12f1840.h: 4878: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic12f1840.h: 4880: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic12f1840.h: 4882: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic12f1840.h: 4884: extern volatile __bit CLKRDC0 @ (((unsigned) &CLKRCON)*8) + 3;
[; ;pic12f1840.h: 4886: extern volatile __bit CLKRDC1 @ (((unsigned) &CLKRCON)*8) + 4;
[; ;pic12f1840.h: 4888: extern volatile __bit CLKRDIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic12f1840.h: 4890: extern volatile __bit CLKRDIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic12f1840.h: 4892: extern volatile __bit CLKRDIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic12f1840.h: 4894: extern volatile __bit CLKREN @ (((unsigned) &CLKRCON)*8) + 7;
[; ;pic12f1840.h: 4896: extern volatile __bit CLKROE @ (((unsigned) &CLKRCON)*8) + 6;
[; ;pic12f1840.h: 4898: extern volatile __bit CLKRSLR @ (((unsigned) &CLKRCON)*8) + 5;
[; ;pic12f1840.h: 4900: extern volatile __bit CPSCH0 @ (((unsigned) &CPSCON1)*8) + 0;
[; ;pic12f1840.h: 4902: extern volatile __bit CPSCH1 @ (((unsigned) &CPSCON1)*8) + 1;
[; ;pic12f1840.h: 4904: extern volatile __bit CPSON @ (((unsigned) &CPSCON0)*8) + 7;
[; ;pic12f1840.h: 4906: extern volatile __bit CPSOUT @ (((unsigned) &CPSCON0)*8) + 1;
[; ;pic12f1840.h: 4908: extern volatile __bit CPSRM @ (((unsigned) &CPSCON0)*8) + 6;
[; ;pic12f1840.h: 4910: extern volatile __bit CPSRNG0 @ (((unsigned) &CPSCON0)*8) + 2;
[; ;pic12f1840.h: 4912: extern volatile __bit CPSRNG1 @ (((unsigned) &CPSCON0)*8) + 3;
[; ;pic12f1840.h: 4914: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic12f1840.h: 4916: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic12f1840.h: 4918: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic12f1840.h: 4920: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic12f1840.h: 4922: extern volatile __bit DACLPS @ (((unsigned) &DACCON0)*8) + 6;
[; ;pic12f1840.h: 4924: extern volatile __bit DACOE @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic12f1840.h: 4926: extern volatile __bit DACPSS0 @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic12f1840.h: 4928: extern volatile __bit DACPSS1 @ (((unsigned) &DACCON0)*8) + 3;
[; ;pic12f1840.h: 4930: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic12f1840.h: 4932: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic12f1840.h: 4934: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic12f1840.h: 4936: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic12f1840.h: 4938: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic12f1840.h: 4940: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic12f1840.h: 4942: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic12f1840.h: 4944: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic12f1840.h: 4946: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic12f1840.h: 4948: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic12f1840.h: 4950: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic12f1840.h: 4952: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic12f1840.h: 4954: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic12f1840.h: 4956: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic12f1840.h: 4958: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic12f1840.h: 4960: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic12f1840.h: 4962: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic12f1840.h: 4964: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic12f1840.h: 4966: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic12f1840.h: 4968: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic12f1840.h: 4970: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic12f1840.h: 4972: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic12f1840.h: 4974: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic12f1840.h: 4976: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic12f1840.h: 4978: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic12f1840.h: 4980: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic12f1840.h: 4982: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic12f1840.h: 4984: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic12f1840.h: 4986: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic12f1840.h: 4988: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic12f1840.h: 4990: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic12f1840.h: 4992: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic12f1840.h: 4994: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic12f1840.h: 4996: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic12f1840.h: 4998: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic12f1840.h: 5000: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic12f1840.h: 5002: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic12f1840.h: 5004: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic12f1840.h: 5006: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic12f1840.h: 5008: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic12f1840.h: 5010: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic12f1840.h: 5012: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic12f1840.h: 5014: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic12f1840.h: 5016: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic12f1840.h: 5018: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic12f1840.h: 5020: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic12f1840.h: 5022: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic12f1840.h: 5024: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic12f1840.h: 5026: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic12f1840.h: 5028: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic12f1840.h: 5030: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic12f1840.h: 5032: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic12f1840.h: 5034: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic12f1840.h: 5036: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic12f1840.h: 5038: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic12f1840.h: 5040: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic12f1840.h: 5042: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic12f1840.h: 5044: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic12f1840.h: 5046: extern volatile __bit LWLO @ (((unsigned) &EECON1)*8) + 5;
[; ;pic12f1840.h: 5048: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic12f1840.h: 5050: extern volatile __bit MDBIT @ (((unsigned) &MDCON)*8) + 0;
[; ;pic12f1840.h: 5052: extern volatile __bit MDCH0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic12f1840.h: 5054: extern volatile __bit MDCH1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic12f1840.h: 5056: extern volatile __bit MDCH2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic12f1840.h: 5058: extern volatile __bit MDCH3 @ (((unsigned) &MDCARH)*8) + 3;
[; ;pic12f1840.h: 5060: extern volatile __bit MDCHODIS @ (((unsigned) &MDCARH)*8) + 7;
[; ;pic12f1840.h: 5062: extern volatile __bit MDCHPOL @ (((unsigned) &MDCARH)*8) + 6;
[; ;pic12f1840.h: 5064: extern volatile __bit MDCHSYNC @ (((unsigned) &MDCARH)*8) + 5;
[; ;pic12f1840.h: 5066: extern volatile __bit MDCL0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic12f1840.h: 5068: extern volatile __bit MDCL1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic12f1840.h: 5070: extern volatile __bit MDCL2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic12f1840.h: 5072: extern volatile __bit MDCL3 @ (((unsigned) &MDCARL)*8) + 3;
[; ;pic12f1840.h: 5074: extern volatile __bit MDCLODIS @ (((unsigned) &MDCARL)*8) + 7;
[; ;pic12f1840.h: 5076: extern volatile __bit MDCLPOL @ (((unsigned) &MDCARL)*8) + 6;
[; ;pic12f1840.h: 5078: extern volatile __bit MDCLSYNC @ (((unsigned) &MDCARL)*8) + 5;
[; ;pic12f1840.h: 5080: extern volatile __bit MDEN @ (((unsigned) &MDCON)*8) + 7;
[; ;pic12f1840.h: 5082: extern volatile __bit MDMS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic12f1840.h: 5084: extern volatile __bit MDMS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic12f1840.h: 5086: extern volatile __bit MDMS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic12f1840.h: 5088: extern volatile __bit MDMS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic12f1840.h: 5090: extern volatile __bit MDMSODIS @ (((unsigned) &MDSRC)*8) + 7;
[; ;pic12f1840.h: 5092: extern volatile __bit MDOE @ (((unsigned) &MDCON)*8) + 6;
[; ;pic12f1840.h: 5094: extern volatile __bit MDOPOL @ (((unsigned) &MDCON)*8) + 4;
[; ;pic12f1840.h: 5096: extern volatile __bit MDOUT @ (((unsigned) &MDCON)*8) + 3;
[; ;pic12f1840.h: 5098: extern volatile __bit MDSLR @ (((unsigned) &MDCON)*8) + 5;
[; ;pic12f1840.h: 5100: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic12f1840.h: 5102: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic12f1840.h: 5104: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic12f1840.h: 5106: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic12f1840.h: 5108: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic12f1840.h: 5110: extern volatile __bit P1BSEL @ (((unsigned) &APFCON)*8) + 1;
[; ;pic12f1840.h: 5112: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic12f1840.h: 5114: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic12f1840.h: 5116: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic12f1840.h: 5118: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic12f1840.h: 5120: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic12f1840.h: 5122: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic12f1840.h: 5124: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic12f1840.h: 5126: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic12f1840.h: 5128: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic12f1840.h: 5130: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic12f1840.h: 5132: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic12f1840.h: 5134: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic12f1840.h: 5136: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic12f1840.h: 5138: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic12f1840.h: 5140: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic12f1840.h: 5142: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic12f1840.h: 5144: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic12f1840.h: 5146: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic12f1840.h: 5148: extern volatile __bit PSS1AC0 @ (((unsigned) &CCP1AS)*8) + 2;
[; ;pic12f1840.h: 5150: extern volatile __bit PSS1AC1 @ (((unsigned) &CCP1AS)*8) + 3;
[; ;pic12f1840.h: 5152: extern volatile __bit PSS1BD0 @ (((unsigned) &CCP1AS)*8) + 0;
[; ;pic12f1840.h: 5154: extern volatile __bit PSS1BD1 @ (((unsigned) &CCP1AS)*8) + 1;
[; ;pic12f1840.h: 5156: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic12f1840.h: 5158: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic12f1840.h: 5160: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic12f1840.h: 5162: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic12f1840.h: 5164: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic12f1840.h: 5166: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic12f1840.h: 5168: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic12f1840.h: 5170: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic12f1840.h: 5172: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic12f1840.h: 5174: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic12f1840.h: 5176: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic12f1840.h: 5178: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic12f1840.h: 5180: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic12f1840.h: 5182: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic12f1840.h: 5184: extern volatile __bit RXDTSEL @ (((unsigned) &APFCON)*8) + 7;
[; ;pic12f1840.h: 5186: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic12f1840.h: 5188: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic12f1840.h: 5190: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic12f1840.h: 5192: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic12f1840.h: 5194: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic12f1840.h: 5196: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic12f1840.h: 5198: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic12f1840.h: 5200: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic12f1840.h: 5202: extern volatile __bit SDO1SEL @ (((unsigned) &APFCON)*8) + 6;
[; ;pic12f1840.h: 5204: extern volatile __bit SDOSEL @ (((unsigned) &APFCON)*8) + 6;
[; ;pic12f1840.h: 5206: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic12f1840.h: 5208: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic12f1840.h: 5210: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic12f1840.h: 5212: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic12f1840.h: 5214: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic12f1840.h: 5216: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic12f1840.h: 5218: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic12f1840.h: 5220: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic12f1840.h: 5222: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic12f1840.h: 5224: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic12f1840.h: 5226: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic12f1840.h: 5228: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic12f1840.h: 5230: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic12f1840.h: 5232: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic12f1840.h: 5234: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic12f1840.h: 5236: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic12f1840.h: 5238: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic12f1840.h: 5240: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic12f1840.h: 5242: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic12f1840.h: 5244: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic12f1840.h: 5246: extern volatile __bit SS1SEL @ (((unsigned) &APFCON)*8) + 5;
[; ;pic12f1840.h: 5248: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic12f1840.h: 5250: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic12f1840.h: 5252: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic12f1840.h: 5254: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic12f1840.h: 5256: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic12f1840.h: 5258: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic12f1840.h: 5260: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic12f1840.h: 5262: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic12f1840.h: 5264: extern volatile __bit SSSEL @ (((unsigned) &APFCON)*8) + 5;
[; ;pic12f1840.h: 5266: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic12f1840.h: 5268: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic12f1840.h: 5270: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic12f1840.h: 5272: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic12f1840.h: 5274: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic12f1840.h: 5276: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic12f1840.h: 5278: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic12f1840.h: 5280: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic12f1840.h: 5282: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic12f1840.h: 5284: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic12f1840.h: 5286: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic12f1840.h: 5288: extern volatile __bit T0XCS @ (((unsigned) &CPSCON0)*8) + 0;
[; ;pic12f1840.h: 5290: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic12f1840.h: 5292: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic12f1840.h: 5294: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic12f1840.h: 5296: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic12f1840.h: 5298: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic12f1840.h: 5300: extern volatile __bit T1GSEL @ (((unsigned) &APFCON)*8) + 3;
[; ;pic12f1840.h: 5302: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic12f1840.h: 5304: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic12f1840.h: 5306: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic12f1840.h: 5308: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic12f1840.h: 5310: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic12f1840.h: 5312: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic12f1840.h: 5314: extern volatile __bit T1OSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic12f1840.h: 5316: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic12f1840.h: 5318: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic12f1840.h: 5320: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic12f1840.h: 5322: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic12f1840.h: 5324: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic12f1840.h: 5326: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic12f1840.h: 5328: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic12f1840.h: 5330: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic12f1840.h: 5332: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic12f1840.h: 5334: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic12f1840.h: 5336: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic12f1840.h: 5338: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic12f1840.h: 5340: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic12f1840.h: 5342: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic12f1840.h: 5344: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic12f1840.h: 5346: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic12f1840.h: 5348: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic12f1840.h: 5350: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic12f1840.h: 5352: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic12f1840.h: 5354: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic12f1840.h: 5356: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic12f1840.h: 5358: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic12f1840.h: 5360: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic12f1840.h: 5362: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic12f1840.h: 5364: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic12f1840.h: 5366: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic12f1840.h: 5368: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic12f1840.h: 5370: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic12f1840.h: 5372: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic12f1840.h: 5374: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic12f1840.h: 5376: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic12f1840.h: 5378: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic12f1840.h: 5380: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic12f1840.h: 5382: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic12f1840.h: 5384: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic12f1840.h: 5386: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic12f1840.h: 5388: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic12f1840.h: 5390: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic12f1840.h: 5392: extern volatile __bit TXCKSEL @ (((unsigned) &APFCON)*8) + 2;
[; ;pic12f1840.h: 5394: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic12f1840.h: 5396: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic12f1840.h: 5398: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic12f1840.h: 5400: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic12f1840.h: 5402: extern volatile __bit VREGPM0 @ (((unsigned) &VREGCON)*8) + 0;
[; ;pic12f1840.h: 5404: extern volatile __bit VREGPM1 @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic12f1840.h: 5406: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic12f1840.h: 5408: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic12f1840.h: 5410: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic12f1840.h: 5412: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic12f1840.h: 5414: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic12f1840.h: 5416: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic12f1840.h: 5418: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic12f1840.h: 5420: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic12f1840.h: 5422: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic12f1840.h: 5424: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic12f1840.h: 5426: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic12f1840.h: 5428: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic12f1840.h: 5430: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic12f1840.h: 5432: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic12f1840.h: 5434: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic12f1840.h: 5436: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic12f1840.h: 5438: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic12f1840.h: 5440: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic12f1840.h: 5442: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic12f1840.h: 5444: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic12f1840.h: 5446: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic12f1840.h: 5448: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic12f1840.h: 5450: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic12f1840.h: 5452: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic12f1840.h: 5454: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic12f1840.h: 5456: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 77: extern unsigned int flash_read(unsigned short addr);
[; ;eeprom_routines.h: 114: extern void eeprom_write(unsigned char addr, unsigned char value);
[; ;eeprom_routines.h: 115: extern unsigned char eeprom_read(unsigned char addr);
[; ;eeprom_routines.h: 116: extern void eecpymem(volatile unsigned char *to, __eeprom unsigned char *from, unsigned char size);
[; ;eeprom_routines.h: 117: extern void memcpyee(__eeprom unsigned char *to, const unsigned char *from, unsigned char size);
[; ;pic.h: 152: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 154: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 157: extern __nonreentrant void _delay3(unsigned char);
[; ;pic.h: 192: extern unsigned char __resetbits;
[; ;pic.h: 193: extern __bit __powerdown;
[; ;pic.h: 194: extern __bit __timeout;
[; ;pin_manager.h: 139: void PIN_MANAGER_Initialize (void);
[; ;pin_manager.h: 151: void PIN_MANAGER_IOC(void);
[; ;pin_manager.h: 164: void IOCAF5_ISR(void);
[; ;pin_manager.h: 187: void IOCAF5_SetInterruptHandler(void* InterruptHandler);
[; ;pin_manager.h: 211: extern void (*IOCAF5_InterruptHandler)(void);
[; ;pin_manager.h: 235: void IOCAF5_DefaultInterruptHandler(void);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;interrupt_manager.h: 69: void interrupt INTERRUPT_InterruptManager(void);
[; ;tmr2.h: 102: void TMR2_Initialize(void);
[; ;tmr2.h: 131: void TMR2_StartTimer(void);
[; ;tmr2.h: 163: void TMR2_StopTimer(void);
[; ;tmr2.h: 198: uint8_t TMR2_ReadTimer(void);
[; ;tmr2.h: 237: void TMR2_WriteTimer(uint8_t timerVal);
[; ;tmr2.h: 289: void TMR2_LoadPeriodRegister(uint8_t periodVal);
[; ;tmr2.h: 324: bool TMR2_HasOverflowOccured(void);
[; ;tmr1.h: 100: void TMR1_Initialize(void);
[; ;tmr1.h: 129: void TMR1_StartTimer(void);
[; ;tmr1.h: 161: void TMR1_StopTimer(void);
[; ;tmr1.h: 196: uint16_t TMR1_ReadTimer(void);
[; ;tmr1.h: 235: void TMR1_WriteTimer(uint16_t timerVal);
[; ;tmr1.h: 271: void TMR1_Reload(void);
[; ;tmr1.h: 310: void TMR1_StartSinglePulseAcquisition(void);
[; ;tmr1.h: 349: uint8_t TMR1_CheckGateValueStatus(void);
[; ;tmr1.h: 367: void TMR1_ISR(void);
[; ;tmr1.h: 384: void TMR1_CallBack(void);
[; ;tmr1.h: 402: void TMR1_SetInterruptHandler(void *InterruptHandler);
[; ;tmr1.h: 420: extern void (*TMR1_InterruptHandler)(void);
[; ;tmr1.h: 438: void TMR1_DefaultInterruptHandler(void);
[; ;epwm.h: 55: void EPWM_Initialize(void);
[; ;epwm.h: 81: void EPWM_LoadDutyValue(uint16_t dutyValue);
[; ;eusart.h: 54: void EUSART_Initialize(void);
[; ;eusart.h: 74: uint8_t EUSART_Read(void);
[; ;eusart.h: 94: void EUSART_Write(uint8_t txData);
[; ;tmr0.h: 97: void TMR0_Initialize(void);
[; ;tmr0.h: 130: uint8_t TMR0_ReadTimer(void);
[; ;tmr0.h: 169: void TMR0_WriteTimer(uint8_t timerVal);
[; ;tmr0.h: 205: void TMR0_Reload(void);
[; ;tmr0.h: 220: void TMR0_ISR(void);
[; ;tmr0.h: 239: void TMR0_SetInterruptHandler(void *InterruptHandler);
[; ;tmr0.h: 257: extern void (*TMR0_InterruptHandler)(void);
[; ;tmr0.h: 275: void TMR0_DefaultInterruptHandler(void);
[; ;dsm.h: 51: void DSM_Initialize(void);
[; ;dsm.h: 76: void DSM_ManualModulationSet (void);
[; ;dsm.h: 101: void DSM_ManualModulationClear (void);
[; ;dsm.h: 125: void DSM_ManualModulationToggle (void);
[; ;dsm.h: 150: void DSM_ModulationStart (void);
[; ;dsm.h: 177: void DSM_ModulationStop (void);
[; ;dsm.h: 203: void DSM_ModulatorOutputEnable (void);
[; ;dsm.h: 231: void DSM_ModulatorOutputDisable (void);
[; ;mcc.h: 74: void SYSTEM_Initialize(void);
[; ;mcc.h: 87: void OSCILLATOR_Initialize(void);
[; ;mcc.h: 100: void WDT_Initialize(void);
[; ;Software_UART.h: 10: void InitSoftUART(void);
[; ;Software_UART.h: 11: unsigned char UART_Receive(void);
[; ;Software_UART.h: 12: void UART_Transmit(const char);
[; ;main.c: 12: typedef enum
[; ;main.c: 13: {
[; ;main.c: 14: SOFTUART_IDLE,
[; ;main.c: 15: SOFTUART_START,
[; ;main.c: 16: SOFTUART_DATA,
[; ;main.c: 17: SOFTUART_STOP,
[; ;main.c: 19: } Soft_UART_Status;
[; ;main.c: 21: typedef struct
[; ;main.c: 22: {
[; ;main.c: 23: uint8_t data;
[; ;main.c: 24: uint8_t bitIndex;
[; ;main.c: 25: bool dataReady;
[; ;main.c: 27: } SoftUART_OBJECT;
"29 main.c
[v _softUart `VE2211 ~T0 @X0 1 s ]
[i _softUart
. `E2211 0
]
[; ;main.c: 29: static volatile Soft_UART_Status softUart = SOFTUART_IDLE;
"30
[v _object `VS262 ~T0 @X0 1 s ]
[; ;main.c: 30: static volatile SoftUART_OBJECT object;
"33
[v _dimmLevel `Vui ~T0 @X0 1 e ]
[i _dimmLevel
-> -> 1500 `i `ui
]
[; ;main.c: 33: volatile uint16_t dimmLevel = 1500;
"34
[v _outputStatus `Vuc ~T0 @X0 1 e ]
[i _outputStatus
-> -> 0 `i `uc
]
[; ;main.c: 34: volatile uint8_t outputStatus = 0;
"37
[v _TMR1_Routine `(v ~T0 @X0 1 ef ]
"38
{
[; ;main.c: 37: void TMR1_Routine(void)
[; ;main.c: 38: {
[e :U _TMR1_Routine ]
[f ]
[; ;main.c: 40: if(outputStatus)
"40
[e $ ! != -> _outputStatus `i -> -> -> 0 `i `Vuc `i 264  ]
[; ;main.c: 41: {
"41
{
[; ;main.c: 43: TMR1_WriteTimer(65535 - (4000 - dimmLevel));
"43
[e ( _TMR1_WriteTimer (1 -> - -> 65535 `l -> - -> -> 4000 `i `ui _dimmLevel `l `ui ]
[; ;main.c: 45: outputStatus = 0;
"45
[e = _outputStatus -> -> 0 `i `uc ]
[; ;main.c: 46: do { LATAbits.LATA4 = 0; } while(0);
"46
[e :U 267 ]
{
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
}
[e :U 266 ]
"47
}
[; ;main.c: 47: }
[e $U 268  ]
"48
[e :U 264 ]
[; ;main.c: 48: else
[; ;main.c: 49: {
"49
{
[; ;main.c: 50: outputStatus = 1;
"50
[e = _outputStatus -> -> 1 `i `uc ]
[; ;main.c: 51: if(dimmLevel == 0)
"51
[e $ ! == _dimmLevel -> -> 0 `i `ui 269  ]
[; ;main.c: 52: {
"52
{
[; ;main.c: 53: TMR1_WriteTimer(65535 - dimmLevel);
"53
[e ( _TMR1_WriteTimer (1 -> - -> 65535 `l -> _dimmLevel `l `ui ]
[; ;main.c: 54: do { LATAbits.LATA4 = 0; } while(0);
"54
[e :U 272 ]
{
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
}
[e :U 271 ]
"55
}
[; ;main.c: 55: }
[e $U 273  ]
"56
[e :U 269 ]
[; ;main.c: 56: else
[; ;main.c: 57: {
"57
{
[; ;main.c: 58: TMR1_WriteTimer(65535 - dimmLevel);
"58
[e ( _TMR1_WriteTimer (1 -> - -> 65535 `l -> _dimmLevel `l `ui ]
[; ;main.c: 59: do { LATAbits.LATA4 = 1; } while(0);
"59
[e :U 276 ]
{
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
}
[e :U 275 ]
"60
}
[e :U 273 ]
"61
}
[e :U 268 ]
[; ;main.c: 60: }
[; ;main.c: 61: }
[; ;main.c: 62: }
"62
[e :UE 263 ]
}
[; ;main.c: 64: bool getSoftRX();
[; ;main.c: 65: bool softUartReady();
[; ;main.c: 66: uint8_t softUartRead();
[; ;main.c: 67: void initSoftUart();
"71
[v _TMR0_CustomISR `(v ~T0 @X0 1 ef ]
"72
{
[; ;main.c: 71: void TMR0_CustomISR(void)
[; ;main.c: 72: {
[e :U _TMR0_CustomISR ]
[f ]
[; ;main.c: 74: if(softUart == SOFTUART_IDLE)
"74
[e $ ! == -> _softUart `i -> . `E2211 0 `i 278  ]
[; ;main.c: 75: {
"75
{
[; ;main.c: 77: if(!getSoftRX())
"77
[e $ ! ! != -> ( _getSoftRX ..  `i -> -> -> 0 `i `uc `i 279  ]
[; ;main.c: 78: {
"78
{
[; ;main.c: 81: softUart = SOFTUART_START;
"81
[e = _softUart . `E2211 1 ]
[; ;main.c: 83: object.bitIndex = 0;
"83
[e = . _object 1 -> -> 0 `i `uc ]
[; ;main.c: 84: object.dataReady = 0;
"84
[e = . _object 2 -> -> 0 `i `uc ]
[; ;main.c: 85: object.data = 0;
"85
[e = . _object 0 -> -> 0 `i `uc ]
[; ;main.c: 88: softUart = SOFTUART_DATA;
"88
[e = _softUart . `E2211 2 ]
"89
}
[e :U 279 ]
"90
}
[; ;main.c: 89: }
[; ;main.c: 90: }
[e $U 280  ]
"91
[e :U 278 ]
[; ;main.c: 91: else if(softUart == SOFTUART_DATA)
[e $ ! == -> _softUart `i -> . `E2211 2 `i 281  ]
[; ;main.c: 92: {
"92
{
[; ;main.c: 93: if(getSoftRX())
"93
[e $ ! != -> ( _getSoftRX ..  `i -> -> -> 0 `i `uc `i 282  ]
[; ;main.c: 94: object.data += 1 << object.bitIndex;
"94
[e =+ . _object 0 -> << -> 1 `i . _object 1 `uc ]
[e :U 282 ]
[; ;main.c: 95: object.bitIndex++;
"95
[e ++ . _object 1 -> -> 1 `i `uc ]
[; ;main.c: 97: if(object.bitIndex > 7)
"97
[e $ ! > -> . _object 1 `i -> 7 `i 283  ]
[; ;main.c: 98: softUart = SOFTUART_STOP;
"98
[e = _softUart . `E2211 3 ]
[e :U 283 ]
"99
}
[; ;main.c: 99: }
[e $U 284  ]
"100
[e :U 281 ]
[; ;main.c: 100: else if(softUart == SOFTUART_STOP)
[e $ ! == -> _softUart `i -> . `E2211 3 `i 285  ]
[; ;main.c: 101: {
"101
{
[; ;main.c: 102: if(getSoftRX())
"102
[e $ ! != -> ( _getSoftRX ..  `i -> -> -> 0 `i `uc `i 286  ]
[; ;main.c: 103: {
"103
{
[; ;main.c: 104: object.dataReady = 1;
"104
[e = . _object 2 -> -> 1 `i `uc ]
[; ;main.c: 105: softUart = SOFTUART_IDLE;
"105
[e = _softUart . `E2211 0 ]
"106
}
[; ;main.c: 106: }
[e $U 287  ]
"107
[e :U 286 ]
[; ;main.c: 107: else
[; ;main.c: 108: {
"108
{
[; ;main.c: 109: object.dataReady = 0;
"109
[e = . _object 2 -> -> 0 `i `uc ]
[; ;main.c: 110: softUart = SOFTUART_IDLE;
"110
[e = _softUart . `E2211 0 ]
"111
}
[e :U 287 ]
"112
}
[e :U 285 ]
"113
[e :U 284 ]
[e :U 280 ]
[; ;main.c: 111: }
[; ;main.c: 112: }
[; ;main.c: 113: }
[e :UE 277 ]
}
"116
[v _initSoftUart `(v ~T0 @X0 1 ef ]
"117
{
[; ;main.c: 116: void initSoftUart()
[; ;main.c: 117: {
[e :U _initSoftUart ]
[f ]
[; ;main.c: 118: object.bitIndex = 0;
"118
[e = . _object 1 -> -> 0 `i `uc ]
[; ;main.c: 119: object.data = 0;
"119
[e = . _object 0 -> -> 0 `i `uc ]
[; ;main.c: 120: object.dataReady = 0;
"120
[e = . _object 2 -> -> 0 `i `uc ]
[; ;main.c: 121: TMR0_SetInterruptHandler(TMR0_CustomISR);
"121
[e ( _TMR0_SetInterruptHandler (1 -> &U _TMR0_CustomISR `*v ]
[; ;main.c: 122: }
"122
[e :UE 288 ]
}
"124
[v _getSoftRX `(uc ~T0 @X0 1 ef ]
"125
{
[; ;main.c: 124: bool getSoftRX()
[; ;main.c: 125: {
[e :U _getSoftRX ]
[f ]
[; ;main.c: 126: if(PORTAbits.RA5)
"126
[e $ ! != -> . . _PORTAbits 0 5 `i -> -> -> 0 `i `Vuc `i 290  ]
[; ;main.c: 127: return 1;
"127
[e ) -> -> 1 `i `uc ]
[e $UE 289  ]
[e $U 291  ]
"128
[e :U 290 ]
[; ;main.c: 128: else
[; ;main.c: 129: return 0;
"129
[e ) -> -> 0 `i `uc ]
[e $UE 289  ]
[e :U 291 ]
[; ;main.c: 130: }
"130
[e :UE 289 ]
}
"132
[v _softUartReady `(uc ~T0 @X0 1 ef ]
"133
{
[; ;main.c: 132: bool softUartReady()
[; ;main.c: 133: {
[e :U _softUartReady ]
[f ]
[; ;main.c: 134: return object.dataReady;
"134
[e ) . _object 2 ]
[e $UE 292  ]
[; ;main.c: 135: }
"135
[e :UE 292 ]
}
"137
[v _softUartRead `(uc ~T0 @X0 1 ef ]
"138
{
[; ;main.c: 137: uint8_t softUartRead()
[; ;main.c: 138: {
[e :U _softUartRead ]
[f ]
[; ;main.c: 139: object.dataReady = 0;
"139
[e = . _object 2 -> -> 0 `i `uc ]
[; ;main.c: 140: return object.data;
"140
[e ) . _object 0 ]
[e $UE 293  ]
[; ;main.c: 141: }
"141
[e :UE 293 ]
}
"146
[v _main `(v ~T0 @X0 1 ef ]
"147
{
[; ;main.c: 146: void main(void)
[; ;main.c: 147: {
[e :U _main ]
[f ]
[; ;main.c: 149: SYSTEM_Initialize();
"149
[e ( _SYSTEM_Initialize ..  ]
[; ;main.c: 155: (INTCONbits.GIE = 1);
"155
[e = . . _INTCONbits 0 7 -> -> 1 `i `uc ]
[; ;main.c: 158: (INTCONbits.PEIE = 1);
"158
[e = . . _INTCONbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 159: do { LATAbits.LATA4 = 1; } while(0);
"159
[e :U 297 ]
{
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
}
[e :U 296 ]
[; ;main.c: 161: TMR1_SetInterruptHandler(TMR1_Routine);
"161
[e ( _TMR1_SetInterruptHandler (1 -> &U _TMR1_Routine `*v ]
[; ;main.c: 163: initSoftUart();
"163
[e ( _initSoftUart ..  ]
[; ;main.c: 165: while (1)
"165
[e :U 299 ]
[; ;main.c: 166: {
"166
{
[; ;main.c: 167: if(softUartReady())
"167
[e $ ! != -> ( _softUartReady ..  `i -> -> -> 0 `i `uc `i 301  ]
[; ;main.c: 168: {
"168
{
"169
[v _nCommand `uc ~T0 @X0 1 a ]
[; ;main.c: 169: uint8_t nCommand = softUartRead();
[e = _nCommand ( _softUartRead ..  ]
[; ;main.c: 170: if(nCommand >= '0' && nCommand <= '9')
"170
[e $ ! && >= -> _nCommand `ui -> 48 `ui <= -> _nCommand `ui -> 57 `ui 302  ]
[; ;main.c: 171: dimmLevel = (nCommand - 0x30) * 400;
"171
[e = _dimmLevel -> * - -> _nCommand `i -> 48 `i -> 400 `i `ui ]
[e :U 302 ]
[; ;main.c: 173: DSM_ModulationStart();
"173
[e ( _DSM_ModulationStart ..  ]
[; ;main.c: 174: EUSART_Write(nCommand);
"174
[e ( _EUSART_Write (1 _nCommand ]
"179
}
[e :U 301 ]
"180
}
[e :U 298 ]
"165
[e $U 299  ]
[e :U 300 ]
[; ;main.c: 179: }
[; ;main.c: 180: }
[; ;main.c: 181: }
"181
[e :UE 294 ]
}
