Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov 16 20:42:00 2021
| Host         : matthew-Aspire-A515-54 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
| Design       : GPIO_demo
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 186
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 96         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 48         |
| TIMING-18 | Warning          | Missing input or output delay | 18         |
| TIMING-20 | Warning          | Non-clocked latch             | 24         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[0]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[0]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[0]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[0]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[10]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[10]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[10]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[10]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[11]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[11]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[11]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[11]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[1]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[1]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[1]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[1]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[2]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[2]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[2]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[2]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[3]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[3]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[3]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[3]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[4]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[4]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[4]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[4]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[5]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[5]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[5]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[5]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[6]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[6]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[6]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[6]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[7]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[7]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[7]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[7]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[8]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[8]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[8]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[8]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[9]__0/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[9]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[9]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[9]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[0]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[0]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[0]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[10]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[10]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[10]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[11]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[11]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[11]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[1]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[1]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[1]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[2]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[2]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[2]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[3]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[3]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[3]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[4]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[4]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[4]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[5]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[5]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[5]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[6]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[6]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[6]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[7]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[7]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[7]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[8]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[8]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[8]__2_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[9]__1/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[9]__2_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[9]__2_P/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[0]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[0]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[0]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[0]__2_C/CLR
Inst_vga_ctrl/mBALL_X_POS_REG_reg[0]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[10]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[10]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[10]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[10]__2_C/CLR
Inst_vga_ctrl/mBALL_X_POS_REG_reg[10]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[11]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[11]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[11]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[11]__2_C/CLR
Inst_vga_ctrl/mBALL_X_POS_REG_reg[11]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[1]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[1]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[1]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[1]__2_C/CLR
Inst_vga_ctrl/mBALL_X_POS_REG_reg[1]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[2]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[2]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[2]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[2]__2_C/CLR
Inst_vga_ctrl/mBALL_X_POS_REG_reg[2]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[3]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[3]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[3]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[3]__2_C/CLR
Inst_vga_ctrl/mBALL_X_POS_REG_reg[3]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[4]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[4]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[4]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[4]__2_C/CLR
Inst_vga_ctrl/mBALL_X_POS_REG_reg[4]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[5]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[5]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[5]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[5]__2_C/CLR
Inst_vga_ctrl/mBALL_X_POS_REG_reg[5]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[6]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[6]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[6]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[6]__2_C/CLR
Inst_vga_ctrl/mBALL_X_POS_REG_reg[6]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[7]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[7]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[7]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[7]__2_C/CLR
Inst_vga_ctrl/mBALL_X_POS_REG_reg[7]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[8]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[8]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[8]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[8]__2_C/CLR
Inst_vga_ctrl/mBALL_X_POS_REG_reg[8]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[9]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[9]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_X_POS_REG_reg[9]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_X_POS_REG_reg[9]__2_C/CLR
Inst_vga_ctrl/mBALL_X_POS_REG_reg[9]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[0]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[0]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[0]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[0]__2_C/CLR
Inst_vga_ctrl/mBALL_Y_POS_REG_reg[0]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[10]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[10]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[10]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[10]__2_C/CLR
Inst_vga_ctrl/mBALL_Y_POS_REG_reg[10]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[11]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[11]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[11]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[11]__2_C/CLR
Inst_vga_ctrl/mBALL_Y_POS_REG_reg[11]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[1]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[1]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[1]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[1]__2_C/CLR
Inst_vga_ctrl/mBALL_Y_POS_REG_reg[1]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[2]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[2]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[2]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[2]__2_C/CLR
Inst_vga_ctrl/mBALL_Y_POS_REG_reg[2]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[3]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[3]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[3]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[3]__2_C/CLR
Inst_vga_ctrl/mBALL_Y_POS_REG_reg[3]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[4]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[4]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[4]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[4]__2_C/CLR
Inst_vga_ctrl/mBALL_Y_POS_REG_reg[4]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[5]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[5]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[5]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[5]__2_C/CLR
Inst_vga_ctrl/mBALL_Y_POS_REG_reg[5]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[6]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[6]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[6]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[6]__2_C/CLR
Inst_vga_ctrl/mBALL_Y_POS_REG_reg[6]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[7]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[7]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[7]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[7]__2_C/CLR
Inst_vga_ctrl/mBALL_Y_POS_REG_reg[7]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[8]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[8]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[8]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[8]__2_C/CLR
Inst_vga_ctrl/mBALL_Y_POS_REG_reg[8]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[9]__2_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[9]__2_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell Inst_vga_ctrl/mBALL_Y_POS_REG_reg[9]__2_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Inst_vga_ctrl/mBALL_Y_POS_REG_reg[9]__2_C/CLR
Inst_vga_ctrl/mBALL_Y_POS_REG_reg[9]__2_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTN[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTN[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BTN[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on BTN[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on BTN[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on SSEG_AN[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on SSEG_AN[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on SSEG_AN[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on SSEG_AN[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on UART_TXD relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_X_POS_REG_reg[0]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[0]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_X_POS_REG_reg[10]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[10]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_X_POS_REG_reg[11]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[11]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_X_POS_REG_reg[1]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[1]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_X_POS_REG_reg[2]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[2]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_X_POS_REG_reg[3]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[3]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_X_POS_REG_reg[4]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[4]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_X_POS_REG_reg[5]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[5]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_X_POS_REG_reg[6]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[6]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_X_POS_REG_reg[7]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[7]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_X_POS_REG_reg[8]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[8]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_X_POS_REG_reg[9]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_X_POS_REG_reg[9]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_Y_POS_REG_reg[0]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[0]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_Y_POS_REG_reg[10]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[10]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_Y_POS_REG_reg[11]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[11]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_Y_POS_REG_reg[1]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[1]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_Y_POS_REG_reg[2]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[2]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_Y_POS_REG_reg[3]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[3]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_Y_POS_REG_reg[4]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[4]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_Y_POS_REG_reg[5]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[5]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_Y_POS_REG_reg[6]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[6]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_Y_POS_REG_reg[7]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[7]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_Y_POS_REG_reg[8]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[8]__2_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch Inst_vga_ctrl/mBALL_Y_POS_REG_reg[9]__2_LDC cannot be properly analyzed as its control pin Inst_vga_ctrl/mBALL_Y_POS_REG_reg[9]__2_LDC/G is not reached by a timing clock
Related violations: <none>


