#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562213883320 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x5622138a4890_0 .var "out", 0 0;
v0x5622138a4970_0 .var "reset", 0 0;
v0x5622138a4a80_0 .var "set", 0 0;
RS_0x7f8ad1c1b0d8 .resolv tri, L_0x5622138a50d0, L_0x5622138a5190, L_0x5622138a52e0;
v0x5622138a4b70_0 .net8 "w_dot_out", 0 0, RS_0x7f8ad1c1b0d8;  3 drivers, strength-aware
RS_0x7f8ad1c1b138 .resolv tri, L_0x5622138a4d00, L_0x5622138a4e00, L_0x5622138a4f20;
v0x5622138a4c10_0 .net8 "w_out", 0 0, RS_0x7f8ad1c1b138;  3 drivers, strength-aware
E_0x56221387b260 .event posedge, v0x5622138a4170_0, v0x5622138a38e0_0;
S_0x5622138834a0 .scope module, "s1" "SR_latch" 2 14, 3 1 0, S_0x562213883320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 1 "R"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /OUTPUT 1 "Q_dot"
v0x5622138a44f0_0 .net8 "Q", 0 0, RS_0x7f8ad1c1b138;  alias, 3 drivers, strength-aware
v0x5622138a45e0_0 .net8 "Q_dot", 0 0, RS_0x7f8ad1c1b0d8;  alias, 3 drivers, strength-aware
v0x5622138a46f0_0 .net "R", 0 0, v0x5622138a4970_0;  1 drivers
v0x5622138a4790_0 .net "S", 0 0, v0x5622138a4a80_0;  1 drivers
S_0x562213883670 .scope module, "n1" "Nand" 3 12, 4 1 0, S_0x5622138834a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_1"
    .port_info 1 /INPUT 1 "input_2"
    .port_info 2 /OUTPUT 1 "out"
L_0x7f8ad1bd2018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562213881a40 .functor NMOS 1, L_0x7f8ad1bd2018, RS_0x7f8ad1c1b0d8, C4<0>, C4<0>;
L_0x5622138a4d00 .functor NMOS 1, L_0x562213881a40, v0x5622138a4a80_0, C4<0>, C4<0>;
L_0x7f8ad1bd2060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5622138a4e00 .functor PMOS 1, L_0x7f8ad1bd2060, v0x5622138a4a80_0, C4<0>, C4<0>;
L_0x7f8ad1bd20a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5622138a4f20 .functor PMOS 1, L_0x7f8ad1bd20a8, RS_0x7f8ad1c1b0d8, C4<0>, C4<0>;
v0x562213883890_0 .net/2s *"_s0", 0 0, L_0x7f8ad1bd2018;  1 drivers
v0x5622138a3710_0 .net/2s *"_s2", 0 0, L_0x7f8ad1bd2060;  1 drivers
v0x5622138a37f0_0 .net/2s *"_s4", 0 0, L_0x7f8ad1bd20a8;  1 drivers
v0x5622138a38e0_0 .net "input_1", 0 0, v0x5622138a4a80_0;  alias, 1 drivers
v0x5622138a39a0_0 .net8 "input_2", 0 0, RS_0x7f8ad1c1b0d8;  alias, 3 drivers, strength-aware
v0x5622138a3ab0_0 .net8 "intermediary", 0 0, L_0x562213881a40;  1 drivers, strength-aware
v0x5622138a3b70_0 .net8 "out", 0 0, RS_0x7f8ad1c1b138;  alias, 3 drivers, strength-aware
S_0x5622138a3cb0 .scope module, "n2" "Nand" 3 13, 4 1 0, S_0x5622138834a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_1"
    .port_info 1 /INPUT 1 "input_2"
    .port_info 2 /OUTPUT 1 "out"
L_0x7f8ad1bd20f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5622138a5010 .functor NMOS 1, L_0x7f8ad1bd20f0, RS_0x7f8ad1c1b138, C4<0>, C4<0>;
L_0x5622138a50d0 .functor NMOS 1, L_0x5622138a5010, v0x5622138a4970_0, C4<0>, C4<0>;
L_0x7f8ad1bd2138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5622138a5190 .functor PMOS 1, L_0x7f8ad1bd2138, v0x5622138a4970_0, C4<0>, C4<0>;
L_0x7f8ad1bd2180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5622138a52e0 .functor PMOS 1, L_0x7f8ad1bd2180, RS_0x7f8ad1c1b138, C4<0>, C4<0>;
v0x5622138a3ed0_0 .net/2s *"_s0", 0 0, L_0x7f8ad1bd20f0;  1 drivers
v0x5622138a3fd0_0 .net/2s *"_s2", 0 0, L_0x7f8ad1bd2138;  1 drivers
v0x5622138a40b0_0 .net/2s *"_s4", 0 0, L_0x7f8ad1bd2180;  1 drivers
v0x5622138a4170_0 .net "input_1", 0 0, v0x5622138a4970_0;  alias, 1 drivers
v0x5622138a4230_0 .net8 "input_2", 0 0, RS_0x7f8ad1c1b138;  alias, 3 drivers, strength-aware
v0x5622138a4320_0 .net8 "intermediary", 0 0, L_0x5622138a5010;  1 drivers, strength-aware
v0x5622138a43c0_0 .net8 "out", 0 0, RS_0x7f8ad1c1b0d8;  alias, 3 drivers, strength-aware
    .scope S_0x562213883320;
T_0 ;
    %delay 100, 0;
    %vpi_call 2 3 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x562213883320;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622138a4a80_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x562213883320;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5622138a4970_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x562213883320;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5622138a4890_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x562213883320;
T_4 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622138a4970_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5622138a4a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622138a4a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5622138a4970_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622138a4970_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562213883320;
T_5 ;
    %wait E_0x56221387b260;
    %load/vec4 v0x5622138a4c10_0;
    %cassign/vec4 v0x5622138a4890_0;
    %cassign/link v0x5622138a4890_0, v0x5622138a4c10_0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562213883320;
T_6 ;
    %vpi_call 2 31 "$dumpfile", "sr_latch.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562213883320 {0 0 0};
    %vpi_call 2 33 "$monitor", "At time %t, set = (%0d), reset = (%0d), output = (%0d)", $time, v0x5622138a4a80_0, v0x5622138a4970_0, v0x5622138a4890_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sr_latch_tb.v";
    "sr_latch.v";
    "../nand/nand.v";
