Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: main_array.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_array.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_array"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : main_array
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/half_band_filter.v" in library work
Compiling verilog file "ipcore_dir/cic_compiler_v2_0.v" in library work
Module <half_band_filter> compiled
Compiling verilog file "main_array.v" in library work
Module <cic_compiler_v2_0> compiled
Module <main_array> compiled
No errors in compilation
Analysis of file <"main_array.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main_array> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main_array>.
WARNING:Xst:2211 - "ipcore_dir/cic_compiler_v2_0.v" line 39: Instantiating black box module <cic_compiler_v2_0>.
WARNING:Xst:2211 - "ipcore_dir/half_band_filter.v" line 40: Instantiating black box module <half_band_filter>.
Module <main_array> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <cic_filter> in unit <main_array>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <cic_filter> in unit <main_array>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <hb_filter> in unit <main_array>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <hb_filter> in unit <main_array>.
    Set property "SYN_NOPRUNE = 1" for unit <cic_compiler_v2_0>.
    Set property "SYN_NOPRUNE = 1" for unit <half_band_filter>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <main_array>.
    Related source file is "main_array.v".
WARNING:Xst:653 - Signal <mic_datum<0>> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:1780 - Signal <cic_rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cic_rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <mic_clk>.
    Found 9-bit up counter for signal <clk_divider>.
    Found 1-bit register for signal <mic_datum<1>>.
    Found 9-bit adder for signal <old_clk_divider_1$add0000> created at line 50.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <main_array> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 9-bit adder                                           : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 2
 1-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/cic_compiler_v2_0.ngc>.
Reading core <ipcore_dir/half_band_filter.ngc>.
Loading core <cic_compiler_v2_0> for timing and area information for instance <cic_filter>.
Loading core <half_band_filter> for timing and area information for instance <hb_filter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 9-bit adder                                           : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main_array> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_array, actual ratio is 12.
INFO:Xst:2260 - The FF/Latch <blk000003ef> in Unit <blk00000003> is equivalent to the following 2 FFs/Latches : <blk00000571> <blk00000572> 
INFO:Xst:2260 - The FF/Latch <blk00000213> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000570> 
INFO:Xst:2260 - The FF/Latch <blk000003ef> in Unit <blk00000003> is equivalent to the following 2 FFs/Latches : <blk00000571> <blk00000572> 
INFO:Xst:2260 - The FF/Latch <blk00000213> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000570> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main_array.ngr
Top Level Output File Name         : main_array
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 1492
#      GND                         : 8
#      INV                         : 11
#      LUT1                        : 90
#      LUT2                        : 226
#      LUT2_L                      : 3
#      LUT3                        : 243
#      LUT4                        : 138
#      MUXCY                       : 48
#      MUXCY_D                     : 13
#      MUXCY_L                     : 340
#      VCC                         : 3
#      XORCY                       : 369
# FlipFlops/Latches                : 991
#      FD                          : 219
#      FDE                         : 209
#      FDR                         : 12
#      FDRE                        : 183
#      FDRSE                       : 362
#      FDS                         : 1
#      FDSE                        : 5
# RAMS                             : 22
#      RAM16X1D                    : 22
# Shift Registers                  : 170
#      SRL16                       : 71
#      SRL16E                      : 99
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      589  out of   4656    12%  
 Number of Slice Flip Flops:            991  out of   9312    10%  
 Number of 4 input LUTs:                925  out of   9312     9%  
    Number used as logic:               711
    Number used as Shift registers:     170
    Number used as RAMs:                 44
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    232     1%  
 Number of MULT18X18SIOs:                 4  out of     20    20%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mic_clk_OBUF1                      | BUFG                   | 1177  |
clk                                | BUFGP                  | 10    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.529ns (Maximum Frequency: 132.820MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mic_clk_OBUF1'
  Clock period: 6.651ns (frequency: 150.345MHz)
  Total number of paths / destination ports: 21256 / 1750
-------------------------------------------------------------------------
Delay:               6.651ns (Levels of Logic = 37)
  Source:            hb_filter/blk00000003/blk00000213 (FF)
  Destination:       hb_filter/blk00000003/blk000002f9 (FF)
  Source Clock:      mic_clk_OBUF1 rising
  Destination Clock: mic_clk_OBUF1 rising

  Data Path: hb_filter/blk00000003/blk00000213 to hb_filter/blk00000003/blk000002f9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            61   0.591   1.350  blk00000213 (sig000002c8)
     LUT2:I1->O            0   0.704   0.000  blk000004e0 (sig0000047d)
     MUXCY_L:DI->LO        1   0.888   0.000  blk000002f7 (sig00000476)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002f5 (sig00000472)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002f3 (sig0000046e)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002f1 (sig0000046a)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002ef (sig00000466)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002ed (sig00000462)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002eb (sig0000045e)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002e9 (sig0000045a)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002e7 (sig00000456)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002e5 (sig00000452)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002e3 (sig0000044e)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002e1 (sig0000044a)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002df (sig00000446)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002dd (sig00000442)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002db (sig0000043e)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002d9 (sig0000043a)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002d7 (sig00000436)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002d5 (sig00000432)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002d3 (sig0000042e)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002d1 (sig0000042a)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002cf (sig00000426)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002cd (sig00000422)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002cb (sig0000041e)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002c9 (sig0000041a)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002c7 (sig00000416)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002c5 (sig00000412)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002c3 (sig0000040e)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002c1 (sig0000040a)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002bf (sig00000406)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002bd (sig00000402)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002bb (sig000003fe)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002b9 (sig000003fa)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002b7 (sig000003f6)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002b5 (sig000003f2)
     MUXCY_L:CI->LO        1   0.059   0.000  blk000002b3 (sig000003ed)
     XORCY:CI->O           1   0.804   0.000  blk000002b0 (sig000003ef)
     FDRSE:D                   0.308          blk000002f9
    ----------------------------------------
    Total                      6.651ns (5.301ns logic, 1.350ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.529ns (frequency: 132.820MHz)
  Total number of paths / destination ports: 496 / 20
-------------------------------------------------------------------------
Delay:               7.529ns (Levels of Logic = 10)
  Source:            clk_divider_1 (FF)
  Destination:       clk_divider_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_divider_1 to clk_divider_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  clk_divider_1 (clk_divider_1)
     LUT1:I0->O            1   0.704   0.000  Madd_old_clk_divider_1_add0000_cy<1>_rt (Madd_old_clk_divider_1_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_old_clk_divider_1_add0000_cy<1> (Madd_old_clk_divider_1_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_clk_divider_1_add0000_cy<2> (Madd_old_clk_divider_1_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_clk_divider_1_add0000_cy<3> (Madd_old_clk_divider_1_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_clk_divider_1_add0000_cy<4> (Madd_old_clk_divider_1_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_clk_divider_1_add0000_cy<5> (Madd_old_clk_divider_1_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_clk_divider_1_add0000_cy<6> (Madd_old_clk_divider_1_add0000_cy<6>)
     XORCY:CI->O           1   0.804   0.424  Madd_old_clk_divider_1_add0000_xor<7> (old_clk_divider_1_add0000<7>)
     LUT4:I3->O            1   0.704   0.424  clk_divider_cmp_eq000034_SW0 (N01)
     LUT4:I3->O           10   0.704   0.882  clk_divider_cmp_eq000034 (clk_divider_cmp_eq0000)
     FDR:R                     0.911          clk_divider_0
    ----------------------------------------
    Total                      7.529ns (5.177ns logic, 2.352ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mic_clk_OBUF1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            mic_data (PAD)
  Destination:       mic_datum_1 (FF)
  Destination Clock: mic_clk_OBUF1 rising

  Data Path: mic_data to mic_datum_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  mic_data_IBUF (mic_data_IBUF)
     FD:D                      0.308          mic_datum_1
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            mic_clk (FF)
  Destination:       mic_clk (PAD)
  Source Clock:      clk rising

  Data Path: mic_clk to mic_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  mic_clk (mic_clk_OBUF1)
     OBUF:I->O                 3.272          mic_clk_OBUF (mic_clk)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to cic_filter.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to cic_filter.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to hb_filter.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to hb_filter.


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.70 secs
 
--> 

Total memory usage is 287800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    4 (   0 filtered)

