# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ANDGATE_N.srcs/sources_1/new/ANDN.vhd" \
"../../../../ANDGATE_N.srcs/sim_1/new/ANDN_SIM.vhd" \

# Do not sort compile order
nosort
