Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May  2 09:01:22 2025
| Host         : AngelPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simscape_system_fil_timing_summary_routed.rpt -pb simscape_system_fil_timing_summary_routed.pb -rpx simscape_system_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : simscape_system_fil
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
PDRC-190   Warning   Suboptimally placed synchronized register chain         2           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal              5           
TIMING-9   Warning   Unknown CDC Logic                                       1           
TIMING-24  Warning   Overridden Max delay datapath only                      6           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.826        0.000                      0                27566        0.038        0.000                      0                27566        6.596        0.000                       0                 11144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
TCK                   {0.000 7.576}      15.152          65.998          
sysclk                {0.000 41.667}     83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 41.666}     83.333          12.000          
  clkfbout_clk_wiz_0  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         7.826        0.000                      0                  942        0.091        0.000                      0                  942        6.596        0.000                       0                   506  
sysclk                                                                                                                                                                 16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       62.704        0.000                      0                26624        0.038        0.000                      0                26624       40.416        0.000                       0                 10634  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                  TCK                 
(none)              TCK                 TCK                 
(none)              clk_out1_clk_wiz_0  TCK                 
(none)                                  clk_out1_clk_wiz_0  
(none)              TCK                 clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clkfbout_clk_wiz_0                      
(none)                                  TCK                 
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 1.316ns (19.548%)  route 5.416ns (80.452%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 18.151 - 15.152 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     7.933    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     8.287 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     8.964    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     9.290 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.786    10.076    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393    16.545    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.636 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.515    18.151    u_jtag_mac/CLK
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[10]/C
                         clock pessimism              0.310    18.461    
                         clock uncertainty           -0.035    18.426    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.524    17.902    u_jtag_mac/ver_act_rd_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 1.316ns (19.548%)  route 5.416ns (80.452%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 18.151 - 15.152 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     7.933    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     8.287 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     8.964    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     9.290 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.786    10.076    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393    16.545    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.636 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.515    18.151    u_jtag_mac/CLK
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[11]/C
                         clock pessimism              0.310    18.461    
                         clock uncertainty           -0.035    18.426    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.524    17.902    u_jtag_mac/ver_act_rd_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 1.316ns (19.548%)  route 5.416ns (80.452%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 18.151 - 15.152 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     7.933    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     8.287 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     8.964    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     9.290 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.786    10.076    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393    16.545    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.636 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.515    18.151    u_jtag_mac/CLK
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[12]/C
                         clock pessimism              0.310    18.461    
                         clock uncertainty           -0.035    18.426    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.524    17.902    u_jtag_mac/ver_act_rd_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 1.316ns (19.548%)  route 5.416ns (80.452%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 18.151 - 15.152 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     7.933    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     8.287 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     8.964    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     9.290 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.786    10.076    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393    16.545    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.636 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.515    18.151    u_jtag_mac/CLK
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[9]/C
                         clock pessimism              0.310    18.461    
                         clock uncertainty           -0.035    18.426    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.524    17.902    u_jtag_mac/ver_act_rd_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 1.316ns (19.563%)  route 5.411ns (80.437%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 18.152 - 15.152 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     7.933    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     8.287 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     8.964    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     9.290 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.781    10.070    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y43         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393    16.545    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.636 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.516    18.152    u_jtag_mac/CLK
    SLICE_X40Y43         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[13]/C
                         clock pessimism              0.310    18.462    
                         clock uncertainty           -0.035    18.427    
    SLICE_X40Y43         FDRE (Setup_fdre_C_R)       -0.524    17.903    u_jtag_mac/ver_act_rd_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         17.903    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 1.316ns (19.563%)  route 5.411ns (80.437%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 18.152 - 15.152 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     7.933    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     8.287 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     8.964    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     9.290 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.781    10.070    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y43         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393    16.545    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.636 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.516    18.152    u_jtag_mac/CLK
    SLICE_X40Y43         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[14]/C
                         clock pessimism              0.310    18.462    
                         clock uncertainty           -0.035    18.427    
    SLICE_X40Y43         FDRE (Setup_fdre_C_R)       -0.524    17.903    u_jtag_mac/ver_act_rd_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         17.903    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 1.316ns (19.563%)  route 5.411ns (80.437%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 18.152 - 15.152 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     7.933    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     8.287 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     8.964    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     9.290 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.781    10.070    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y43         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393    16.545    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.636 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.516    18.152    u_jtag_mac/CLK
    SLICE_X40Y43         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[15]/C
                         clock pessimism              0.310    18.462    
                         clock uncertainty           -0.035    18.427    
    SLICE_X40Y43         FDRE (Setup_fdre_C_R)       -0.524    17.903    u_jtag_mac/ver_act_rd_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         17.903    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.965ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 1.316ns (19.958%)  route 5.278ns (80.042%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 18.151 - 15.152 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     7.933    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     8.287 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     8.964    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     9.290 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.647     9.937    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y41         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393    16.545    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.636 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.515    18.151    u_jtag_mac/CLK
    SLICE_X40Y41         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[5]/C
                         clock pessimism              0.310    18.461    
                         clock uncertainty           -0.035    18.426    
    SLICE_X40Y41         FDRE (Setup_fdre_C_R)       -0.524    17.902    u_jtag_mac/ver_act_rd_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  7.965    

Slack (MET) :             7.965ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 1.316ns (19.958%)  route 5.278ns (80.042%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 18.151 - 15.152 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     7.933    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     8.287 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     8.964    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     9.290 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.647     9.937    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y41         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393    16.545    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.636 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.515    18.151    u_jtag_mac/CLK
    SLICE_X40Y41         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[6]/C
                         clock pessimism              0.310    18.461    
                         clock uncertainty           -0.035    18.426    
    SLICE_X40Y41         FDRE (Setup_fdre_C_R)       -0.524    17.902    u_jtag_mac/ver_act_rd_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  7.965    

Slack (MET) :             7.965ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 1.316ns (19.958%)  route 5.278ns (80.042%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 18.151 - 15.152 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     7.933    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     8.287 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     8.964    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     9.290 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.647     9.937    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y41         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393    16.545    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.636 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.515    18.151    u_jtag_mac/CLK
    SLICE_X40Y41         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[7]/C
                         clock pessimism              0.310    18.461    
                         clock uncertainty           -0.035    18.426    
    SLICE_X40Y41         FDRE (Setup_fdre_C_R)       -0.524    17.902    u_jtag_mac/ver_act_rd_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.902    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  7.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.847%)  route 0.307ns (65.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.558     1.212    u_jtag_mac/CLK
    SLICE_X26Y32         FDRE                                         r  u_jtag_mac/data_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.164     1.376 r  u_jtag_mac/data_buffer_reg[14]/Q
                         net (fo=5, routed)           0.307     1.682    <hidden>
    RAMB36_X2Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.875     1.626    <hidden>
    RAMB36_X2Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.331     1.295    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.591    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.809%)  route 0.307ns (65.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.558     1.212    u_jtag_mac/CLK
    SLICE_X26Y32         FDRE                                         r  u_jtag_mac/data_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.164     1.376 r  u_jtag_mac/data_buffer_reg[14]/Q
                         net (fo=5, routed)           0.307     1.683    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.871     1.622    <hidden>
    RAMB18_X1Y14         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.331     1.291    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     1.587    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.553     1.207    <hidden>
    SLICE_X33Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.348 r  <hidden>
                         net (fo=1, routed)           0.056     1.404    <hidden>
    SLICE_X33Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.821     1.571    <hidden>
    SLICE_X33Y80         FDRE                                         r  <hidden>
                         clock pessimism             -0.365     1.207    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.076     1.283    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.560     1.214    <hidden>
    SLICE_X33Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141     1.355 r  <hidden>
                         net (fo=1, routed)           0.056     1.410    <hidden>
    SLICE_X33Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.828     1.579    <hidden>
    SLICE_X33Y33         FDRE                                         r  <hidden>
                         clock pessimism             -0.365     1.214    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.076     1.290    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.585     1.239    <hidden>
    SLICE_X35Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.380 r  <hidden>
                         net (fo=1, routed)           0.056     1.435    <hidden>
    SLICE_X35Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.854     1.605    <hidden>
    SLICE_X35Y31         FDRE                                         r  <hidden>
                         clock pessimism             -0.366     1.239    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.075     1.314    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.553     1.207    <hidden>
    SLICE_X33Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.348 r  <hidden>
                         net (fo=1, routed)           0.056     1.404    <hidden>
    SLICE_X33Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.821     1.571    <hidden>
    SLICE_X33Y80         FDRE                                         r  <hidden>
                         clock pessimism             -0.365     1.207    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.075     1.282    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.560     1.214    <hidden>
    SLICE_X33Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141     1.355 r  <hidden>
                         net (fo=1, routed)           0.056     1.410    <hidden>
    SLICE_X33Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.828     1.579    <hidden>
    SLICE_X33Y33         FDRE                                         r  <hidden>
                         clock pessimism             -0.365     1.214    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.075     1.289    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.588     1.242    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.383 r  <hidden>
                         net (fo=1, routed)           0.056     1.438    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.857     1.608    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>
                         clock pessimism             -0.366     1.242    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.075     1.317    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.589     1.243    <hidden>
    SLICE_X41Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.384 r  <hidden>
                         net (fo=1, routed)           0.056     1.439    <hidden>
    SLICE_X41Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.858     1.609    <hidden>
    SLICE_X41Y34         FDRE                                         r  <hidden>
                         clock pessimism             -0.366     1.243    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.075     1.318    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.553     1.207    <hidden>
    SLICE_X33Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.348 r  <hidden>
                         net (fo=1, routed)           0.056     1.404    <hidden>
    SLICE_X33Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.821     1.571    <hidden>
    SLICE_X33Y80         FDRE                                         r  <hidden>
                         clock pessimism             -0.365     1.207    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.071     1.278    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X1Y16   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X2Y7    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X1Y14   <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y1  TCK_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         15.152      14.152     SLICE_X34Y37   u_jtag_mac/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X36Y35   u_jtag_mac/FSM_onehot_cs_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X35Y36   u_jtag_mac/FSM_onehot_cs_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X38Y37   u_jtag_mac/FSM_onehot_cs_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X37Y35   u_jtag_mac/FSM_onehot_cs_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X37Y36   u_jtag_mac/FSM_onehot_cs_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X32Y84   <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X32Y84   <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X32Y37   <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X32Y37   <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X40Y39   <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X40Y39   <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X40Y39   <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X40Y39   <hidden>
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X34Y37   u_jtag_mac/FSM_onehot_cs_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X34Y37   u_jtag_mac/FSM_onehot_cs_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X32Y84   <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X32Y84   <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X32Y37   <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X32Y37   <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X40Y39   <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X40Y39   <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X40Y39   <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X40Y39   <hidden>
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X34Y37   u_jtag_mac/FSM_onehot_cs_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X34Y37   u_jtag_mac/FSM_onehot_cs_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       62.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.704ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/HwModeRegister_reg_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.791ns  (logic 0.419ns (2.117%)  route 19.372ns (97.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 81.928 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.542    -0.799    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X17Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.380 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/Q
                         net (fo=4466, routed)       19.372    18.992    u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/dut_clkenb
    SLICE_X31Y63         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/HwModeRegister_reg_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.890    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    78.827 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.408    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.499 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.429    81.928    u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/clk_out1
    SLICE_X31Y63         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/HwModeRegister_reg_reg[1][13]/C
                         clock pessimism              0.493    82.421    
                         clock uncertainty           -0.344    82.076    
    SLICE_X31Y63         FDRE (Setup_fdre_C_CE)      -0.380    81.696    u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/HwModeRegister_reg_reg[1][13]
  -------------------------------------------------------------------
                         required time                         81.696    
                         arrival time                         -18.992    
  -------------------------------------------------------------------
                         slack                                 62.704    

Slack (MET) :             62.704ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/HwModeRegister_reg_reg[1][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.791ns  (logic 0.419ns (2.117%)  route 19.372ns (97.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 81.928 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.542    -0.799    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X17Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.380 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/Q
                         net (fo=4466, routed)       19.372    18.992    u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/dut_clkenb
    SLICE_X31Y63         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/HwModeRegister_reg_reg[1][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.890    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    78.827 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.408    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.499 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.429    81.928    u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/clk_out1
    SLICE_X31Y63         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/HwModeRegister_reg_reg[1][17]/C
                         clock pessimism              0.493    82.421    
                         clock uncertainty           -0.344    82.076    
    SLICE_X31Y63         FDRE (Setup_fdre_C_CE)      -0.380    81.696    u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/HwModeRegister_reg_reg[1][17]
  -------------------------------------------------------------------
                         required time                         81.696    
                         arrival time                         -18.992    
  -------------------------------------------------------------------
                         slack                                 62.704    

Slack (MET) :             62.906ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 0.419ns (2.135%)  route 19.207ns (97.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 81.929 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.542    -0.799    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X17Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.380 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/Q
                         net (fo=4466, routed)       19.207    18.827    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/dut_clkenb
    SLICE_X32Y62         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.890    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    78.827 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.408    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.499 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.430    81.929    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/clk_out1
    SLICE_X32Y62         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][12]/C
                         clock pessimism              0.493    82.422    
                         clock uncertainty           -0.344    82.077    
    SLICE_X32Y62         FDRE (Setup_fdre_C_CE)      -0.344    81.733    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][12]
  -------------------------------------------------------------------
                         required time                         81.733    
                         arrival time                         -18.827    
  -------------------------------------------------------------------
                         slack                                 62.906    

Slack (MET) :             62.906ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 0.419ns (2.135%)  route 19.207ns (97.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 81.929 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.542    -0.799    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X17Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.380 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/Q
                         net (fo=4466, routed)       19.207    18.827    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/dut_clkenb
    SLICE_X32Y62         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.890    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    78.827 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.408    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.499 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.430    81.929    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/clk_out1
    SLICE_X32Y62         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][13]/C
                         clock pessimism              0.493    82.422    
                         clock uncertainty           -0.344    82.077    
    SLICE_X32Y62         FDRE (Setup_fdre_C_CE)      -0.344    81.733    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][13]
  -------------------------------------------------------------------
                         required time                         81.733    
                         arrival time                         -18.827    
  -------------------------------------------------------------------
                         slack                                 62.906    

Slack (MET) :             62.906ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 0.419ns (2.135%)  route 19.207ns (97.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 81.929 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.542    -0.799    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X17Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.380 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/Q
                         net (fo=4466, routed)       19.207    18.827    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/dut_clkenb
    SLICE_X32Y62         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.890    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    78.827 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.408    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.499 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.430    81.929    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/clk_out1
    SLICE_X32Y62         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][14]/C
                         clock pessimism              0.493    82.422    
                         clock uncertainty           -0.344    82.077    
    SLICE_X32Y62         FDRE (Setup_fdre_C_CE)      -0.344    81.733    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][14]
  -------------------------------------------------------------------
                         required time                         81.733    
                         arrival time                         -18.827    
  -------------------------------------------------------------------
                         slack                                 62.906    

Slack (MET) :             62.906ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.626ns  (logic 0.419ns (2.135%)  route 19.207ns (97.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 81.929 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.542    -0.799    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X17Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.380 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/Q
                         net (fo=4466, routed)       19.207    18.827    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/dut_clkenb
    SLICE_X32Y62         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.890    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    78.827 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.408    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.499 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.430    81.929    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/clk_out1
    SLICE_X32Y62         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][15]/C
                         clock pessimism              0.493    82.422    
                         clock uncertainty           -0.344    82.077    
    SLICE_X32Y62         FDRE (Setup_fdre_C_CE)      -0.344    81.733    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][15]
  -------------------------------------------------------------------
                         required time                         81.733    
                         arrival time                         -18.827    
  -------------------------------------------------------------------
                         slack                                 62.906    

Slack (MET) :             62.927ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.606ns  (logic 0.419ns (2.137%)  route 19.187ns (97.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 81.930 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.542    -0.799    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X17Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.380 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/Q
                         net (fo=4466, routed)       19.187    18.807    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/dut_clkenb
    SLICE_X32Y61         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.890    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    78.827 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.408    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.499 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.431    81.930    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/clk_out1
    SLICE_X32Y61         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][10]/C
                         clock pessimism              0.493    82.423    
                         clock uncertainty           -0.344    82.078    
    SLICE_X32Y61         FDRE (Setup_fdre_C_CE)      -0.344    81.734    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][10]
  -------------------------------------------------------------------
                         required time                         81.734    
                         arrival time                         -18.807    
  -------------------------------------------------------------------
                         slack                                 62.927    

Slack (MET) :             62.927ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.606ns  (logic 0.419ns (2.137%)  route 19.187ns (97.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 81.930 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.542    -0.799    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X17Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.380 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/Q
                         net (fo=4466, routed)       19.187    18.807    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/dut_clkenb
    SLICE_X32Y61         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.890    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    78.827 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.408    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.499 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.431    81.930    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/clk_out1
    SLICE_X32Y61         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][11]/C
                         clock pessimism              0.493    82.423    
                         clock uncertainty           -0.344    82.078    
    SLICE_X32Y61         FDRE (Setup_fdre_C_CE)      -0.344    81.734    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][11]
  -------------------------------------------------------------------
                         required time                         81.734    
                         arrival time                         -18.807    
  -------------------------------------------------------------------
                         slack                                 62.927    

Slack (MET) :             62.927ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.606ns  (logic 0.419ns (2.137%)  route 19.187ns (97.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 81.930 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.542    -0.799    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X17Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.380 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/Q
                         net (fo=4466, routed)       19.187    18.807    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/dut_clkenb
    SLICE_X32Y61         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.890    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    78.827 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.408    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.499 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.431    81.930    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/clk_out1
    SLICE_X32Y61         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][8]/C
                         clock pessimism              0.493    82.423    
                         clock uncertainty           -0.344    82.078    
    SLICE_X32Y61         FDRE (Setup_fdre_C_CE)      -0.344    81.734    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][8]
  -------------------------------------------------------------------
                         required time                         81.734    
                         arrival time                         -18.807    
  -------------------------------------------------------------------
                         slack                                 62.927    

Slack (MET) :             62.927ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.606ns  (logic 0.419ns (2.137%)  route 19.187ns (97.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 81.930 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.542    -0.799    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X17Y25         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.380 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/LOCKEDSTEP_CTRL.dut_enable_int_reg/Q
                         net (fo=4466, routed)       19.187    18.807    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/dut_clkenb
    SLICE_X32Y61         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    M9                                                0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.728 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.890    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    78.827 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    80.408    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    80.499 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.431    81.930    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/clk_out1
    SLICE_X32Y61         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][9]/C
                         clock pessimism              0.493    82.423    
                         clock uncertainty           -0.344    82.078    
    SLICE_X32Y61         FDRE (Setup_fdre_C_CE)      -0.344    81.734    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/matrixDOutSignal_20_reg[9][9]
  -------------------------------------------------------------------
                         required time                         81.734    
                         arrival time                         -18.807    
  -------------------------------------------------------------------
                         slack                                 62.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/tappedDelay_reg_reg[18][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/tappedDelay_reg_reg[17][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.654%)  route 0.233ns (62.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.560    -0.530    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/clk_out1
    SLICE_X13Y57         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/tappedDelay_reg_reg[18][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/tappedDelay_reg_reg[18][25]/Q
                         net (fo=2, routed)           0.233    -0.155    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/tappedDelay_reg_reg[18][44]_0[5]
    SLICE_X17Y56         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/tappedDelay_reg_reg[17][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.826    -0.766    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/clk_out1
    SLICE_X17Y56         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/tappedDelay_reg_reg[17][25]/C
                         clock pessimism              0.498    -0.268    
    SLICE_X17Y56         FDRE (Hold_fdre_C_D)         0.075    -0.193    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/tappedDelay_reg_reg[17][25]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.133%)  route 0.229ns (61.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.558    -0.532    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X16Y96         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[1][24]/Q
                         net (fo=1, routed)           0.229    -0.162    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[1]_183[24]
    SLICE_X12Y96         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.829    -0.763    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X12Y96         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][24]/C
                         clock pessimism              0.498    -0.265    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.063    -0.202    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][24]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay8_out1_2_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Add3_out1_1_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.266%)  route 0.182ns (58.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.548    -0.542    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X15Y74         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay8_out1_2_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay8_out1_2_reg[1][3]/Q
                         net (fo=1, routed)           0.182    -0.231    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay8_out1_2_reg[1]_214[3]
    SLICE_X17Y74         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Add3_out1_1_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.811    -0.782    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X17Y74         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Add3_out1_1_reg[1][3]/C
                         clock pessimism              0.498    -0.284    
    SLICE_X17Y74         FDRE (Hold_fdre_C_D)         0.012    -0.272    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Add3_out1_1_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/tapped_delay_reg_reg[4][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/delayInSignal_2_reg[4][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.962%)  route 0.221ns (61.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.591    -0.499    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/clk_out1
    SLICE_X5Y48          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/tapped_delay_reg_reg[4][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/tapped_delay_reg_reg[4][19]/Q
                         net (fo=2, routed)           0.221    -0.137    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/tapped_delay_reg_reg[4]_113[19]
    SLICE_X1Y50          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/delayInSignal_2_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.860    -0.732    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/clk_out1
    SLICE_X1Y50          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/delayInSignal_2_reg[4][19]/C
                         clock pessimism              0.503    -0.229    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.047    -0.182    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/delayInSignal_2_reg[4][19]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_9_reg_reg[4][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay22_bypass_reg_reg[1][34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.144%)  route 0.239ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.557    -0.533    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X16Y91         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_9_reg_reg[4][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_9_reg_reg[4][34]/Q
                         net (fo=2, routed)           0.239    -0.153    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_9_reg_reg[4]_219[34]
    SLICE_X13Y91         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay22_bypass_reg_reg[1][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.828    -0.764    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X13Y91         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay22_bypass_reg_reg[1][34]/C
                         clock pessimism              0.498    -0.266    
    SLICE_X13Y91         FDRE (Hold_fdre_C_D)         0.066    -0.200    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay22_bypass_reg_reg[1][34]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/shiftreg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.837%)  route 0.116ns (45.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.559    -0.531    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/clk_out1
    SLICE_X25Y33         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/shiftreg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/shiftreg_reg[19]/Q
                         net (fo=2, routed)           0.116    -0.274    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/wr_din[11]
    RAMB36_X1Y6          RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.867    -0.726    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.249    -0.476    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.155    -0.321    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/shiftreg_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_1/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.407%)  route 0.118ns (45.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.559    -0.531    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/clk_out1
    SLICE_X33Y32         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/shiftreg_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_bus2dut/shiftreg_reg[119]/Q
                         net (fo=2, routed)           0.118    -0.272    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/wr_din[111]
    RAMB36_X2Y6          RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_1/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.868    -0.725    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/clk_out1
    RAMB36_X2Y6          RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.249    -0.475    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.155    -0.320    u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay9_bypass_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay9_out1_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.793%)  route 0.220ns (54.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.548    -0.542    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X20Y77         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay9_bypass_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay9_bypass_reg_reg[12]/Q
                         net (fo=1, routed)           0.220    -0.180    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay9_bypass_reg[12]
    SLICE_X15Y77         LUT3 (Prop_lut3_I1_O)        0.045    -0.135 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay9_out1_2[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay9_out1_1[12]
    SLICE_X15Y77         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay9_out1_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.816    -0.776    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X15Y77         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay9_out1_2_reg[12]/C
                         clock pessimism              0.498    -0.278    
    SLICE_X15Y77         FDRE (Hold_fdre_C_D)         0.092    -0.186    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay9_out1_2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_9_reg_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_9_reg_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.381%)  route 0.247ns (63.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.556    -0.534    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X21Y89         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_9_reg_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_9_reg_reg[1][25]/Q
                         net (fo=1, routed)           0.247    -0.146    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_9_reg_reg[1]_218[25]
    SLICE_X15Y89         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_9_reg_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.827    -0.765    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X15Y89         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_9_reg_reg[4][25]/C
                         clock pessimism              0.498    -0.267    
    SLICE_X15Y89         FDRE (Hold_fdre_C_D)         0.070    -0.197    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_9_reg_reg[4][25]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[18][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[17][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.902%)  route 0.241ns (63.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.561    -0.529    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk_out1
    SLICE_X13Y54         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[18][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[18][31]/Q
                         net (fo=2, routed)           0.241    -0.147    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[18][42]_0[12]
    SLICE_X16Y56         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[17][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.826    -0.766    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk_out1
    SLICE_X16Y56         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[17][31]/C
                         clock pessimism              0.498    -0.268    
    SLICE_X16Y56         FDRE (Hold_fdre_C_D)         0.070    -0.198    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[17][31]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X1Y29      u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/Gain3_out1_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X1Y30      u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/on_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X0Y7       u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X1Y9       u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X0Y3       u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X0Y1       u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X1Y3       u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X1Y7       u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X1Y5       u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X1Y1       u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[7]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.666      40.416     SLICE_X14Y36     u_mwfil_chiftop/u_dut/u_simscape_system/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper_generic/u_SimpleDualPortRAM_generic/ram_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  TCK

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.142ns  (logic 0.152ns (1.004%)  route 14.990ns (98.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       12.243    15.142    <hidden>
    SLICE_X32Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.430     2.914    <hidden>
    SLICE_X32Y87         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.054ns  (logic 0.152ns (1.082%)  route 13.902ns (98.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       11.155    14.054    <hidden>
    SLICE_X40Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.505     2.989    <hidden>
    SLICE_X40Y29         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.732ns  (logic 0.152ns (3.212%)  route 4.580ns (96.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        1.833     4.732    <hidden>
    SLICE_X41Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.510     2.994    <hidden>
    SLICE_X41Y34         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.283ns  (logic 0.044ns (1.927%)  route 2.239ns (98.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        1.024     2.283    <hidden>
    SLICE_X41Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.858     1.609    <hidden>
    SLICE_X41Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        6.434ns  (logic 0.044ns (0.684%)  route 6.390ns (99.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        5.175     6.434    <hidden>
    SLICE_X40Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.853     1.604    <hidden>
    SLICE_X40Y29         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        6.894ns  (logic 0.044ns (0.638%)  route 6.850ns (99.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        5.635     6.894    <hidden>
    SLICE_X32Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.827     1.577    <hidden>
    SLICE_X32Y87         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  TCK
  To Clock:  TCK

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.369ns  (logic 0.636ns (4.426%)  route 13.733ns (95.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       12.243    17.713    <hidden>
    SLICE_X32Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.430     2.914    <hidden>
    SLICE_X32Y87         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.281ns  (logic 0.636ns (4.789%)  route 12.645ns (95.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       11.155    16.625    <hidden>
    SLICE_X40Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.505     2.989    <hidden>
    SLICE_X40Y29         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 0.636ns (16.062%)  route 3.324ns (83.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        1.833     7.303    <hidden>
    SLICE_X41Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.510     2.994    <hidden>
    SLICE_X41Y34         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.932ns  (logic 0.212ns (10.975%)  route 1.720ns (89.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.590     1.244    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.164     1.408 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          0.696     2.103    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.048     2.151 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        1.024     3.175    <hidden>
    SLICE_X41Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.858     1.609    <hidden>
    SLICE_X41Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        6.082ns  (logic 0.212ns (3.486%)  route 5.870ns (96.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.590     1.244    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.164     1.408 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          0.696     2.103    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.048     2.151 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        5.175     7.326    <hidden>
    SLICE_X40Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.853     1.604    <hidden>
    SLICE_X40Y29         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        6.542ns  (logic 0.212ns (3.240%)  route 6.330ns (96.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.590     1.244    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.164     1.408 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          0.696     2.103    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.048     2.151 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        5.635     7.786    <hidden>
    SLICE_X32Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.827     1.577    <hidden>
    SLICE_X32Y87         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  TCK

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.953%)  route 0.778ns (63.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.547    -0.794    <hidden>
    SLICE_X29Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.338 r  <hidden>
                         net (fo=54, routed)          0.778     0.440    <hidden>
    SLICE_X22Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.431     2.915    <hidden>
    SLICE_X22Y92         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.456ns (58.162%)  route 0.328ns (41.838%))
  Logic Levels:           0  
  Clock Path Skew:        3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.626    -0.715    <hidden>
    SLICE_X39Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.259 r  <hidden>
                         net (fo=13, routed)          0.328     0.069    <hidden>
    SLICE_X38Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.510     2.994    <hidden>
    SLICE_X38Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.456ns (70.526%)  route 0.191ns (29.474%))
  Logic Levels:           0  
  Clock Path Skew:        3.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.623    -0.718    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.262 r  <hidden>
                         net (fo=31, routed)          0.191    -0.071    <hidden>
    SLICE_X40Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.506     2.990    <hidden>
    SLICE_X40Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.685ns  (logic 0.668ns (18.130%)  route 3.017ns (81.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.541    -0.800    <hidden>
    SLICE_X22Y83         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDSE (Prop_fdse_C_Q)         0.518    -0.282 r  <hidden>
                         net (fo=15, routed)          2.400     2.117    u_jtag_mac/u_post_chif_fifo/almost_full
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.150     2.267 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[12]_i_1/O
                         net (fo=1, routed)           0.617     2.884    u_jtag_mac/u_post_chif_fifo_n_12
    SLICE_X32Y41         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.448     2.932    u_jtag_mac/CLK
    SLICE_X32Y41         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[12]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_jtag_mac/act_rd_len_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.042ns  (logic 0.642ns (21.107%)  route 2.400ns (78.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.541    -0.800    <hidden>
    SLICE_X22Y83         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDSE (Prop_fdse_C_Q)         0.518    -0.282 r  <hidden>
                         net (fo=15, routed)          2.400     2.117    u_jtag_mac/u_post_chif_fifo/almost_full
    SLICE_X30Y40         LUT3 (Prop_lut3_I0_O)        0.124     2.241 r  u_jtag_mac/u_post_chif_fifo/act_rd_len[12]_i_2/O
                         net (fo=1, routed)           0.000     2.241    u_jtag_mac/act_rd_len_sft[12]
    SLICE_X30Y40         FDRE                                         r  u_jtag_mac/act_rd_len_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.446     2.930    u_jtag_mac/CLK
    SLICE_X30Y40         FDRE                                         r  u_jtag_mac/act_rd_len_reg[12]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.294ns  (logic 0.419ns (32.392%)  route 0.875ns (67.608%))
  Logic Levels:           0  
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.561    -0.780    <hidden>
    SLICE_X33Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.361 r  <hidden>
                         net (fo=1, routed)           0.875     0.514    <hidden>
    SLICE_X33Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.442     2.926    <hidden>
    SLICE_X33Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.259ns  (logic 0.518ns (41.132%)  route 0.741ns (58.867%))
  Logic Levels:           0  
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.560    -0.781    <hidden>
    SLICE_X30Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.263 r  <hidden>
                         net (fo=1, routed)           0.741     0.479    <hidden>
    SLICE_X32Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.442     2.926    <hidden>
    SLICE_X32Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.764%)  route 0.636ns (58.236%))
  Logic Levels:           0  
  Clock Path Skew:        3.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.625    -0.716    <hidden>
    SLICE_X34Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  <hidden>
                         net (fo=1, routed)           0.636     0.376    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.508     2.992    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.174ns  (logic 0.456ns (38.842%)  route 0.718ns (61.158%))
  Logic Levels:           0  
  Clock Path Skew:        3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.538    -0.803    <hidden>
    SLICE_X33Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.347 r  <hidden>
                         net (fo=1, routed)           0.718     0.371    <hidden>
    SLICE_X33Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.423     2.907    <hidden>
    SLICE_X33Y80         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.591%)  route 0.615ns (57.409%))
  Logic Levels:           0  
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.625    -0.716    <hidden>
    SLICE_X34Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  <hidden>
                         net (fo=1, routed)           0.615     0.355    <hidden>
    SLICE_X36Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.506     2.990    <hidden>
    SLICE_X36Y32         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.367ns (69.170%)  route 0.164ns (30.830%))
  Logic Levels:           0  
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.337ns
    Source Clock Delay      (SCD):    -1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.506    -1.327    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.367    -0.960 r  <hidden>
                         net (fo=31, routed)          0.164    -0.797    <hidden>
    SLICE_X40Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.623     3.337    <hidden>
    SLICE_X40Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.721%)  route 0.280ns (43.279%))
  Logic Levels:           0  
  Clock Path Skew:        4.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.341ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.509    -1.324    <hidden>
    SLICE_X39Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.367    -0.957 r  <hidden>
                         net (fo=13, routed)          0.280    -0.677    <hidden>
    SLICE_X38Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.627     3.341    <hidden>
    SLICE_X38Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.752ns  (logic 0.385ns (51.212%)  route 0.367ns (48.788%))
  Logic Levels:           0  
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.423    -1.411    <hidden>
    SLICE_X30Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.385    -1.026 r  <hidden>
                         net (fo=1, routed)           0.367    -0.659    <hidden>
    SLICE_X33Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.540     3.254    <hidden>
    SLICE_X33Y80         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.741ns  (logic 0.367ns (49.507%)  route 0.374ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    -1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.443    -1.390    <hidden>
    SLICE_X33Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.367    -1.023 r  <hidden>
                         net (fo=1, routed)           0.374    -0.649    <hidden>
    SLICE_X32Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.560     3.274    <hidden>
    SLICE_X32Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.826ns  (logic 0.337ns (40.819%)  route 0.489ns (59.181%))
  Logic Levels:           0  
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    -1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.443    -1.390    <hidden>
    SLICE_X33Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.337    -1.053 r  <hidden>
                         net (fo=1, routed)           0.489    -0.565    <hidden>
    SLICE_X33Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.560     3.274    <hidden>
    SLICE_X33Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.418ns (48.232%)  route 0.449ns (51.768%))
  Logic Levels:           0  
  Clock Path Skew:        4.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.423    -1.411    <hidden>
    SLICE_X30Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.418    -0.993 r  <hidden>
                         net (fo=1, routed)           0.449    -0.544    <hidden>
    SLICE_X30Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.541     3.255    <hidden>
    SLICE_X30Y81         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.869ns  (logic 0.367ns (42.224%)  route 0.502ns (57.776%))
  Logic Levels:           0  
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    -1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.424    -1.410    <hidden>
    SLICE_X31Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.367    -1.043 r  <hidden>
                         net (fo=1, routed)           0.502    -0.541    <hidden>
    SLICE_X32Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.540     3.254    <hidden>
    SLICE_X32Y80         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.872ns  (logic 0.385ns (44.162%)  route 0.487ns (55.838%))
  Logic Levels:           0  
  Clock Path Skew:        4.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.423    -1.411    <hidden>
    SLICE_X30Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.385    -1.026 r  <hidden>
                         net (fo=1, routed)           0.487    -0.539    <hidden>
    SLICE_X32Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.540     3.254    <hidden>
    SLICE_X32Y80         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.879ns  (logic 0.337ns (38.357%)  route 0.542ns (61.643%))
  Logic Levels:           0  
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    -1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.424    -1.410    <hidden>
    SLICE_X31Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.337    -1.073 r  <hidden>
                         net (fo=1, routed)           0.542    -0.532    <hidden>
    SLICE_X32Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.540     3.254    <hidden>
    SLICE_X32Y80         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.385ns (43.608%)  route 0.498ns (56.392%))
  Logic Levels:           0  
  Clock Path Skew:        4.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.423    -1.411    <hidden>
    SLICE_X30Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.385    -1.026 r  <hidden>
                         net (fo=1, routed)           0.498    -0.528    <hidden>
    SLICE_X32Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.541     3.255    <hidden>
    SLICE_X32Y81         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.784ns  (logic 0.152ns (1.028%)  route 14.632ns (98.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       11.885    14.784    <hidden>
    SLICE_X29Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.429    -1.405    <hidden>
    SLICE_X29Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.185ns  (logic 0.152ns (1.072%)  route 14.033ns (98.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       11.286    14.185    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.506    -1.327    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 0.152ns (3.113%)  route 4.731ns (96.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        1.984     4.883    <hidden>
    SLICE_X40Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.509    -1.324    <hidden>
    SLICE_X40Y33         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.341ns  (logic 0.044ns (1.879%)  route 2.297ns (98.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        1.082     2.341    <hidden>
    SLICE_X40Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.857    -0.736    <hidden>
    SLICE_X40Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        6.488ns  (logic 0.044ns (0.678%)  route 6.444ns (99.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        5.229     6.488    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.855    -0.738    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        6.728ns  (logic 0.044ns (0.654%)  route 6.684ns (99.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        5.469     6.728    <hidden>
    SLICE_X29Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.826    -0.767    <hidden>
    SLICE_X29Y86         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  TCK
  To Clock:  clk_out1_clk_wiz_0

Max Delay          8722 Endpoints
Min Delay          8722 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.012ns  (logic 0.636ns (4.539%)  route 13.376ns (95.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       11.885    17.355    <hidden>
    SLICE_X29Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.429    -1.405    <hidden>
    SLICE_X29Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.413ns  (logic 0.636ns (4.742%)  route 12.777ns (95.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       11.286    16.756    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.506    -1.327    <hidden>
    SLICE_X41Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.111ns  (logic 0.636ns (15.472%)  route 3.475ns (84.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        1.984     7.454    <hidden>
    SLICE_X40Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.509    -1.324    <hidden>
    SLICE_X40Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.127ns  (logic 0.518ns (45.951%)  route 0.609ns (54.049%))
  Logic Levels:           0  
  Clock Path Skew:        -4.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.621     3.335    <hidden>
    SLICE_X40Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.518     3.853 r  <hidden>
                         net (fo=54, routed)          0.609     4.463    <hidden>
    SLICE_X41Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.505    -1.328    <hidden>
    SLICE_X41Y30         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.997ns  (logic 0.518ns (51.970%)  route 0.479ns (48.030%))
  Logic Levels:           0  
  Clock Path Skew:        -4.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.548     3.262    <hidden>
    SLICE_X32Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518     3.780 r  <hidden>
                         net (fo=43, routed)          0.479     4.259    <hidden>
    SLICE_X33Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.427    -1.407    <hidden>
    SLICE_X33Y83         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.518ns (59.936%)  route 0.346ns (40.064%))
  Logic Levels:           0  
  Clock Path Skew:        -4.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.627     3.341    <hidden>
    SLICE_X40Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.518     3.859 r  <hidden>
                         net (fo=16, routed)          0.346     4.206    <hidden>
    SLICE_X39Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.509    -1.324    <hidden>
    SLICE_X39Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_out1_2_reg[1][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.750ns  (logic 0.636ns (2.796%)  route 22.114ns (97.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       20.623    26.093    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/chif_reset
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_out1_2_reg[1][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.433    -1.401    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_out1_2_reg[1][30]/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_out1_2_reg[1][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.750ns  (logic 0.636ns (2.796%)  route 22.114ns (97.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       20.623    26.093    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/chif_reset
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_out1_2_reg[1][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.433    -1.401    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_out1_2_reg[1][31]/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.750ns  (logic 0.636ns (2.796%)  route 22.114ns (97.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       20.623    26.093    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/chif_reset
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.433    -1.401    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][30]/C

Slack:                    inf
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.750ns  (logic 0.636ns (2.796%)  route 22.114ns (97.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.618     1.618    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.714 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.629     3.343    u_jtag_mac/CLK
    SLICE_X36Y38         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.518     3.861 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=75, routed)          1.491     5.352    u_jtag_mac/user_rst_assert
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.118     5.470 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       20.623    26.093    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/chif_reset
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.433    -1.401    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.143%)  route 0.171ns (54.857%))
  Logic Levels:           0  
  Clock Path Skew:        -1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.561     1.215    <hidden>
    SLICE_X33Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     1.356 r  <hidden>
                         net (fo=1, routed)           0.171     1.527    <hidden>
    SLICE_X30Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.830    -0.763    <hidden>
    SLICE_X30Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.324%)  route 0.171ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        -1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.555     1.209    <hidden>
    SLICE_X28Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.148     1.357 r  <hidden>
                         net (fo=1, routed)           0.171     1.528    <hidden>
    SLICE_X29Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.822    -0.770    <hidden>
    SLICE_X29Y82         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.081%)  route 0.139ns (45.919%))
  Logic Levels:           0  
  Clock Path Skew:        -1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.589     1.243    <hidden>
    SLICE_X40Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.164     1.407 r  <hidden>
                         net (fo=16, routed)          0.139     1.546    <hidden>
    SLICE_X39Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.857    -0.736    <hidden>
    SLICE_X39Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.154%)  route 0.177ns (51.846%))
  Logic Levels:           0  
  Clock Path Skew:        -1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.555     1.209    <hidden>
    SLICE_X28Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.164     1.373 r  <hidden>
                         net (fo=1, routed)           0.177     1.549    <hidden>
    SLICE_X33Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.824    -0.769    <hidden>
    SLICE_X33Y83         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.570%)  route 0.198ns (58.430%))
  Logic Levels:           0  
  Clock Path Skew:        -1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.561     1.215    <hidden>
    SLICE_X33Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     1.356 r  <hidden>
                         net (fo=1, routed)           0.198     1.554    <hidden>
    SLICE_X32Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.830    -0.763    <hidden>
    SLICE_X32Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.491%)  route 0.223ns (63.509%))
  Logic Levels:           0  
  Clock Path Skew:        -1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.555     1.209    <hidden>
    SLICE_X33Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128     1.337 r  <hidden>
                         net (fo=1, routed)           0.223     1.559    <hidden>
    SLICE_X32Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.822    -0.770    <hidden>
    SLICE_X32Y82         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.580%)  route 0.222ns (63.420%))
  Logic Levels:           0  
  Clock Path Skew:        -1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.561     1.215    <hidden>
    SLICE_X33Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.128     1.343 r  <hidden>
                         net (fo=1, routed)           0.222     1.564    <hidden>
    SLICE_X30Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.830    -0.763    <hidden>
    SLICE_X30Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.931%)  route 0.221ns (61.069%))
  Logic Levels:           0  
  Clock Path Skew:        -1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.561     1.215    <hidden>
    SLICE_X31Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.356 r  <hidden>
                         net (fo=1, routed)           0.221     1.577    <hidden>
    SLICE_X31Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.832    -0.761    <hidden>
    SLICE_X31Y99         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.354%)  route 0.200ns (58.646%))
  Logic Levels:           0  
  Clock Path Skew:        -1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.588     1.242    <hidden>
    SLICE_X35Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.383 r  <hidden>
                         net (fo=1, routed)           0.200     1.583    <hidden>
    SLICE_X34Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.857    -0.736    <hidden>
    SLICE_X34Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.648%)  route 0.212ns (56.352%))
  Logic Levels:           0  
  Clock Path Skew:        -1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.628     0.628    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.654 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.558     1.212    <hidden>
    SLICE_X32Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.164     1.376 r  <hidden>
                         net (fo=43, routed)          0.212     1.587    <hidden>
    SLICE_X33Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.824    -0.769    <hidden>
    SLICE_X33Y83         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  sysclk (IN)
                         net (fo=0)                   0.000    41.667    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.325 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  TCK

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.505ns  (logic 0.832ns (11.086%)  route 6.673ns (88.914%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     5.362    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     5.716 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     6.393    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     6.719 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.786     7.505    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.515     2.999    u_jtag_mac/CLK
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[10]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.505ns  (logic 0.832ns (11.086%)  route 6.673ns (88.914%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     5.362    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     5.716 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     6.393    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     6.719 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.786     7.505    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.515     2.999    u_jtag_mac/CLK
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[11]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.505ns  (logic 0.832ns (11.086%)  route 6.673ns (88.914%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     5.362    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     5.716 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     6.393    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     6.719 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.786     7.505    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.515     2.999    u_jtag_mac/CLK
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[12]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.505ns  (logic 0.832ns (11.086%)  route 6.673ns (88.914%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     5.362    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     5.716 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     6.393    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     6.719 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.786     7.505    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.515     2.999    u_jtag_mac/CLK
    SLICE_X40Y42         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[9]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.499ns  (logic 0.832ns (11.094%)  route 6.667ns (88.906%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     5.362    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     5.716 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     6.393    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     6.719 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.781     7.499    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y43         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.516     3.000    u_jtag_mac/CLK
    SLICE_X40Y43         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[13]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.499ns  (logic 0.832ns (11.094%)  route 6.667ns (88.906%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     5.362    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     5.716 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     6.393    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     6.719 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.781     7.499    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y43         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.516     3.000    u_jtag_mac/CLK
    SLICE_X40Y43         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[14]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.499ns  (logic 0.832ns (11.094%)  route 6.667ns (88.906%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        2.463     5.362    u_jtag_mac/chif_reset
    SLICE_X38Y38         LUT5 (Prop_lut5_I1_O)        0.354     5.716 r  u_jtag_mac/ver_act_rd_cnt[15]_i_2/O
                         net (fo=2, routed)           0.677     6.393    u_jtag_mac/ver_act_rd_cnt[15]_i_2_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I1_O)        0.326     6.719 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.781     7.499    u_jtag_mac/ver_act_rd_cnt[3]
    SLICE_X40Y43         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.516     3.000    u_jtag_mac/CLK
    SLICE_X40Y43         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[15]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/FSM_onehot_cs_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.422ns  (logic 0.152ns (2.048%)  route 7.270ns (97.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          5.870     5.870    u_jtag_mac/locked
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.152     6.022 r  u_jtag_mac/FSM_onehot_cs[14]_i_1/O
                         net (fo=23, routed)          1.400     7.422    u_jtag_mac/sys_rst
    SLICE_X36Y35         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.509     2.993    u_jtag_mac/CLK
    SLICE_X36Y35         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[10]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/FSM_onehot_cs_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.422ns  (logic 0.152ns (2.048%)  route 7.270ns (97.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          5.870     5.870    u_jtag_mac/locked
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.152     6.022 r  u_jtag_mac/FSM_onehot_cs[14]_i_1/O
                         net (fo=23, routed)          1.400     7.422    u_jtag_mac/sys_rst
    SLICE_X37Y35         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.509     2.993    u_jtag_mac/CLK
    SLICE_X37Y35         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[13]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/FSM_onehot_cs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.422ns  (logic 0.152ns (2.048%)  route 7.270ns (97.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          5.870     5.870    u_jtag_mac/locked
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.152     6.022 r  u_jtag_mac/FSM_onehot_cs[14]_i_1/O
                         net (fo=23, routed)          1.400     7.422    u_jtag_mac/sys_rst
    SLICE_X37Y35         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.393     1.393    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.484 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.509     2.993    u_jtag_mac/CLK
    SLICE_X37Y35         FDRE                                         r  u_jtag_mac/FSM_onehot_cs_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_BSCANE2/SEL
                            (internal pin)
  Destination:            u_jtag_mac/data_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.045ns (10.772%)  route 0.373ns (89.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/SEL
                         net (fo=1, routed)           0.373     0.373    u_jtag_mac/SEL
    SLICE_X20Y32         LUT2 (Prop_lut2_I1_O)        0.045     0.418 r  u_jtag_mac/data_buffer[15]_i_1/O
                         net (fo=1, routed)           0.000     0.418    u_jtag_mac/p_1_out[15]
    SLICE_X20Y32         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.824     1.575    u_jtag_mac/CLK
    SLICE_X20Y32         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/data_buffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.044ns (2.379%)  route 1.806ns (97.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        0.591     1.850    u_jtag_mac/chif_reset
    SLICE_X20Y32         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.824     1.575    u_jtag_mac/CLK
    SLICE_X20Y32         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/data_buffer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.044ns (2.305%)  route 1.865ns (97.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        0.650     1.909    u_jtag_mac/chif_reset
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.829     1.580    u_jtag_mac/CLK
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/data_buffer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.044ns (2.305%)  route 1.865ns (97.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        0.650     1.909    u_jtag_mac/chif_reset
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.829     1.580    u_jtag_mac/CLK
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/data_buffer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.044ns (2.305%)  route 1.865ns (97.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        0.650     1.909    u_jtag_mac/chif_reset
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.829     1.580    u_jtag_mac/CLK
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/data_buffer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.044ns (2.305%)  route 1.865ns (97.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        0.650     1.909    u_jtag_mac/chif_reset
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.829     1.580    u_jtag_mac/CLK
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[3]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/data_buffer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.044ns (2.305%)  route 1.865ns (97.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        0.650     1.909    u_jtag_mac/chif_reset
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.829     1.580    u_jtag_mac/CLK
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[4]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/data_buffer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.044ns (2.305%)  route 1.865ns (97.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        0.650     1.909    u_jtag_mac/chif_reset
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.829     1.580    u_jtag_mac/CLK
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[5]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/data_buffer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.044ns (2.305%)  route 1.865ns (97.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        0.650     1.909    u_jtag_mac/chif_reset
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.829     1.580    u_jtag_mac/CLK
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[6]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_jtag_mac/data_buffer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.044ns (2.305%)  route 1.865ns (97.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.215     1.215    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.044     1.259 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)        0.650     1.909    u_jtag_mac/chif_reset
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.722     0.722    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.751 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.829     1.580    u_jtag_mac/CLK
    SLICE_X29Y36         FDRE                                         r  u_jtag_mac/data_buffer_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          8688 Endpoints
Min Delay          8688 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_out1_2_reg[1][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.522ns  (logic 0.152ns (0.646%)  route 23.370ns (99.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       20.623    23.522    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/chif_reset
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_out1_2_reg[1][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.433    -1.401    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_out1_2_reg[1][30]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_out1_2_reg[1][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.522ns  (logic 0.152ns (0.646%)  route 23.370ns (99.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       20.623    23.522    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/chif_reset
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_out1_2_reg[1][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.433    -1.401    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_out1_2_reg[1][31]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.522ns  (logic 0.152ns (0.646%)  route 23.370ns (99.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       20.623    23.522    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/chif_reset
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.433    -1.401    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][30]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.522ns  (logic 0.152ns (0.646%)  route 23.370ns (99.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       20.623    23.522    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/chif_reset
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.433    -1.401    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X14Y98         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/rd_3_reg_reg[4][31]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_bypass_reg_reg[1][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.384ns  (logic 0.152ns (0.650%)  route 23.232ns (99.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       20.485    23.384    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/chif_reset
    SLICE_X14Y97         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_bypass_reg_reg[1][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.433    -1.401    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X14Y97         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_bypass_reg_reg[1][30]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_bypass_reg_reg[1][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.384ns  (logic 0.152ns (0.650%)  route 23.232ns (99.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       20.485    23.384    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/chif_reset
    SLICE_X14Y97         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_bypass_reg_reg[1][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.433    -1.401    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X14Y97         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay_bypass_reg_reg[1][31]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay1_bypass_reg_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.235ns  (logic 0.152ns (0.654%)  route 23.083ns (99.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       20.336    23.235    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/chif_reset
    SLICE_X15Y96         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay1_bypass_reg_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.432    -1.402    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X15Y96         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay1_bypass_reg_reg[0][3]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay2_bypass_reg_reg[1][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.235ns  (logic 0.152ns (0.654%)  route 23.083ns (99.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       20.336    23.235    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/chif_reset
    SLICE_X15Y96         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay2_bypass_reg_reg[1][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.432    -1.402    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X15Y96         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay2_bypass_reg_reg[1][8]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay2_bypass_reg_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.235ns  (logic 0.152ns (0.654%)  route 23.083ns (99.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       20.336    23.235    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/chif_reset
    SLICE_X15Y96         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay2_bypass_reg_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.432    -1.402    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X15Y96         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay2_bypass_reg_reg[1][9]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay2_out1_2_reg[1][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.235ns  (logic 0.152ns (0.654%)  route 23.083ns (99.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          2.747     2.747    u_jtag_mac/locked
    SLICE_X9Y36          LUT2 (Prop_lut2_I1_O)        0.152     2.899 r  u_jtag_mac/empty_tmp_d1_i_1/O
                         net (fo=8405, routed)       20.336    23.235    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/chif_reset
    SLICE_X14Y96         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay2_out1_2_reg[1][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       1.432    -1.402    u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/clk_out1
    SLICE_X14Y96         FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_real2uint8/Delay2_out1_2_reg[1][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_raddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.045ns (6.022%)  route 0.702ns (93.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          0.702     0.702    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/locked
    SLICE_X1Y26          LUT5 (Prop_lut5_I1_O)        0.045     0.747 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_raddr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.747    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_raddr[1]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_raddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.847    -0.746    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk_out1
    SLICE_X1Y26          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_raddr_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_waddr_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.045ns (5.628%)  route 0.755ns (94.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          0.755     0.755    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/locked
    SLICE_X1Y26          LUT5 (Prop_lut5_I1_O)        0.045     0.800 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_waddr_1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.800    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_waddr_1[1]_i_1__1_n_0
    SLICE_X1Y26          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_waddr_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.847    -0.746    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/clk_out1
    SLICE_X1Y26          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_waddr_1_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_raddr_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.822ns  (logic 0.045ns (5.471%)  route 0.777ns (94.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          0.777     0.777    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/locked
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045     0.822 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_raddr_1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.822    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_raddr_1[1]_i_1__1_n_0
    SLICE_X3Y26          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_raddr_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.847    -0.746    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/clk_out1
    SLICE_X3Y26          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_raddr_1_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_raddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.045ns (5.466%)  route 0.778ns (94.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          0.778     0.778    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/locked
    SLICE_X1Y26          LUT5 (Prop_lut5_I1_O)        0.045     0.823 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_raddr[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.823    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_raddr[1]_i_1__2_n_0
    SLICE_X1Y26          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_raddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.847    -0.746    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/clk_out1
    SLICE_X1Y26          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_raddr_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_waddr_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.045ns (5.266%)  route 0.810ns (94.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          0.810     0.810    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/locked
    SLICE_X1Y26          LUT4 (Prop_lut4_I1_O)        0.045     0.855 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/mergedDelay_waddr_1[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.855    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_waddr_1_reg[0]_1
    SLICE_X1Y26          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_waddr_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.847    -0.746    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/clk_out1
    SLICE_X1Y26          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mergedDelay_waddr_1_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_waddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.045ns (4.056%)  route 1.064ns (95.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.064     1.064    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/locked
    SLICE_X0Y27          LUT5 (Prop_lut5_I1_O)        0.045     1.109 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_waddr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.109    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_waddr[1]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_waddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.849    -0.744    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk_out1
    SLICE_X0Y27          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_waddr_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_waddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.045ns (4.019%)  route 1.075ns (95.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.075     1.075    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/locked
    SLICE_X0Y27          LUT5 (Prop_lut5_I1_O)        0.045     1.120 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_waddr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.120    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_waddr[0]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_waddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.849    -0.744    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk_out1
    SLICE_X0Y27          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/rd_0_waddr_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/counterSig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.045ns (3.754%)  route 1.154ns (96.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.154     1.154    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/locked
    SLICE_X0Y48          LUT6 (Prop_lut6_I1_O)        0.045     1.199 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/counterSig[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.199    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/counterSig[1]_i_1__4_n_0
    SLICE_X0Y48          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/counterSig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.863    -0.730    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/clk_out1
    SLICE_X0Y48          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/counterSig_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/counterSig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.045ns (3.751%)  route 1.155ns (96.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.155     1.155    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/locked
    SLICE_X0Y48          LUT6 (Prop_lut6_I1_O)        0.045     1.200 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/counterSig[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.200    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/counterSig[2]_i_1__4_n_0
    SLICE_X0Y48          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/counterSig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.863    -0.730    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/clk_out1
    SLICE_X0Y48          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/counterSig_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/counterSig_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.045ns (3.431%)  route 1.267ns (96.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=77, routed)          1.012     1.012    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/locked
    SLICE_X2Y27          LUT4 (Prop_lut4_I1_O)        0.045     1.057 r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/counterSig[4]_i_1__0/O
                         net (fo=5, routed)           0.254     1.312    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/counterSig[4]_i_1__0_n_0
    SLICE_X1Y24          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/counterSig_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=10649, routed)       0.846    -0.747    u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk_out1
    SLICE_X1Y24          FDRE                                         r  u_mwfil_chiftop/u_dut/u_simscape_system/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/counterSig_reg[0]/C





