{"vcs1":{"timestamp_begin":1755501716.035620674, "rt":13.63, "ut":13.84, "st":0.51}}
{"vcselab":{"timestamp_begin":1755501729.741654402, "rt":0.24, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1755501730.036844286, "rt":0.53, "ut":0.32, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1755501715.333980657}
{"VCS_COMP_START_TIME": 1755501715.333980657}
{"VCS_COMP_END_TIME": 1755501730.711955639}
{"VCS_USER_OPTIONS": "-sverilog -full64 -l spi_comp.log -sverilog +v2k +vcs+lic+wait +vcs+flush+all -debug_access+all -kdb -debug_report -top spi_tb -o spi_simv -ntb_opts uvm-ieee-2020-2.0 +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -file /home/user08/training/ww04/SV/uvm_zw/spi/design/spi.f -timescale=1ns/1ps -cm line+tgl+cond+fsm+branch+assert -assert enable_diag"}
{"vcs1": {"peak_mem": 555804}}
{"vcselab": {"peak_mem": 178900}}
