// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

// DATE "03/27/2018 10:59:40"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module uart_control (
	hex2,
	hex1,
	hex0,
	dram_addr,
	write_done,
	in_Clock,
	rx_serial,
	ram_mode,
	retrieve_image,
	tx_serial,
	retrieve_done,
	tx_active);
output 	[6:0] hex2;
output 	[6:0] hex1;
output 	[6:0] hex0;
input 	[17:0] dram_addr;
output 	write_done;
input 	in_Clock;
input 	rx_serial;
input 	ram_mode;
input 	retrieve_image;
output 	tx_serial;
output 	retrieve_done;
output 	tx_active;

// Design Ports Information
// hex2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_done	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_mode	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx_serial	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// retrieve_done	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx_active	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// retrieve_image	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_Clock	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx_serial	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("uart_control_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \dram_addr[0]~input_o ;
wire \dram_addr[1]~input_o ;
wire \dram_addr[2]~input_o ;
wire \dram_addr[3]~input_o ;
wire \dram_addr[4]~input_o ;
wire \dram_addr[5]~input_o ;
wire \dram_addr[6]~input_o ;
wire \dram_addr[7]~input_o ;
wire \dram_addr[8]~input_o ;
wire \dram_addr[9]~input_o ;
wire \dram_addr[10]~input_o ;
wire \dram_addr[11]~input_o ;
wire \dram_addr[12]~input_o ;
wire \dram_addr[13]~input_o ;
wire \dram_addr[14]~input_o ;
wire \dram_addr[15]~input_o ;
wire \ram_mode~input_o ;
wire \dram_addr[16]~input_o ;
wire \dram_addr[17]~input_o ;
wire \in_Clock~input_o ;
wire \mypll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \writer|flag~0_combout ;
wire \writer|flag~q ;
wire \reciever|r_Clock_Count[0]~8_combout ;
wire \reciever|r_Clock_Count[2]~13 ;
wire \reciever|r_Clock_Count[3]~14_combout ;
wire \rx_serial~input_o ;
wire \reciever|r_Rx_Data_R~0_combout ;
wire \reciever|r_Rx_Data_R~q ;
wire \reciever|r_Rx_Data~feeder_combout ;
wire \reciever|r_Rx_Data~q ;
wire \reciever|LessThan1~0_combout ;
wire \reciever|r_Clock_Count[6]~21 ;
wire \reciever|r_Clock_Count[7]~22_combout ;
wire \reciever|Equal0~1_combout ;
wire \reciever|Selector13~0_combout ;
wire \reciever|Selector13~1_combout ;
wire \reciever|r_SM_Main.s_RX_START_BIT~q ;
wire \reciever|r_Clock_Count[2]~24_combout ;
wire \reciever|Selector12~0_combout ;
wire \reciever|r_SM_Main.000~q ;
wire \reciever|LessThan1~2_combout ;
wire \reciever|Selector11~0_combout ;
wire \reciever|Selector11~1_combout ;
wire \reciever|Selector9~3_combout ;
wire \reciever|r_SM_Main.s_RX_STOP_BIT~0_combout ;
wire \reciever|Selector10~2_combout ;
wire \reciever|Selector10~3_combout ;
wire \reciever|Selector9~2_combout ;
wire \reciever|r_SM_Main.s_RX_STOP_BIT~1_combout ;
wire \reciever|r_SM_Main.s_RX_STOP_BIT~2_combout ;
wire \reciever|r_SM_Main.s_RX_STOP_BIT~q ;
wire \reciever|r_SM_Main~9_combout ;
wire \reciever|r_SM_Main.s_CLEANUP~q ;
wire \reciever|r_Clock_Count[2]~26_combout ;
wire \reciever|r_Clock_Count[3]~15 ;
wire \reciever|r_Clock_Count[4]~16_combout ;
wire \reciever|r_Clock_Count[4]~17 ;
wire \reciever|r_Clock_Count[5]~18_combout ;
wire \reciever|r_Clock_Count[5]~19 ;
wire \reciever|r_Clock_Count[6]~20_combout ;
wire \reciever|LessThan1~1_combout ;
wire \reciever|LessThan1~3_combout ;
wire \reciever|r_Clock_Count[2]~25_combout ;
wire \reciever|r_Clock_Count[0]~9 ;
wire \reciever|r_Clock_Count[1]~10_combout ;
wire \reciever|r_Clock_Count[1]~11 ;
wire \reciever|r_Clock_Count[2]~12_combout ;
wire \reciever|Equal0~0_combout ;
wire \reciever|Selector14~0_combout ;
wire \reciever|Selector14~1_combout ;
wire \reciever|Selector14~2_combout ;
wire \reciever|r_SM_Main.s_RX_DATA_BITS~q ;
wire \reciever|Selector0~0_combout ;
wire \reciever|Selector0~1_combout ;
wire \reciever|r_Rx_DV~q ;
wire \writer|Selector10~0_combout ;
wire \writer|Selector10~1_combout ;
wire \writer|STATE.00~q ;
wire \writer|Add0~0_combout ;
wire \writer|Selector30~0_combout ;
wire \writer|Selector30~1_combout ;
wire \writer|Add0~1 ;
wire \writer|Add0~2_combout ;
wire \writer|Selector29~0_combout ;
wire \writer|Selector29~1_combout ;
wire \writer|Add0~3 ;
wire \writer|Add0~4_combout ;
wire \writer|Selector28~0_combout ;
wire \writer|Selector28~1_combout ;
wire \writer|Add0~5 ;
wire \writer|Add0~6_combout ;
wire \writer|Selector27~0_combout ;
wire \writer|Selector27~1_combout ;
wire \writer|Add0~7 ;
wire \writer|Add0~8_combout ;
wire \writer|Selector26~0_combout ;
wire \writer|Selector26~1_combout ;
wire \writer|Add0~9 ;
wire \writer|Add0~10_combout ;
wire \writer|Selector25~0_combout ;
wire \writer|Selector25~1_combout ;
wire \writer|Add0~11 ;
wire \writer|Add0~12_combout ;
wire \writer|Selector24~0_combout ;
wire \writer|Selector24~1_combout ;
wire \writer|Add0~13 ;
wire \writer|Add0~14_combout ;
wire \writer|Selector23~0_combout ;
wire \writer|Selector23~1_combout ;
wire \writer|Add0~15 ;
wire \writer|Add0~16_combout ;
wire \writer|Selector22~0_combout ;
wire \writer|Selector22~1_combout ;
wire \writer|Add0~17 ;
wire \writer|Add0~18_combout ;
wire \writer|Selector21~0_combout ;
wire \writer|Selector21~1_combout ;
wire \writer|Add0~19 ;
wire \writer|Add0~20_combout ;
wire \writer|Selector20~0_combout ;
wire \writer|Selector20~1_combout ;
wire \writer|Add0~21 ;
wire \writer|Add0~23_combout ;
wire \writer|Add0~25_combout ;
wire \writer|Selector19~0_combout ;
wire \writer|Add0~24 ;
wire \writer|Add0~26_combout ;
wire \writer|Add0~28_combout ;
wire \writer|Selector18~0_combout ;
wire \writer|Add0~27 ;
wire \writer|Add0~29_combout ;
wire \writer|Selector17~0_combout ;
wire \writer|Selector17~1_combout ;
wire \writer|Add0~30 ;
wire \writer|Add0~31_combout ;
wire \writer|Selector16~0_combout ;
wire \writer|Selector16~1_combout ;
wire \writer|Add0~32 ;
wire \writer|Add0~33_combout ;
wire \writer|Selector15~0_combout ;
wire \writer|Selector15~1_combout ;
wire \writer|Add0~34 ;
wire \writer|Add0~35_combout ;
wire \writer|Selector14~0_combout ;
wire \writer|Selector14~1_combout ;
wire \writer|Equal1~3_combout ;
wire \writer|Equal1~1_combout ;
wire \writer|Equal1~0_combout ;
wire \writer|Equal1~2_combout ;
wire \writer|Equal1~4_combout ;
wire \writer|Equal1~5_combout ;
wire \writer|Add0~22_combout ;
wire \writer|Add0~36 ;
wire \writer|Add0~37_combout ;
wire \writer|Selector13~0_combout ;
wire \writer|Selector13~1_combout ;
wire \writer|always0~3_combout ;
wire \writer|always0~1_combout ;
wire \writer|always0~2_combout ;
wire \writer|always0~0_combout ;
wire \writer|always0~4_combout ;
wire \writer|always0~5_combout ;
wire \writer|Selector11~0_combout ;
wire \writer|Selector11~1_combout ;
wire \writer|STATE.STORING~q ;
wire \writer|Selector0~0_combout ;
wire \writer|fin~q ;
wire \transmitter|r_Clock_Count[0]~8_combout ;
wire \transmitter|r_Clock_Count[5]~19 ;
wire \transmitter|r_Clock_Count[6]~20_combout ;
wire \transmitter|LessThan1~1_combout ;
wire \transmitter|r_Clock_Count[6]~21 ;
wire \transmitter|r_Clock_Count[7]~22_combout ;
wire \transmitter|LessThan1~2_combout ;
wire \transmitter|LessThan1~3_combout ;
wire \transmitter|Selector12~0_combout ;
wire \transmitter|Selector12~1_combout ;
wire \transmitter|Selector11~0_combout ;
wire \transmitter|Selector11~1_combout ;
wire \transmitter|Selector10~2_combout ;
wire \transmitter|Selector10~0_combout ;
wire \transmitter|Selector10~1_combout ;
wire \transmitter|Selector10~3_combout ;
wire \transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout ;
wire \transmitter|Selector15~0_combout ;
wire \transmitter|r_SM_Main.s_TX_START_BIT~q ;
wire \transmitter|Selector16~0_combout ;
wire \transmitter|r_SM_Main.s_TX_DATA_BITS~q ;
wire \transmitter|r_SM_Main.s_TX_STOP_BIT~1_combout ;
wire \transmitter|r_SM_Main.s_TX_STOP_BIT~q ;
wire \transmitter|Selector1~0_combout ;
wire \transmitter|Selector1~1_combout ;
wire \transmitter|r_Tx_Done~q ;
wire \retrieve_image~input_o ;
wire \retriever|Selector19~7_combout ;
wire \retriever|Selector20~0_combout ;
wire \retriever|STATE.TRANSMITTING~q ;
wire \retriever|Selector7~0_combout ;
wire \retriever|Selector8~0_combout ;
wire \retriever|Selector9~0_combout ;
wire \retriever|Selector10~0_combout ;
wire \retriever|Selector11~0_combout ;
wire \retriever|Selector13~0_combout ;
wire \retriever|Selector14~0_combout ;
wire \retriever|Selector15~0_combout ;
wire \retriever|Selector16~0_combout ;
wire \retriever|Add0~0_combout ;
wire \retriever|Selector17~0_combout ;
wire \retriever|Selector17~1_combout ;
wire \retriever|Add0~1 ;
wire \retriever|Add0~2_combout ;
wire \retriever|Selector16~1_combout ;
wire \retriever|Add0~3 ;
wire \retriever|Add0~4_combout ;
wire \retriever|Selector15~1_combout ;
wire \retriever|Add0~5 ;
wire \retriever|Add0~6_combout ;
wire \retriever|Selector14~1_combout ;
wire \retriever|Add0~7 ;
wire \retriever|Add0~8_combout ;
wire \retriever|Selector13~1_combout ;
wire \retriever|Add0~9 ;
wire \retriever|Add0~10_combout ;
wire \retriever|Selector12~0_combout ;
wire \retriever|Selector12~1_combout ;
wire \retriever|Add0~11 ;
wire \retriever|Add0~12_combout ;
wire \retriever|Selector11~1_combout ;
wire \retriever|Add0~13 ;
wire \retriever|Add0~14_combout ;
wire \retriever|Selector10~1_combout ;
wire \retriever|Add0~15 ;
wire \retriever|Add0~16_combout ;
wire \retriever|Selector9~1_combout ;
wire \retriever|Add0~17 ;
wire \retriever|Add0~18_combout ;
wire \retriever|Selector8~1_combout ;
wire \retriever|Add0~19 ;
wire \retriever|Add0~20_combout ;
wire \retriever|Selector7~1_combout ;
wire \retriever|Selector6~0_combout ;
wire \retriever|Add0~21 ;
wire \retriever|Add0~22_combout ;
wire \retriever|Selector6~1_combout ;
wire \retriever|Selector19~3_combout ;
wire \retriever|Selector19~1_combout ;
wire \retriever|Selector5~0_combout ;
wire \retriever|Add0~23 ;
wire \retriever|Add0~24_combout ;
wire \retriever|Selector5~1_combout ;
wire \retriever|Selector3~0_combout ;
wire \retriever|Selector4~0_combout ;
wire \retriever|Add0~25 ;
wire \retriever|Add0~26_combout ;
wire \retriever|Selector4~1_combout ;
wire \retriever|Add0~27 ;
wire \retriever|Add0~28_combout ;
wire \retriever|Selector3~1_combout ;
wire \retriever|Add0~29 ;
wire \retriever|Add0~30_combout ;
wire \retriever|Selector2~0_combout ;
wire \retriever|Selector2~1_combout ;
wire \retriever|Selector19~4_combout ;
wire \retriever|Selector19~2_combout ;
wire \retriever|Selector19~5_combout ;
wire \retriever|Selector1~0_combout ;
wire \retriever|Add0~31 ;
wire \retriever|Add0~32_combout ;
wire \retriever|Selector1~1_combout ;
wire \retriever|Selector0~0_combout ;
wire \retriever|Add0~33 ;
wire \retriever|Add0~34_combout ;
wire \retriever|Selector0~1_combout ;
wire \retriever|Selector19~6_combout ;
wire \retriever|Selector21~0_combout ;
wire \retriever|STATE.DONE~q ;
wire \retriever|flag~0_combout ;
wire \retriever|flag~q ;
wire \retriever|Selector19~0_combout ;
wire \retriever|Selector19~8_combout ;
wire \retriever|STATE.00~q ;
wire \retriever|Selector22~0_combout ;
wire \retriever|wen~q ;
wire \transmitter|Selector14~0_combout ;
wire \transmitter|r_SM_Main.000~q ;
wire \transmitter|r_Clock_Count[7]~24_combout ;
wire \transmitter|r_Clock_Count[0]~9 ;
wire \transmitter|r_Clock_Count[1]~10_combout ;
wire \transmitter|r_Clock_Count[1]~11 ;
wire \transmitter|r_Clock_Count[2]~12_combout ;
wire \transmitter|r_Clock_Count[2]~13 ;
wire \transmitter|r_Clock_Count[3]~14_combout ;
wire \transmitter|r_Clock_Count[3]~15 ;
wire \transmitter|r_Clock_Count[4]~16_combout ;
wire \transmitter|r_Clock_Count[4]~17 ;
wire \transmitter|r_Clock_Count[5]~18_combout ;
wire \transmitter|LessThan1~0_combout ;
wire \transmitter|Selector13~0_combout ;
wire \transmitter|r_SM_Main.s_CLEANUP~feeder_combout ;
wire \transmitter|r_SM_Main.s_CLEANUP~q ;
wire \transmitter|Selector0~0_combout ;
wire \transmitter|o_Tx_Serial~q ;
wire \retriever|fin~2_combout ;
wire \retriever|fin~3_combout ;
wire \retriever|fin~q ;
wire \transmitter|r_Tx_Active~0_combout ;
wire \transmitter|r_Tx_Active~q ;
wire [4:0] \mypll|altpll_component|auto_generated|wire_pll1_clk ;
wire [2:0] \reciever|r_Bit_Index ;
wire [7:0] \transmitter|r_Clock_Count ;
wire [7:0] \reciever|r_Clock_Count ;
wire [17:0] \retriever|addr ;
wire [2:0] \transmitter|r_Bit_Index ;
wire [17:0] \writer|Addr ;

wire [4:0] \mypll|altpll_component|auto_generated|pll1_CLK_bus ;

assign \mypll|altpll_component|auto_generated|wire_pll1_clk [0] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \mypll|altpll_component|auto_generated|wire_pll1_clk [1] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \mypll|altpll_component|auto_generated|wire_pll1_clk [2] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \mypll|altpll_component|auto_generated|wire_pll1_clk [3] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \mypll|altpll_component|auto_generated|wire_pll1_clk [4] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \hex2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[0]),
	.obar());
// synopsys translate_off
defparam \hex2[0]~output .bus_hold = "false";
defparam \hex2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \hex2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[1]),
	.obar());
// synopsys translate_off
defparam \hex2[1]~output .bus_hold = "false";
defparam \hex2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \hex2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[2]),
	.obar());
// synopsys translate_off
defparam \hex2[2]~output .bus_hold = "false";
defparam \hex2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \hex2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[3]),
	.obar());
// synopsys translate_off
defparam \hex2[3]~output .bus_hold = "false";
defparam \hex2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \hex2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[4]),
	.obar());
// synopsys translate_off
defparam \hex2[4]~output .bus_hold = "false";
defparam \hex2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \hex2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[5]),
	.obar());
// synopsys translate_off
defparam \hex2[5]~output .bus_hold = "false";
defparam \hex2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \hex2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[6]),
	.obar());
// synopsys translate_off
defparam \hex2[6]~output .bus_hold = "false";
defparam \hex2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \hex1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[0]),
	.obar());
// synopsys translate_off
defparam \hex1[0]~output .bus_hold = "false";
defparam \hex1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \hex1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[1]),
	.obar());
// synopsys translate_off
defparam \hex1[1]~output .bus_hold = "false";
defparam \hex1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \hex1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[2]),
	.obar());
// synopsys translate_off
defparam \hex1[2]~output .bus_hold = "false";
defparam \hex1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \hex1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[3]),
	.obar());
// synopsys translate_off
defparam \hex1[3]~output .bus_hold = "false";
defparam \hex1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \hex1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[4]),
	.obar());
// synopsys translate_off
defparam \hex1[4]~output .bus_hold = "false";
defparam \hex1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \hex1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[5]),
	.obar());
// synopsys translate_off
defparam \hex1[5]~output .bus_hold = "false";
defparam \hex1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \hex1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[6]),
	.obar());
// synopsys translate_off
defparam \hex1[6]~output .bus_hold = "false";
defparam \hex1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \hex0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[0]),
	.obar());
// synopsys translate_off
defparam \hex0[0]~output .bus_hold = "false";
defparam \hex0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \hex0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[1]),
	.obar());
// synopsys translate_off
defparam \hex0[1]~output .bus_hold = "false";
defparam \hex0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \hex0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[2]),
	.obar());
// synopsys translate_off
defparam \hex0[2]~output .bus_hold = "false";
defparam \hex0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \hex0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[3]),
	.obar());
// synopsys translate_off
defparam \hex0[3]~output .bus_hold = "false";
defparam \hex0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \hex0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[4]),
	.obar());
// synopsys translate_off
defparam \hex0[4]~output .bus_hold = "false";
defparam \hex0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \hex0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[5]),
	.obar());
// synopsys translate_off
defparam \hex0[5]~output .bus_hold = "false";
defparam \hex0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \hex0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[6]),
	.obar());
// synopsys translate_off
defparam \hex0[6]~output .bus_hold = "false";
defparam \hex0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \write_done~output (
	.i(\writer|fin~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_done),
	.obar());
// synopsys translate_off
defparam \write_done~output .bus_hold = "false";
defparam \write_done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \tx_serial~output (
	.i(\transmitter|o_Tx_Serial~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx_serial),
	.obar());
// synopsys translate_off
defparam \tx_serial~output .bus_hold = "false";
defparam \tx_serial~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \retrieve_done~output (
	.i(\retriever|fin~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(retrieve_done),
	.obar());
// synopsys translate_off
defparam \retrieve_done~output .bus_hold = "false";
defparam \retrieve_done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \tx_active~output (
	.i(\transmitter|r_Tx_Active~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx_active),
	.obar());
// synopsys translate_off
defparam \tx_active~output .bus_hold = "false";
defparam \tx_active~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \in_Clock~input (
	.i(in_Clock),
	.ibar(gnd),
	.o(\in_Clock~input_o ));
// synopsys translate_off
defparam \in_Clock~input .bus_hold = "false";
defparam \in_Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \mypll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\mypll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\in_Clock~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\mypll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\mypll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \mypll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \mypll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \mypll|altpll_component|auto_generated|pll1 .c0_high = 30;
defparam \mypll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .c0_low = 30;
defparam \mypll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \mypll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \mypll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \mypll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \mypll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \mypll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \mypll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \mypll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \mypll|altpll_component|auto_generated|pll1 .m = 12;
defparam \mypll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .n = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \mypll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \mypll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \mypll|altpll_component|auto_generated|pll1 .pll_compensation_delay = 7101;
defparam \mypll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \mypll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \mypll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \mypll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mypll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N12
cycloneive_lcell_comb \writer|flag~0 (
// Equation(s):
// \writer|flag~0_combout  = (\writer|flag~q ) # ((\writer|always0~5_combout  & \writer|STATE.STORING~q ))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|STATE.STORING~q ),
	.datac(\writer|flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|flag~0 .lut_mask = 16'hF8F8;
defparam \writer|flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N13
dffeas \writer|flag (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \writer|flag .is_wysiwyg = "true";
defparam \writer|flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N8
cycloneive_lcell_comb \reciever|r_Clock_Count[0]~8 (
// Equation(s):
// \reciever|r_Clock_Count[0]~8_combout  = \reciever|r_Clock_Count [0] $ (VCC)
// \reciever|r_Clock_Count[0]~9  = CARRY(\reciever|r_Clock_Count [0])

	.dataa(gnd),
	.datab(\reciever|r_Clock_Count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\reciever|r_Clock_Count[0]~8_combout ),
	.cout(\reciever|r_Clock_Count[0]~9 ));
// synopsys translate_off
defparam \reciever|r_Clock_Count[0]~8 .lut_mask = 16'h33CC;
defparam \reciever|r_Clock_Count[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N12
cycloneive_lcell_comb \reciever|r_Clock_Count[2]~12 (
// Equation(s):
// \reciever|r_Clock_Count[2]~12_combout  = (\reciever|r_Clock_Count [2] & (\reciever|r_Clock_Count[1]~11  $ (GND))) # (!\reciever|r_Clock_Count [2] & (!\reciever|r_Clock_Count[1]~11  & VCC))
// \reciever|r_Clock_Count[2]~13  = CARRY((\reciever|r_Clock_Count [2] & !\reciever|r_Clock_Count[1]~11 ))

	.dataa(\reciever|r_Clock_Count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reciever|r_Clock_Count[1]~11 ),
	.combout(\reciever|r_Clock_Count[2]~12_combout ),
	.cout(\reciever|r_Clock_Count[2]~13 ));
// synopsys translate_off
defparam \reciever|r_Clock_Count[2]~12 .lut_mask = 16'hA50A;
defparam \reciever|r_Clock_Count[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N14
cycloneive_lcell_comb \reciever|r_Clock_Count[3]~14 (
// Equation(s):
// \reciever|r_Clock_Count[3]~14_combout  = (\reciever|r_Clock_Count [3] & (!\reciever|r_Clock_Count[2]~13 )) # (!\reciever|r_Clock_Count [3] & ((\reciever|r_Clock_Count[2]~13 ) # (GND)))
// \reciever|r_Clock_Count[3]~15  = CARRY((!\reciever|r_Clock_Count[2]~13 ) # (!\reciever|r_Clock_Count [3]))

	.dataa(gnd),
	.datab(\reciever|r_Clock_Count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reciever|r_Clock_Count[2]~13 ),
	.combout(\reciever|r_Clock_Count[3]~14_combout ),
	.cout(\reciever|r_Clock_Count[3]~15 ));
// synopsys translate_off
defparam \reciever|r_Clock_Count[3]~14 .lut_mask = 16'h3C3F;
defparam \reciever|r_Clock_Count[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \rx_serial~input (
	.i(rx_serial),
	.ibar(gnd),
	.o(\rx_serial~input_o ));
// synopsys translate_off
defparam \rx_serial~input .bus_hold = "false";
defparam \rx_serial~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N6
cycloneive_lcell_comb \reciever|r_Rx_Data_R~0 (
// Equation(s):
// \reciever|r_Rx_Data_R~0_combout  = !\rx_serial~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_serial~input_o ),
	.cin(gnd),
	.combout(\reciever|r_Rx_Data_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Rx_Data_R~0 .lut_mask = 16'h00FF;
defparam \reciever|r_Rx_Data_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N7
dffeas \reciever|r_Rx_Data_R (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Rx_Data_R~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Rx_Data_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Rx_Data_R .is_wysiwyg = "true";
defparam \reciever|r_Rx_Data_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N26
cycloneive_lcell_comb \reciever|r_Rx_Data~feeder (
// Equation(s):
// \reciever|r_Rx_Data~feeder_combout  = \reciever|r_Rx_Data_R~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reciever|r_Rx_Data_R~q ),
	.cin(gnd),
	.combout(\reciever|r_Rx_Data~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Rx_Data~feeder .lut_mask = 16'hFF00;
defparam \reciever|r_Rx_Data~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N27
dffeas \reciever|r_Rx_Data (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Rx_Data~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Rx_Data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Rx_Data .is_wysiwyg = "true";
defparam \reciever|r_Rx_Data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N0
cycloneive_lcell_comb \reciever|LessThan1~0 (
// Equation(s):
// \reciever|LessThan1~0_combout  = (!\reciever|r_Clock_Count [3] & (!\reciever|r_Clock_Count [5] & ((!\reciever|r_Clock_Count [1]) # (!\reciever|r_Clock_Count [2]))))

	.dataa(\reciever|r_Clock_Count [2]),
	.datab(\reciever|r_Clock_Count [1]),
	.datac(\reciever|r_Clock_Count [3]),
	.datad(\reciever|r_Clock_Count [5]),
	.cin(gnd),
	.combout(\reciever|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|LessThan1~0 .lut_mask = 16'h0007;
defparam \reciever|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N20
cycloneive_lcell_comb \reciever|r_Clock_Count[6]~20 (
// Equation(s):
// \reciever|r_Clock_Count[6]~20_combout  = (\reciever|r_Clock_Count [6] & (\reciever|r_Clock_Count[5]~19  $ (GND))) # (!\reciever|r_Clock_Count [6] & (!\reciever|r_Clock_Count[5]~19  & VCC))
// \reciever|r_Clock_Count[6]~21  = CARRY((\reciever|r_Clock_Count [6] & !\reciever|r_Clock_Count[5]~19 ))

	.dataa(gnd),
	.datab(\reciever|r_Clock_Count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reciever|r_Clock_Count[5]~19 ),
	.combout(\reciever|r_Clock_Count[6]~20_combout ),
	.cout(\reciever|r_Clock_Count[6]~21 ));
// synopsys translate_off
defparam \reciever|r_Clock_Count[6]~20 .lut_mask = 16'hC30C;
defparam \reciever|r_Clock_Count[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N22
cycloneive_lcell_comb \reciever|r_Clock_Count[7]~22 (
// Equation(s):
// \reciever|r_Clock_Count[7]~22_combout  = \reciever|r_Clock_Count [7] $ (\reciever|r_Clock_Count[6]~21 )

	.dataa(\reciever|r_Clock_Count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\reciever|r_Clock_Count[6]~21 ),
	.combout(\reciever|r_Clock_Count[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Clock_Count[7]~22 .lut_mask = 16'h5A5A;
defparam \reciever|r_Clock_Count[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N23
dffeas \reciever|r_Clock_Count[7] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[2]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[7] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N28
cycloneive_lcell_comb \reciever|Equal0~1 (
// Equation(s):
// \reciever|Equal0~1_combout  = (!\reciever|r_Clock_Count [7] & (!\reciever|r_Clock_Count [6] & (\reciever|r_Clock_Count [0] & \reciever|r_Clock_Count [5])))

	.dataa(\reciever|r_Clock_Count [7]),
	.datab(\reciever|r_Clock_Count [6]),
	.datac(\reciever|r_Clock_Count [0]),
	.datad(\reciever|r_Clock_Count [5]),
	.cin(gnd),
	.combout(\reciever|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Equal0~1 .lut_mask = 16'h1000;
defparam \reciever|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N28
cycloneive_lcell_comb \reciever|Selector13~0 (
// Equation(s):
// \reciever|Selector13~0_combout  = (!\reciever|r_SM_Main.000~q  & \reciever|r_Rx_Data~q )

	.dataa(gnd),
	.datab(\reciever|r_SM_Main.000~q ),
	.datac(\reciever|r_Rx_Data~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reciever|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector13~0 .lut_mask = 16'h3030;
defparam \reciever|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N18
cycloneive_lcell_comb \reciever|Selector13~1 (
// Equation(s):
// \reciever|Selector13~1_combout  = (\reciever|Selector13~0_combout ) # ((\reciever|r_SM_Main.s_RX_START_BIT~q  & ((!\reciever|Equal0~1_combout ) # (!\reciever|Equal0~0_combout ))))

	.dataa(\reciever|Equal0~0_combout ),
	.datab(\reciever|Selector13~0_combout ),
	.datac(\reciever|r_SM_Main.s_RX_START_BIT~q ),
	.datad(\reciever|Equal0~1_combout ),
	.cin(gnd),
	.combout(\reciever|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector13~1 .lut_mask = 16'hDCFC;
defparam \reciever|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N19
dffeas \reciever|r_SM_Main.s_RX_START_BIT (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_SM_Main.s_RX_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_SM_Main.s_RX_START_BIT .is_wysiwyg = "true";
defparam \reciever|r_SM_Main.s_RX_START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N10
cycloneive_lcell_comb \reciever|r_Clock_Count[2]~24 (
// Equation(s):
// \reciever|r_Clock_Count[2]~24_combout  = (\reciever|Equal0~0_combout  & (\reciever|Equal0~1_combout  & \reciever|r_SM_Main.s_RX_START_BIT~q ))

	.dataa(\reciever|Equal0~0_combout ),
	.datab(\reciever|Equal0~1_combout ),
	.datac(gnd),
	.datad(\reciever|r_SM_Main.s_RX_START_BIT~q ),
	.cin(gnd),
	.combout(\reciever|r_Clock_Count[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Clock_Count[2]~24 .lut_mask = 16'h8800;
defparam \reciever|r_Clock_Count[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N24
cycloneive_lcell_comb \reciever|Selector12~0 (
// Equation(s):
// \reciever|Selector12~0_combout  = (!\reciever|r_SM_Main.s_CLEANUP~q  & ((\reciever|r_Rx_Data~q ) # ((!\reciever|r_Clock_Count[2]~24_combout  & \reciever|r_SM_Main.000~q ))))

	.dataa(\reciever|r_Rx_Data~q ),
	.datab(\reciever|r_Clock_Count[2]~24_combout ),
	.datac(\reciever|r_SM_Main.000~q ),
	.datad(\reciever|r_SM_Main.s_CLEANUP~q ),
	.cin(gnd),
	.combout(\reciever|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector12~0 .lut_mask = 16'h00BA;
defparam \reciever|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N25
dffeas \reciever|r_SM_Main.000 (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_SM_Main.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_SM_Main.000 .is_wysiwyg = "true";
defparam \reciever|r_SM_Main.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N30
cycloneive_lcell_comb \reciever|LessThan1~2 (
// Equation(s):
// \reciever|LessThan1~2_combout  = ((\reciever|LessThan1~0_combout ) # ((!\reciever|r_Clock_Count [4] & !\reciever|r_Clock_Count [5]))) # (!\reciever|r_Clock_Count [6])

	.dataa(\reciever|r_Clock_Count [6]),
	.datab(\reciever|r_Clock_Count [4]),
	.datac(\reciever|LessThan1~0_combout ),
	.datad(\reciever|r_Clock_Count [5]),
	.cin(gnd),
	.combout(\reciever|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|LessThan1~2 .lut_mask = 16'hF5F7;
defparam \reciever|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N26
cycloneive_lcell_comb \reciever|Selector11~0 (
// Equation(s):
// \reciever|Selector11~0_combout  = (\reciever|r_Bit_Index [0] & ((\reciever|r_SM_Main.s_RX_DATA_BITS~q ) # (\reciever|r_SM_Main.000~q )))

	.dataa(gnd),
	.datab(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.datac(\reciever|r_SM_Main.000~q ),
	.datad(\reciever|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\reciever|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector11~0 .lut_mask = 16'hFC00;
defparam \reciever|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N16
cycloneive_lcell_comb \reciever|Selector11~1 (
// Equation(s):
// \reciever|Selector11~1_combout  = \reciever|Selector11~0_combout  $ (((\reciever|r_SM_Main.s_RX_DATA_BITS~q  & ((\reciever|r_Clock_Count [7]) # (!\reciever|LessThan1~2_combout )))))

	.dataa(\reciever|LessThan1~2_combout ),
	.datab(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.datac(\reciever|Selector11~0_combout ),
	.datad(\reciever|r_Clock_Count [7]),
	.cin(gnd),
	.combout(\reciever|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector11~1 .lut_mask = 16'h3CB4;
defparam \reciever|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N17
dffeas \reciever|r_Bit_Index[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \reciever|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N22
cycloneive_lcell_comb \reciever|Selector9~3 (
// Equation(s):
// \reciever|Selector9~3_combout  = (\reciever|r_SM_Main.s_RX_DATA_BITS~q  & (((!\reciever|r_Bit_Index [0]) # (!\reciever|LessThan1~3_combout )))) # (!\reciever|r_SM_Main.s_RX_DATA_BITS~q  & (\reciever|r_SM_Main.000~q ))

	.dataa(\reciever|r_SM_Main.000~q ),
	.datab(\reciever|LessThan1~3_combout ),
	.datac(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.datad(\reciever|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\reciever|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector9~3 .lut_mask = 16'h3AFA;
defparam \reciever|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N2
cycloneive_lcell_comb \reciever|r_SM_Main.s_RX_STOP_BIT~0 (
// Equation(s):
// \reciever|r_SM_Main.s_RX_STOP_BIT~0_combout  = (\reciever|r_SM_Main.s_RX_DATA_BITS~q  & (\reciever|r_Bit_Index [0] & ((\reciever|r_Clock_Count [7]) # (!\reciever|LessThan1~2_combout ))))

	.dataa(\reciever|LessThan1~2_combout ),
	.datab(\reciever|r_Clock_Count [7]),
	.datac(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.datad(\reciever|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\reciever|r_SM_Main.s_RX_STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_SM_Main.s_RX_STOP_BIT~0 .lut_mask = 16'hD000;
defparam \reciever|r_SM_Main.s_RX_STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N28
cycloneive_lcell_comb \reciever|Selector10~2 (
// Equation(s):
// \reciever|Selector10~2_combout  = (\reciever|r_SM_Main.s_RX_DATA_BITS~q  & (\reciever|r_Bit_Index [1] $ (((\reciever|LessThan1~3_combout  & \reciever|r_Bit_Index [0])))))

	.dataa(\reciever|r_Bit_Index [1]),
	.datab(\reciever|LessThan1~3_combout ),
	.datac(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.datad(\reciever|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\reciever|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector10~2 .lut_mask = 16'h60A0;
defparam \reciever|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N12
cycloneive_lcell_comb \reciever|Selector10~3 (
// Equation(s):
// \reciever|Selector10~3_combout  = (\reciever|Selector10~2_combout ) # ((\reciever|r_SM_Main.000~q  & (!\reciever|r_SM_Main.s_RX_DATA_BITS~q  & \reciever|r_Bit_Index [1])))

	.dataa(\reciever|r_SM_Main.000~q ),
	.datab(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.datac(\reciever|r_Bit_Index [1]),
	.datad(\reciever|Selector10~2_combout ),
	.cin(gnd),
	.combout(\reciever|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector10~3 .lut_mask = 16'hFF20;
defparam \reciever|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N13
dffeas \reciever|r_Bit_Index[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|Selector10~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \reciever|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N14
cycloneive_lcell_comb \reciever|Selector9~2 (
// Equation(s):
// \reciever|Selector9~2_combout  = (\reciever|r_Bit_Index [2] & ((\reciever|Selector9~3_combout ) # ((\reciever|r_SM_Main.s_RX_STOP_BIT~0_combout  & !\reciever|r_Bit_Index [1])))) # (!\reciever|r_Bit_Index [2] & 
// (((\reciever|r_SM_Main.s_RX_STOP_BIT~0_combout  & \reciever|r_Bit_Index [1]))))

	.dataa(\reciever|Selector9~3_combout ),
	.datab(\reciever|r_SM_Main.s_RX_STOP_BIT~0_combout ),
	.datac(\reciever|r_Bit_Index [2]),
	.datad(\reciever|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\reciever|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector9~2 .lut_mask = 16'hACE0;
defparam \reciever|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N15
dffeas \reciever|r_Bit_Index[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \reciever|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N0
cycloneive_lcell_comb \reciever|r_SM_Main.s_RX_STOP_BIT~1 (
// Equation(s):
// \reciever|r_SM_Main.s_RX_STOP_BIT~1_combout  = (\reciever|r_Bit_Index [2] & \reciever|r_Bit_Index [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reciever|r_Bit_Index [2]),
	.datad(\reciever|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\reciever|r_SM_Main.s_RX_STOP_BIT~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_SM_Main.s_RX_STOP_BIT~1 .lut_mask = 16'hF000;
defparam \reciever|r_SM_Main.s_RX_STOP_BIT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N24
cycloneive_lcell_comb \reciever|r_SM_Main.s_RX_STOP_BIT~2 (
// Equation(s):
// \reciever|r_SM_Main.s_RX_STOP_BIT~2_combout  = (\reciever|LessThan1~3_combout  & (\reciever|r_SM_Main.s_RX_STOP_BIT~1_combout  & ((\reciever|r_SM_Main.s_RX_STOP_BIT~0_combout )))) # (!\reciever|LessThan1~3_combout  & ((\reciever|r_SM_Main.s_RX_STOP_BIT~q 
// ) # ((\reciever|r_SM_Main.s_RX_STOP_BIT~1_combout  & \reciever|r_SM_Main.s_RX_STOP_BIT~0_combout ))))

	.dataa(\reciever|LessThan1~3_combout ),
	.datab(\reciever|r_SM_Main.s_RX_STOP_BIT~1_combout ),
	.datac(\reciever|r_SM_Main.s_RX_STOP_BIT~q ),
	.datad(\reciever|r_SM_Main.s_RX_STOP_BIT~0_combout ),
	.cin(gnd),
	.combout(\reciever|r_SM_Main.s_RX_STOP_BIT~2_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_SM_Main.s_RX_STOP_BIT~2 .lut_mask = 16'hDC50;
defparam \reciever|r_SM_Main.s_RX_STOP_BIT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N25
dffeas \reciever|r_SM_Main.s_RX_STOP_BIT (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_SM_Main.s_RX_STOP_BIT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_SM_Main.s_RX_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_SM_Main.s_RX_STOP_BIT .is_wysiwyg = "true";
defparam \reciever|r_SM_Main.s_RX_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N4
cycloneive_lcell_comb \reciever|r_SM_Main~9 (
// Equation(s):
// \reciever|r_SM_Main~9_combout  = (\reciever|r_SM_Main.s_RX_STOP_BIT~q  & ((\reciever|r_Clock_Count [7]) # ((!\reciever|LessThan1~1_combout  & !\reciever|LessThan1~0_combout ))))

	.dataa(\reciever|LessThan1~1_combout ),
	.datab(\reciever|LessThan1~0_combout ),
	.datac(\reciever|r_Clock_Count [7]),
	.datad(\reciever|r_SM_Main.s_RX_STOP_BIT~q ),
	.cin(gnd),
	.combout(\reciever|r_SM_Main~9_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_SM_Main~9 .lut_mask = 16'hF100;
defparam \reciever|r_SM_Main~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N5
dffeas \reciever|r_SM_Main.s_CLEANUP (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_SM_Main~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_SM_Main.s_CLEANUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_SM_Main.s_CLEANUP .is_wysiwyg = "true";
defparam \reciever|r_SM_Main.s_CLEANUP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N6
cycloneive_lcell_comb \reciever|r_Clock_Count[2]~26 (
// Equation(s):
// \reciever|r_Clock_Count[2]~26_combout  = (!\reciever|r_SM_Main.s_CLEANUP~q  & ((\reciever|r_Rx_Data~q ) # (!\reciever|r_Clock_Count[2]~24_combout )))

	.dataa(\reciever|r_Rx_Data~q ),
	.datab(\reciever|r_SM_Main.s_CLEANUP~q ),
	.datac(\reciever|r_Clock_Count[2]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reciever|r_Clock_Count[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Clock_Count[2]~26 .lut_mask = 16'h2323;
defparam \reciever|r_Clock_Count[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N15
dffeas \reciever|r_Clock_Count[3] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[2]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[3] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N16
cycloneive_lcell_comb \reciever|r_Clock_Count[4]~16 (
// Equation(s):
// \reciever|r_Clock_Count[4]~16_combout  = (\reciever|r_Clock_Count [4] & (\reciever|r_Clock_Count[3]~15  $ (GND))) # (!\reciever|r_Clock_Count [4] & (!\reciever|r_Clock_Count[3]~15  & VCC))
// \reciever|r_Clock_Count[4]~17  = CARRY((\reciever|r_Clock_Count [4] & !\reciever|r_Clock_Count[3]~15 ))

	.dataa(gnd),
	.datab(\reciever|r_Clock_Count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reciever|r_Clock_Count[3]~15 ),
	.combout(\reciever|r_Clock_Count[4]~16_combout ),
	.cout(\reciever|r_Clock_Count[4]~17 ));
// synopsys translate_off
defparam \reciever|r_Clock_Count[4]~16 .lut_mask = 16'hC30C;
defparam \reciever|r_Clock_Count[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N17
dffeas \reciever|r_Clock_Count[4] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[2]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[4] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N18
cycloneive_lcell_comb \reciever|r_Clock_Count[5]~18 (
// Equation(s):
// \reciever|r_Clock_Count[5]~18_combout  = (\reciever|r_Clock_Count [5] & (!\reciever|r_Clock_Count[4]~17 )) # (!\reciever|r_Clock_Count [5] & ((\reciever|r_Clock_Count[4]~17 ) # (GND)))
// \reciever|r_Clock_Count[5]~19  = CARRY((!\reciever|r_Clock_Count[4]~17 ) # (!\reciever|r_Clock_Count [5]))

	.dataa(gnd),
	.datab(\reciever|r_Clock_Count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reciever|r_Clock_Count[4]~17 ),
	.combout(\reciever|r_Clock_Count[5]~18_combout ),
	.cout(\reciever|r_Clock_Count[5]~19 ));
// synopsys translate_off
defparam \reciever|r_Clock_Count[5]~18 .lut_mask = 16'h3C3F;
defparam \reciever|r_Clock_Count[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N19
dffeas \reciever|r_Clock_Count[5] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[2]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[5] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N21
dffeas \reciever|r_Clock_Count[6] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[2]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[6] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N26
cycloneive_lcell_comb \reciever|LessThan1~1 (
// Equation(s):
// \reciever|LessThan1~1_combout  = ((!\reciever|r_Clock_Count [4] & !\reciever|r_Clock_Count [5])) # (!\reciever|r_Clock_Count [6])

	.dataa(gnd),
	.datab(\reciever|r_Clock_Count [6]),
	.datac(\reciever|r_Clock_Count [4]),
	.datad(\reciever|r_Clock_Count [5]),
	.cin(gnd),
	.combout(\reciever|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|LessThan1~1 .lut_mask = 16'h333F;
defparam \reciever|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N24
cycloneive_lcell_comb \reciever|LessThan1~3 (
// Equation(s):
// \reciever|LessThan1~3_combout  = (\reciever|r_Clock_Count [7]) # ((!\reciever|LessThan1~1_combout  & !\reciever|LessThan1~0_combout ))

	.dataa(\reciever|LessThan1~1_combout ),
	.datab(\reciever|LessThan1~0_combout ),
	.datac(\reciever|r_Clock_Count [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reciever|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|LessThan1~3 .lut_mask = 16'hF1F1;
defparam \reciever|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N20
cycloneive_lcell_comb \reciever|r_Clock_Count[2]~25 (
// Equation(s):
// \reciever|r_Clock_Count[2]~25_combout  = ((\reciever|r_Clock_Count[2]~24_combout ) # ((!\reciever|Selector0~0_combout  & \reciever|LessThan1~3_combout ))) # (!\reciever|r_SM_Main.000~q )

	.dataa(\reciever|Selector0~0_combout ),
	.datab(\reciever|LessThan1~3_combout ),
	.datac(\reciever|r_SM_Main.000~q ),
	.datad(\reciever|r_Clock_Count[2]~24_combout ),
	.cin(gnd),
	.combout(\reciever|r_Clock_Count[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|r_Clock_Count[2]~25 .lut_mask = 16'hFF4F;
defparam \reciever|r_Clock_Count[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N9
dffeas \reciever|r_Clock_Count[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[2]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[0] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N10
cycloneive_lcell_comb \reciever|r_Clock_Count[1]~10 (
// Equation(s):
// \reciever|r_Clock_Count[1]~10_combout  = (\reciever|r_Clock_Count [1] & (!\reciever|r_Clock_Count[0]~9 )) # (!\reciever|r_Clock_Count [1] & ((\reciever|r_Clock_Count[0]~9 ) # (GND)))
// \reciever|r_Clock_Count[1]~11  = CARRY((!\reciever|r_Clock_Count[0]~9 ) # (!\reciever|r_Clock_Count [1]))

	.dataa(gnd),
	.datab(\reciever|r_Clock_Count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reciever|r_Clock_Count[0]~9 ),
	.combout(\reciever|r_Clock_Count[1]~10_combout ),
	.cout(\reciever|r_Clock_Count[1]~11 ));
// synopsys translate_off
defparam \reciever|r_Clock_Count[1]~10 .lut_mask = 16'h3C3F;
defparam \reciever|r_Clock_Count[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y32_N11
dffeas \reciever|r_Clock_Count[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[2]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[1] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N13
dffeas \reciever|r_Clock_Count[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|r_Clock_Count[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reciever|r_Clock_Count[2]~25_combout ),
	.sload(gnd),
	.ena(\reciever|r_Clock_Count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Clock_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Clock_Count[2] .is_wysiwyg = "true";
defparam \reciever|r_Clock_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N2
cycloneive_lcell_comb \reciever|Equal0~0 (
// Equation(s):
// \reciever|Equal0~0_combout  = (!\reciever|r_Clock_Count [2] & (\reciever|r_Clock_Count [1] & (\reciever|r_Clock_Count [3] & !\reciever|r_Clock_Count [4])))

	.dataa(\reciever|r_Clock_Count [2]),
	.datab(\reciever|r_Clock_Count [1]),
	.datac(\reciever|r_Clock_Count [3]),
	.datad(\reciever|r_Clock_Count [4]),
	.cin(gnd),
	.combout(\reciever|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Equal0~0 .lut_mask = 16'h0040;
defparam \reciever|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N30
cycloneive_lcell_comb \reciever|Selector14~0 (
// Equation(s):
// \reciever|Selector14~0_combout  = (\reciever|Equal0~0_combout  & (\reciever|Equal0~1_combout  & (\reciever|r_Rx_Data~q  & \reciever|r_SM_Main.s_RX_START_BIT~q )))

	.dataa(\reciever|Equal0~0_combout ),
	.datab(\reciever|Equal0~1_combout ),
	.datac(\reciever|r_Rx_Data~q ),
	.datad(\reciever|r_SM_Main.s_RX_START_BIT~q ),
	.cin(gnd),
	.combout(\reciever|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector14~0 .lut_mask = 16'h8000;
defparam \reciever|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N8
cycloneive_lcell_comb \reciever|Selector14~1 (
// Equation(s):
// \reciever|Selector14~1_combout  = (\reciever|r_SM_Main.s_RX_DATA_BITS~q  & (((!\reciever|r_Bit_Index [0]) # (!\reciever|r_Bit_Index [2])) # (!\reciever|r_Bit_Index [1])))

	.dataa(\reciever|r_Bit_Index [1]),
	.datab(\reciever|r_Bit_Index [2]),
	.datac(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.datad(\reciever|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\reciever|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector14~1 .lut_mask = 16'h70F0;
defparam \reciever|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N4
cycloneive_lcell_comb \reciever|Selector14~2 (
// Equation(s):
// \reciever|Selector14~2_combout  = (\reciever|Selector14~0_combout ) # ((\reciever|Selector14~1_combout ) # ((\reciever|r_SM_Main.s_RX_DATA_BITS~q  & !\reciever|LessThan1~3_combout )))

	.dataa(\reciever|Selector14~0_combout ),
	.datab(\reciever|Selector14~1_combout ),
	.datac(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.datad(\reciever|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\reciever|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector14~2 .lut_mask = 16'hEEFE;
defparam \reciever|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N5
dffeas \reciever|r_SM_Main.s_RX_DATA_BITS (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_SM_Main.s_RX_DATA_BITS .is_wysiwyg = "true";
defparam \reciever|r_SM_Main.s_RX_DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N6
cycloneive_lcell_comb \reciever|Selector0~0 (
// Equation(s):
// \reciever|Selector0~0_combout  = (!\reciever|r_SM_Main.s_RX_DATA_BITS~q  & !\reciever|r_SM_Main.s_RX_STOP_BIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reciever|r_SM_Main.s_RX_DATA_BITS~q ),
	.datad(\reciever|r_SM_Main.s_RX_STOP_BIT~q ),
	.cin(gnd),
	.combout(\reciever|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector0~0 .lut_mask = 16'h000F;
defparam \reciever|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N26
cycloneive_lcell_comb \reciever|Selector0~1 (
// Equation(s):
// \reciever|Selector0~1_combout  = (\reciever|r_SM_Main~9_combout ) # ((\reciever|r_Rx_DV~q  & ((\reciever|r_SM_Main.s_RX_START_BIT~q ) # (!\reciever|Selector0~0_combout ))))

	.dataa(\reciever|Selector0~0_combout ),
	.datab(\reciever|r_SM_Main~9_combout ),
	.datac(\reciever|r_Rx_DV~q ),
	.datad(\reciever|r_SM_Main.s_RX_START_BIT~q ),
	.cin(gnd),
	.combout(\reciever|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \reciever|Selector0~1 .lut_mask = 16'hFCDC;
defparam \reciever|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N27
dffeas \reciever|r_Rx_DV (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reciever|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reciever|r_Rx_DV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reciever|r_Rx_DV .is_wysiwyg = "true";
defparam \reciever|r_Rx_DV .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N6
cycloneive_lcell_comb \writer|Selector10~0 (
// Equation(s):
// \writer|Selector10~0_combout  = (!\writer|STATE.00~q  & !\reciever|r_Rx_DV~q )

	.dataa(gnd),
	.datab(\writer|STATE.00~q ),
	.datac(\reciever|r_Rx_DV~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector10~0 .lut_mask = 16'h0303;
defparam \writer|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N0
cycloneive_lcell_comb \writer|Selector10~1 (
// Equation(s):
// \writer|Selector10~1_combout  = (\writer|STATE.STORING~q  & (!\writer|always0~5_combout  & ((\writer|Equal1~5_combout ) # (!\writer|Selector10~0_combout )))) # (!\writer|STATE.STORING~q  & (!\writer|Selector10~0_combout ))

	.dataa(\writer|STATE.STORING~q ),
	.datab(\writer|Selector10~0_combout ),
	.datac(\writer|always0~5_combout ),
	.datad(\writer|Equal1~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector10~1 .lut_mask = 16'h1B13;
defparam \writer|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N1
dffeas \writer|STATE.00 (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|STATE.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \writer|STATE.00 .is_wysiwyg = "true";
defparam \writer|STATE.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N14
cycloneive_lcell_comb \writer|Add0~0 (
// Equation(s):
// \writer|Add0~0_combout  = (\writer|Addr [0] & (\reciever|r_Rx_DV~q  $ (VCC))) # (!\writer|Addr [0] & (\reciever|r_Rx_DV~q  & VCC))
// \writer|Add0~1  = CARRY((\writer|Addr [0] & \reciever|r_Rx_DV~q ))

	.dataa(\writer|Addr [0]),
	.datab(\reciever|r_Rx_DV~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\writer|Add0~0_combout ),
	.cout(\writer|Add0~1 ));
// synopsys translate_off
defparam \writer|Add0~0 .lut_mask = 16'h6688;
defparam \writer|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N28
cycloneive_lcell_comb \writer|Selector30~0 (
// Equation(s):
// \writer|Selector30~0_combout  = (\writer|STATE.STORING~q  & (!\writer|always0~5_combout  & ((\writer|Add0~0_combout ) # (\writer|Equal1~5_combout ))))

	.dataa(\writer|STATE.STORING~q ),
	.datab(\writer|Add0~0_combout ),
	.datac(\writer|always0~5_combout ),
	.datad(\writer|Equal1~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector30~0 .lut_mask = 16'h0A08;
defparam \writer|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N6
cycloneive_lcell_comb \writer|Selector30~1 (
// Equation(s):
// \writer|Selector30~1_combout  = (\writer|Selector30~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [0]))

	.dataa(gnd),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [0]),
	.datad(\writer|Selector30~0_combout ),
	.cin(gnd),
	.combout(\writer|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector30~1 .lut_mask = 16'hFF30;
defparam \writer|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y31_N7
dffeas \writer|Addr[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[0] .is_wysiwyg = "true";
defparam \writer|Addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N16
cycloneive_lcell_comb \writer|Add0~2 (
// Equation(s):
// \writer|Add0~2_combout  = (\writer|Addr [1] & (!\writer|Add0~1 )) # (!\writer|Addr [1] & ((\writer|Add0~1 ) # (GND)))
// \writer|Add0~3  = CARRY((!\writer|Add0~1 ) # (!\writer|Addr [1]))

	.dataa(gnd),
	.datab(\writer|Addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~1 ),
	.combout(\writer|Add0~2_combout ),
	.cout(\writer|Add0~3 ));
// synopsys translate_off
defparam \writer|Add0~2 .lut_mask = 16'h3C3F;
defparam \writer|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N22
cycloneive_lcell_comb \writer|Selector29~0 (
// Equation(s):
// \writer|Selector29~0_combout  = (\writer|STATE.STORING~q  & (!\writer|always0~5_combout  & ((\writer|Add0~2_combout ) # (\writer|Equal1~5_combout ))))

	.dataa(\writer|Add0~2_combout ),
	.datab(\writer|STATE.STORING~q ),
	.datac(\writer|always0~5_combout ),
	.datad(\writer|Equal1~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector29~0 .lut_mask = 16'h0C08;
defparam \writer|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N0
cycloneive_lcell_comb \writer|Selector29~1 (
// Equation(s):
// \writer|Selector29~1_combout  = (\writer|Selector29~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [1]))

	.dataa(\writer|Selector29~0_combout ),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector29~1 .lut_mask = 16'hBABA;
defparam \writer|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y31_N1
dffeas \writer|Addr[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[1] .is_wysiwyg = "true";
defparam \writer|Addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N18
cycloneive_lcell_comb \writer|Add0~4 (
// Equation(s):
// \writer|Add0~4_combout  = (\writer|Addr [2] & (\writer|Add0~3  $ (GND))) # (!\writer|Addr [2] & (!\writer|Add0~3  & VCC))
// \writer|Add0~5  = CARRY((\writer|Addr [2] & !\writer|Add0~3 ))

	.dataa(\writer|Addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~3 ),
	.combout(\writer|Add0~4_combout ),
	.cout(\writer|Add0~5 ));
// synopsys translate_off
defparam \writer|Add0~4 .lut_mask = 16'hA50A;
defparam \writer|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N24
cycloneive_lcell_comb \writer|Selector28~0 (
// Equation(s):
// \writer|Selector28~0_combout  = (!\writer|always0~5_combout  & (\writer|STATE.STORING~q  & ((\writer|Add0~4_combout ) # (\writer|Equal1~5_combout ))))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Add0~4_combout ),
	.datac(\writer|STATE.STORING~q ),
	.datad(\writer|Equal1~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector28~0 .lut_mask = 16'h5040;
defparam \writer|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N2
cycloneive_lcell_comb \writer|Selector28~1 (
// Equation(s):
// \writer|Selector28~1_combout  = (\writer|Selector28~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [2]))

	.dataa(gnd),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [2]),
	.datad(\writer|Selector28~0_combout ),
	.cin(gnd),
	.combout(\writer|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector28~1 .lut_mask = 16'hFF30;
defparam \writer|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y31_N3
dffeas \writer|Addr[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector28~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[2] .is_wysiwyg = "true";
defparam \writer|Addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N20
cycloneive_lcell_comb \writer|Add0~6 (
// Equation(s):
// \writer|Add0~6_combout  = (\writer|Addr [3] & (!\writer|Add0~5 )) # (!\writer|Addr [3] & ((\writer|Add0~5 ) # (GND)))
// \writer|Add0~7  = CARRY((!\writer|Add0~5 ) # (!\writer|Addr [3]))

	.dataa(\writer|Addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~5 ),
	.combout(\writer|Add0~6_combout ),
	.cout(\writer|Add0~7 ));
// synopsys translate_off
defparam \writer|Add0~6 .lut_mask = 16'h5A5F;
defparam \writer|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N10
cycloneive_lcell_comb \writer|Selector27~0 (
// Equation(s):
// \writer|Selector27~0_combout  = (!\writer|always0~5_combout  & (\writer|STATE.STORING~q  & ((\writer|Add0~6_combout ) # (\writer|Equal1~5_combout ))))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Add0~6_combout ),
	.datac(\writer|STATE.STORING~q ),
	.datad(\writer|Equal1~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector27~0 .lut_mask = 16'h5040;
defparam \writer|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N20
cycloneive_lcell_comb \writer|Selector27~1 (
// Equation(s):
// \writer|Selector27~1_combout  = (\writer|Selector27~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [3]))

	.dataa(gnd),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [3]),
	.datad(\writer|Selector27~0_combout ),
	.cin(gnd),
	.combout(\writer|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector27~1 .lut_mask = 16'hFF30;
defparam \writer|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y31_N21
dffeas \writer|Addr[3] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[3] .is_wysiwyg = "true";
defparam \writer|Addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N22
cycloneive_lcell_comb \writer|Add0~8 (
// Equation(s):
// \writer|Add0~8_combout  = (\writer|Addr [4] & (\writer|Add0~7  $ (GND))) # (!\writer|Addr [4] & (!\writer|Add0~7  & VCC))
// \writer|Add0~9  = CARRY((\writer|Addr [4] & !\writer|Add0~7 ))

	.dataa(gnd),
	.datab(\writer|Addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~7 ),
	.combout(\writer|Add0~8_combout ),
	.cout(\writer|Add0~9 ));
// synopsys translate_off
defparam \writer|Add0~8 .lut_mask = 16'hC30C;
defparam \writer|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N10
cycloneive_lcell_comb \writer|Selector26~0 (
// Equation(s):
// \writer|Selector26~0_combout  = (\writer|STATE.STORING~q  & (!\writer|always0~5_combout  & ((\writer|Add0~8_combout ) # (\writer|Equal1~5_combout ))))

	.dataa(\writer|Add0~8_combout ),
	.datab(\writer|STATE.STORING~q ),
	.datac(\writer|Equal1~5_combout ),
	.datad(\writer|always0~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector26~0 .lut_mask = 16'h00C8;
defparam \writer|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N2
cycloneive_lcell_comb \writer|Selector26~1 (
// Equation(s):
// \writer|Selector26~1_combout  = (\writer|Selector26~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [4]))

	.dataa(gnd),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [4]),
	.datad(\writer|Selector26~0_combout ),
	.cin(gnd),
	.combout(\writer|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector26~1 .lut_mask = 16'hFF30;
defparam \writer|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N3
dffeas \writer|Addr[4] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[4] .is_wysiwyg = "true";
defparam \writer|Addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N24
cycloneive_lcell_comb \writer|Add0~10 (
// Equation(s):
// \writer|Add0~10_combout  = (\writer|Addr [5] & (!\writer|Add0~9 )) # (!\writer|Addr [5] & ((\writer|Add0~9 ) # (GND)))
// \writer|Add0~11  = CARRY((!\writer|Add0~9 ) # (!\writer|Addr [5]))

	.dataa(gnd),
	.datab(\writer|Addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~9 ),
	.combout(\writer|Add0~10_combout ),
	.cout(\writer|Add0~11 ));
// synopsys translate_off
defparam \writer|Add0~10 .lut_mask = 16'h3C3F;
defparam \writer|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N12
cycloneive_lcell_comb \writer|Selector25~0 (
// Equation(s):
// \writer|Selector25~0_combout  = (\writer|STATE.STORING~q  & (!\writer|always0~5_combout  & ((\writer|Add0~10_combout ) # (\writer|Equal1~5_combout ))))

	.dataa(\writer|STATE.STORING~q ),
	.datab(\writer|Add0~10_combout ),
	.datac(\writer|Equal1~5_combout ),
	.datad(\writer|always0~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector25~0 .lut_mask = 16'h00A8;
defparam \writer|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N4
cycloneive_lcell_comb \writer|Selector25~1 (
// Equation(s):
// \writer|Selector25~1_combout  = (\writer|Selector25~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [5]))

	.dataa(gnd),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [5]),
	.datad(\writer|Selector25~0_combout ),
	.cin(gnd),
	.combout(\writer|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector25~1 .lut_mask = 16'hFF30;
defparam \writer|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N5
dffeas \writer|Addr[5] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[5] .is_wysiwyg = "true";
defparam \writer|Addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N26
cycloneive_lcell_comb \writer|Add0~12 (
// Equation(s):
// \writer|Add0~12_combout  = (\writer|Addr [6] & (\writer|Add0~11  $ (GND))) # (!\writer|Addr [6] & (!\writer|Add0~11  & VCC))
// \writer|Add0~13  = CARRY((\writer|Addr [6] & !\writer|Add0~11 ))

	.dataa(\writer|Addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~11 ),
	.combout(\writer|Add0~12_combout ),
	.cout(\writer|Add0~13 ));
// synopsys translate_off
defparam \writer|Add0~12 .lut_mask = 16'hA50A;
defparam \writer|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N30
cycloneive_lcell_comb \writer|Selector24~0 (
// Equation(s):
// \writer|Selector24~0_combout  = (\writer|STATE.STORING~q  & (!\writer|always0~5_combout  & ((\writer|Add0~12_combout ) # (\writer|Equal1~5_combout ))))

	.dataa(\writer|Add0~12_combout ),
	.datab(\writer|STATE.STORING~q ),
	.datac(\writer|always0~5_combout ),
	.datad(\writer|Equal1~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector24~0 .lut_mask = 16'h0C08;
defparam \writer|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N0
cycloneive_lcell_comb \writer|Selector24~1 (
// Equation(s):
// \writer|Selector24~1_combout  = (\writer|Selector24~0_combout ) # ((\writer|Addr [6] & !\writer|STATE.00~q ))

	.dataa(\writer|Selector24~0_combout ),
	.datab(gnd),
	.datac(\writer|Addr [6]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector24~1 .lut_mask = 16'hAAFA;
defparam \writer|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N1
dffeas \writer|Addr[6] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[6] .is_wysiwyg = "true";
defparam \writer|Addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N28
cycloneive_lcell_comb \writer|Add0~14 (
// Equation(s):
// \writer|Add0~14_combout  = (\writer|Addr [7] & (!\writer|Add0~13 )) # (!\writer|Addr [7] & ((\writer|Add0~13 ) # (GND)))
// \writer|Add0~15  = CARRY((!\writer|Add0~13 ) # (!\writer|Addr [7]))

	.dataa(gnd),
	.datab(\writer|Addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~13 ),
	.combout(\writer|Add0~14_combout ),
	.cout(\writer|Add0~15 ));
// synopsys translate_off
defparam \writer|Add0~14 .lut_mask = 16'h3C3F;
defparam \writer|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N16
cycloneive_lcell_comb \writer|Selector23~0 (
// Equation(s):
// \writer|Selector23~0_combout  = (!\writer|always0~5_combout  & (\writer|STATE.STORING~q  & ((\writer|Add0~14_combout ) # (\writer|Equal1~5_combout ))))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Add0~14_combout ),
	.datac(\writer|STATE.STORING~q ),
	.datad(\writer|Equal1~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector23~0 .lut_mask = 16'h5040;
defparam \writer|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N18
cycloneive_lcell_comb \writer|Selector23~1 (
// Equation(s):
// \writer|Selector23~1_combout  = (\writer|Selector23~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [7]))

	.dataa(gnd),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [7]),
	.datad(\writer|Selector23~0_combout ),
	.cin(gnd),
	.combout(\writer|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector23~1 .lut_mask = 16'hFF30;
defparam \writer|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y31_N19
dffeas \writer|Addr[7] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[7] .is_wysiwyg = "true";
defparam \writer|Addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N30
cycloneive_lcell_comb \writer|Add0~16 (
// Equation(s):
// \writer|Add0~16_combout  = (\writer|Addr [8] & (\writer|Add0~15  $ (GND))) # (!\writer|Addr [8] & (!\writer|Add0~15  & VCC))
// \writer|Add0~17  = CARRY((\writer|Addr [8] & !\writer|Add0~15 ))

	.dataa(gnd),
	.datab(\writer|Addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~15 ),
	.combout(\writer|Add0~16_combout ),
	.cout(\writer|Add0~17 ));
// synopsys translate_off
defparam \writer|Add0~16 .lut_mask = 16'hC30C;
defparam \writer|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N20
cycloneive_lcell_comb \writer|Selector22~0 (
// Equation(s):
// \writer|Selector22~0_combout  = (!\writer|always0~5_combout  & (\writer|STATE.STORING~q  & ((\writer|Add0~16_combout ) # (\writer|Equal1~5_combout ))))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|STATE.STORING~q ),
	.datac(\writer|Add0~16_combout ),
	.datad(\writer|Equal1~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector22~0 .lut_mask = 16'h4440;
defparam \writer|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N26
cycloneive_lcell_comb \writer|Selector22~1 (
// Equation(s):
// \writer|Selector22~1_combout  = (\writer|Selector22~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [8]))

	.dataa(\writer|STATE.00~q ),
	.datab(gnd),
	.datac(\writer|Addr [8]),
	.datad(\writer|Selector22~0_combout ),
	.cin(gnd),
	.combout(\writer|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector22~1 .lut_mask = 16'hFF50;
defparam \writer|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N27
dffeas \writer|Addr[8] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[8] .is_wysiwyg = "true";
defparam \writer|Addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N0
cycloneive_lcell_comb \writer|Add0~18 (
// Equation(s):
// \writer|Add0~18_combout  = (\writer|Addr [9] & (!\writer|Add0~17 )) # (!\writer|Addr [9] & ((\writer|Add0~17 ) # (GND)))
// \writer|Add0~19  = CARRY((!\writer|Add0~17 ) # (!\writer|Addr [9]))

	.dataa(\writer|Addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~17 ),
	.combout(\writer|Add0~18_combout ),
	.cout(\writer|Add0~19 ));
// synopsys translate_off
defparam \writer|Add0~18 .lut_mask = 16'h5A5F;
defparam \writer|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N30
cycloneive_lcell_comb \writer|Selector21~0 (
// Equation(s):
// \writer|Selector21~0_combout  = (!\writer|always0~5_combout  & (\writer|STATE.STORING~q  & ((\writer|Equal1~5_combout ) # (\writer|Add0~18_combout ))))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|STATE.STORING~q ),
	.datac(\writer|Equal1~5_combout ),
	.datad(\writer|Add0~18_combout ),
	.cin(gnd),
	.combout(\writer|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector21~0 .lut_mask = 16'h4440;
defparam \writer|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N20
cycloneive_lcell_comb \writer|Selector21~1 (
// Equation(s):
// \writer|Selector21~1_combout  = (\writer|Selector21~0_combout ) # ((\writer|Addr [9] & !\writer|STATE.00~q ))

	.dataa(\writer|Selector21~0_combout ),
	.datab(gnd),
	.datac(\writer|Addr [9]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector21~1 .lut_mask = 16'hAAFA;
defparam \writer|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N21
dffeas \writer|Addr[9] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[9] .is_wysiwyg = "true";
defparam \writer|Addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N2
cycloneive_lcell_comb \writer|Add0~20 (
// Equation(s):
// \writer|Add0~20_combout  = (\writer|Addr [10] & (\writer|Add0~19  $ (GND))) # (!\writer|Addr [10] & (!\writer|Add0~19  & VCC))
// \writer|Add0~21  = CARRY((\writer|Addr [10] & !\writer|Add0~19 ))

	.dataa(\writer|Addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~19 ),
	.combout(\writer|Add0~20_combout ),
	.cout(\writer|Add0~21 ));
// synopsys translate_off
defparam \writer|Add0~20 .lut_mask = 16'hA50A;
defparam \writer|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N24
cycloneive_lcell_comb \writer|Selector20~0 (
// Equation(s):
// \writer|Selector20~0_combout  = (!\writer|always0~5_combout  & (\writer|STATE.STORING~q  & ((\writer|Equal1~5_combout ) # (\writer|Add0~20_combout ))))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|STATE.STORING~q ),
	.datac(\writer|Equal1~5_combout ),
	.datad(\writer|Add0~20_combout ),
	.cin(gnd),
	.combout(\writer|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector20~0 .lut_mask = 16'h4440;
defparam \writer|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N6
cycloneive_lcell_comb \writer|Selector20~1 (
// Equation(s):
// \writer|Selector20~1_combout  = (\writer|Selector20~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [10]))

	.dataa(\writer|STATE.00~q ),
	.datab(gnd),
	.datac(\writer|Addr [10]),
	.datad(\writer|Selector20~0_combout ),
	.cin(gnd),
	.combout(\writer|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector20~1 .lut_mask = 16'hFF50;
defparam \writer|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N7
dffeas \writer|Addr[10] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[10] .is_wysiwyg = "true";
defparam \writer|Addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N4
cycloneive_lcell_comb \writer|Add0~23 (
// Equation(s):
// \writer|Add0~23_combout  = (\writer|Addr [11] & (!\writer|Add0~21 )) # (!\writer|Addr [11] & ((\writer|Add0~21 ) # (GND)))
// \writer|Add0~24  = CARRY((!\writer|Add0~21 ) # (!\writer|Addr [11]))

	.dataa(\writer|Addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~21 ),
	.combout(\writer|Add0~23_combout ),
	.cout(\writer|Add0~24 ));
// synopsys translate_off
defparam \writer|Add0~23 .lut_mask = 16'h5A5F;
defparam \writer|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N30
cycloneive_lcell_comb \writer|Add0~25 (
// Equation(s):
// \writer|Add0~25_combout  = (!\writer|always0~5_combout  & (\writer|STATE.STORING~q  & \writer|Add0~23_combout ))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|STATE.STORING~q ),
	.datac(\writer|Add0~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Add0~25 .lut_mask = 16'h4040;
defparam \writer|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N26
cycloneive_lcell_comb \writer|Selector19~0 (
// Equation(s):
// \writer|Selector19~0_combout  = (\writer|Add0~25_combout ) # ((\writer|Add0~22_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [11])))

	.dataa(\writer|Add0~25_combout ),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [11]),
	.datad(\writer|Add0~22_combout ),
	.cin(gnd),
	.combout(\writer|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector19~0 .lut_mask = 16'hFFBA;
defparam \writer|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N27
dffeas \writer|Addr[11] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[11] .is_wysiwyg = "true";
defparam \writer|Addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N6
cycloneive_lcell_comb \writer|Add0~26 (
// Equation(s):
// \writer|Add0~26_combout  = (\writer|Addr [12] & (\writer|Add0~24  $ (GND))) # (!\writer|Addr [12] & (!\writer|Add0~24  & VCC))
// \writer|Add0~27  = CARRY((\writer|Addr [12] & !\writer|Add0~24 ))

	.dataa(\writer|Addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~24 ),
	.combout(\writer|Add0~26_combout ),
	.cout(\writer|Add0~27 ));
// synopsys translate_off
defparam \writer|Add0~26 .lut_mask = 16'hA50A;
defparam \writer|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N20
cycloneive_lcell_comb \writer|Add0~28 (
// Equation(s):
// \writer|Add0~28_combout  = (\writer|STATE.STORING~q  & (!\writer|always0~5_combout  & \writer|Add0~26_combout ))

	.dataa(\writer|STATE.STORING~q ),
	.datab(gnd),
	.datac(\writer|always0~5_combout ),
	.datad(\writer|Add0~26_combout ),
	.cin(gnd),
	.combout(\writer|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Add0~28 .lut_mask = 16'h0A00;
defparam \writer|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N14
cycloneive_lcell_comb \writer|Selector18~0 (
// Equation(s):
// \writer|Selector18~0_combout  = (\writer|Add0~22_combout ) # ((\writer|Add0~28_combout ) # ((\writer|Addr [12] & !\writer|STATE.00~q )))

	.dataa(\writer|Add0~22_combout ),
	.datab(\writer|Add0~28_combout ),
	.datac(\writer|Addr [12]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector18~0 .lut_mask = 16'hEEFE;
defparam \writer|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N15
dffeas \writer|Addr[12] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[12] .is_wysiwyg = "true";
defparam \writer|Addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N8
cycloneive_lcell_comb \writer|Add0~29 (
// Equation(s):
// \writer|Add0~29_combout  = (\writer|Addr [13] & (!\writer|Add0~27 )) # (!\writer|Addr [13] & ((\writer|Add0~27 ) # (GND)))
// \writer|Add0~30  = CARRY((!\writer|Add0~27 ) # (!\writer|Addr [13]))

	.dataa(\writer|Addr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~27 ),
	.combout(\writer|Add0~29_combout ),
	.cout(\writer|Add0~30 ));
// synopsys translate_off
defparam \writer|Add0~29 .lut_mask = 16'h5A5F;
defparam \writer|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N30
cycloneive_lcell_comb \writer|Selector17~0 (
// Equation(s):
// \writer|Selector17~0_combout  = (\writer|STATE.STORING~q  & (\writer|Add0~29_combout  & !\writer|always0~5_combout ))

	.dataa(\writer|STATE.STORING~q ),
	.datab(\writer|Add0~29_combout ),
	.datac(\writer|always0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector17~0 .lut_mask = 16'h0808;
defparam \writer|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N8
cycloneive_lcell_comb \writer|Selector17~1 (
// Equation(s):
// \writer|Selector17~1_combout  = (\writer|Selector17~0_combout ) # ((\writer|Add0~22_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [13])))

	.dataa(\writer|Selector17~0_combout ),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [13]),
	.datad(\writer|Add0~22_combout ),
	.cin(gnd),
	.combout(\writer|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector17~1 .lut_mask = 16'hFFBA;
defparam \writer|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N9
dffeas \writer|Addr[13] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[13] .is_wysiwyg = "true";
defparam \writer|Addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N10
cycloneive_lcell_comb \writer|Add0~31 (
// Equation(s):
// \writer|Add0~31_combout  = (\writer|Addr [14] & (\writer|Add0~30  $ (GND))) # (!\writer|Addr [14] & (!\writer|Add0~30  & VCC))
// \writer|Add0~32  = CARRY((\writer|Addr [14] & !\writer|Add0~30 ))

	.dataa(gnd),
	.datab(\writer|Addr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~30 ),
	.combout(\writer|Add0~31_combout ),
	.cout(\writer|Add0~32 ));
// synopsys translate_off
defparam \writer|Add0~31 .lut_mask = 16'hC30C;
defparam \writer|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N16
cycloneive_lcell_comb \writer|Selector16~0 (
// Equation(s):
// \writer|Selector16~0_combout  = (\writer|STATE.STORING~q  & (\writer|Add0~31_combout  & !\writer|always0~5_combout ))

	.dataa(\writer|STATE.STORING~q ),
	.datab(\writer|Add0~31_combout ),
	.datac(\writer|always0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector16~0 .lut_mask = 16'h0808;
defparam \writer|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N18
cycloneive_lcell_comb \writer|Selector16~1 (
// Equation(s):
// \writer|Selector16~1_combout  = (\writer|Add0~22_combout ) # ((\writer|Selector16~0_combout ) # ((\writer|Addr [14] & !\writer|STATE.00~q )))

	.dataa(\writer|Add0~22_combout ),
	.datab(\writer|Selector16~0_combout ),
	.datac(\writer|Addr [14]),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector16~1 .lut_mask = 16'hEEFE;
defparam \writer|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N19
dffeas \writer|Addr[14] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[14] .is_wysiwyg = "true";
defparam \writer|Addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N12
cycloneive_lcell_comb \writer|Add0~33 (
// Equation(s):
// \writer|Add0~33_combout  = (\writer|Addr [15] & (!\writer|Add0~32 )) # (!\writer|Addr [15] & ((\writer|Add0~32 ) # (GND)))
// \writer|Add0~34  = CARRY((!\writer|Add0~32 ) # (!\writer|Addr [15]))

	.dataa(\writer|Addr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~32 ),
	.combout(\writer|Add0~33_combout ),
	.cout(\writer|Add0~34 ));
// synopsys translate_off
defparam \writer|Add0~33 .lut_mask = 16'h5A5F;
defparam \writer|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N2
cycloneive_lcell_comb \writer|Selector15~0 (
// Equation(s):
// \writer|Selector15~0_combout  = (\writer|STATE.STORING~q  & (\writer|Add0~33_combout  & !\writer|always0~5_combout ))

	.dataa(\writer|STATE.STORING~q ),
	.datab(\writer|Add0~33_combout ),
	.datac(\writer|always0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector15~0 .lut_mask = 16'h0808;
defparam \writer|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N12
cycloneive_lcell_comb \writer|Selector15~1 (
// Equation(s):
// \writer|Selector15~1_combout  = (\writer|Add0~22_combout ) # ((\writer|Selector15~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [15])))

	.dataa(\writer|Add0~22_combout ),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [15]),
	.datad(\writer|Selector15~0_combout ),
	.cin(gnd),
	.combout(\writer|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector15~1 .lut_mask = 16'hFFBA;
defparam \writer|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N13
dffeas \writer|Addr[15] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[15] .is_wysiwyg = "true";
defparam \writer|Addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N14
cycloneive_lcell_comb \writer|Add0~35 (
// Equation(s):
// \writer|Add0~35_combout  = (\writer|Addr [16] & (\writer|Add0~34  $ (GND))) # (!\writer|Addr [16] & (!\writer|Add0~34  & VCC))
// \writer|Add0~36  = CARRY((\writer|Addr [16] & !\writer|Add0~34 ))

	.dataa(\writer|Addr [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\writer|Add0~34 ),
	.combout(\writer|Add0~35_combout ),
	.cout(\writer|Add0~36 ));
// synopsys translate_off
defparam \writer|Add0~35 .lut_mask = 16'hA50A;
defparam \writer|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N18
cycloneive_lcell_comb \writer|Selector14~0 (
// Equation(s):
// \writer|Selector14~0_combout  = (\writer|Add0~35_combout  & (\writer|STATE.STORING~q  & !\writer|always0~5_combout ))

	.dataa(\writer|Add0~35_combout ),
	.datab(\writer|STATE.STORING~q ),
	.datac(\writer|always0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector14~0 .lut_mask = 16'h0808;
defparam \writer|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N22
cycloneive_lcell_comb \writer|Selector14~1 (
// Equation(s):
// \writer|Selector14~1_combout  = (\writer|Add0~22_combout ) # ((\writer|Selector14~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [16])))

	.dataa(\writer|Add0~22_combout ),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [16]),
	.datad(\writer|Selector14~0_combout ),
	.cin(gnd),
	.combout(\writer|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector14~1 .lut_mask = 16'hFFBA;
defparam \writer|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N23
dffeas \writer|Addr[16] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[16] .is_wysiwyg = "true";
defparam \writer|Addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N18
cycloneive_lcell_comb \writer|Equal1~3 (
// Equation(s):
// \writer|Equal1~3_combout  = (\writer|Addr [13] & (\writer|Addr [14] & (\writer|Addr [15] & \writer|Addr [12])))

	.dataa(\writer|Addr [13]),
	.datab(\writer|Addr [14]),
	.datac(\writer|Addr [15]),
	.datad(\writer|Addr [12]),
	.cin(gnd),
	.combout(\writer|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Equal1~3 .lut_mask = 16'h8000;
defparam \writer|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N0
cycloneive_lcell_comb \writer|Equal1~1 (
// Equation(s):
// \writer|Equal1~1_combout  = (\writer|Addr [6] & (\writer|Addr [4] & (\writer|Addr [5] & \writer|Addr [7])))

	.dataa(\writer|Addr [6]),
	.datab(\writer|Addr [4]),
	.datac(\writer|Addr [5]),
	.datad(\writer|Addr [7]),
	.cin(gnd),
	.combout(\writer|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Equal1~1 .lut_mask = 16'h8000;
defparam \writer|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N12
cycloneive_lcell_comb \writer|Equal1~0 (
// Equation(s):
// \writer|Equal1~0_combout  = (\writer|Addr [0] & (\writer|Addr [1] & (\writer|Addr [2] & \writer|Addr [3])))

	.dataa(\writer|Addr [0]),
	.datab(\writer|Addr [1]),
	.datac(\writer|Addr [2]),
	.datad(\writer|Addr [3]),
	.cin(gnd),
	.combout(\writer|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Equal1~0 .lut_mask = 16'h8000;
defparam \writer|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N16
cycloneive_lcell_comb \writer|Equal1~2 (
// Equation(s):
// \writer|Equal1~2_combout  = (\writer|Addr [8] & (\writer|Addr [10] & (\writer|Addr [11] & \writer|Addr [9])))

	.dataa(\writer|Addr [8]),
	.datab(\writer|Addr [10]),
	.datac(\writer|Addr [11]),
	.datad(\writer|Addr [9]),
	.cin(gnd),
	.combout(\writer|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Equal1~2 .lut_mask = 16'h8000;
defparam \writer|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N2
cycloneive_lcell_comb \writer|Equal1~4 (
// Equation(s):
// \writer|Equal1~4_combout  = (\writer|Equal1~3_combout  & (\writer|Equal1~1_combout  & (\writer|Equal1~0_combout  & \writer|Equal1~2_combout )))

	.dataa(\writer|Equal1~3_combout ),
	.datab(\writer|Equal1~1_combout ),
	.datac(\writer|Equal1~0_combout ),
	.datad(\writer|Equal1~2_combout ),
	.cin(gnd),
	.combout(\writer|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Equal1~4 .lut_mask = 16'h8000;
defparam \writer|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N4
cycloneive_lcell_comb \writer|Equal1~5 (
// Equation(s):
// \writer|Equal1~5_combout  = (\writer|Addr [17] & (\writer|Addr [16] & \writer|Equal1~4_combout ))

	.dataa(gnd),
	.datab(\writer|Addr [17]),
	.datac(\writer|Addr [16]),
	.datad(\writer|Equal1~4_combout ),
	.cin(gnd),
	.combout(\writer|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Equal1~5 .lut_mask = 16'hC000;
defparam \writer|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N10
cycloneive_lcell_comb \writer|Add0~22 (
// Equation(s):
// \writer|Add0~22_combout  = (\writer|STATE.STORING~q  & (!\writer|always0~5_combout  & \writer|Equal1~5_combout ))

	.dataa(\writer|STATE.STORING~q ),
	.datab(gnd),
	.datac(\writer|always0~5_combout ),
	.datad(\writer|Equal1~5_combout ),
	.cin(gnd),
	.combout(\writer|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Add0~22 .lut_mask = 16'h0A00;
defparam \writer|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N16
cycloneive_lcell_comb \writer|Add0~37 (
// Equation(s):
// \writer|Add0~37_combout  = \writer|Add0~36  $ (\writer|Addr [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\writer|Addr [17]),
	.cin(\writer|Add0~36 ),
	.combout(\writer|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Add0~37 .lut_mask = 16'h0FF0;
defparam \writer|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N28
cycloneive_lcell_comb \writer|Selector13~0 (
// Equation(s):
// \writer|Selector13~0_combout  = (\writer|STATE.STORING~q  & (\writer|Add0~37_combout  & !\writer|always0~5_combout ))

	.dataa(\writer|STATE.STORING~q ),
	.datab(\writer|Add0~37_combout ),
	.datac(\writer|always0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writer|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector13~0 .lut_mask = 16'h0808;
defparam \writer|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N24
cycloneive_lcell_comb \writer|Selector13~1 (
// Equation(s):
// \writer|Selector13~1_combout  = (\writer|Add0~22_combout ) # ((\writer|Selector13~0_combout ) # ((!\writer|STATE.00~q  & \writer|Addr [17])))

	.dataa(\writer|Add0~22_combout ),
	.datab(\writer|STATE.00~q ),
	.datac(\writer|Addr [17]),
	.datad(\writer|Selector13~0_combout ),
	.cin(gnd),
	.combout(\writer|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector13~1 .lut_mask = 16'hFFBA;
defparam \writer|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N25
dffeas \writer|Addr[17] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|Addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \writer|Addr[17] .is_wysiwyg = "true";
defparam \writer|Addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N28
cycloneive_lcell_comb \writer|always0~3 (
// Equation(s):
// \writer|always0~3_combout  = (!\writer|Addr [13] & (!\writer|Addr [14] & (!\writer|Addr [15] & !\writer|Addr [12])))

	.dataa(\writer|Addr [13]),
	.datab(\writer|Addr [14]),
	.datac(\writer|Addr [15]),
	.datad(\writer|Addr [12]),
	.cin(gnd),
	.combout(\writer|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \writer|always0~3 .lut_mask = 16'h0001;
defparam \writer|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N6
cycloneive_lcell_comb \writer|always0~1 (
// Equation(s):
// \writer|always0~1_combout  = (!\writer|Addr [6] & (!\writer|Addr [4] & (!\writer|Addr [5] & !\writer|Addr [7])))

	.dataa(\writer|Addr [6]),
	.datab(\writer|Addr [4]),
	.datac(\writer|Addr [5]),
	.datad(\writer|Addr [7]),
	.cin(gnd),
	.combout(\writer|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|always0~1 .lut_mask = 16'h0001;
defparam \writer|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N8
cycloneive_lcell_comb \writer|always0~2 (
// Equation(s):
// \writer|always0~2_combout  = (!\writer|Addr [8] & (!\writer|Addr [10] & (!\writer|Addr [11] & !\writer|Addr [9])))

	.dataa(\writer|Addr [8]),
	.datab(\writer|Addr [10]),
	.datac(\writer|Addr [11]),
	.datad(\writer|Addr [9]),
	.cin(gnd),
	.combout(\writer|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \writer|always0~2 .lut_mask = 16'h0001;
defparam \writer|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N8
cycloneive_lcell_comb \writer|always0~0 (
// Equation(s):
// \writer|always0~0_combout  = (!\writer|Addr [0] & (\writer|Addr [1] & (\writer|Addr [2] & \writer|Addr [3])))

	.dataa(\writer|Addr [0]),
	.datab(\writer|Addr [1]),
	.datac(\writer|Addr [2]),
	.datad(\writer|Addr [3]),
	.cin(gnd),
	.combout(\writer|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|always0~0 .lut_mask = 16'h4000;
defparam \writer|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N10
cycloneive_lcell_comb \writer|always0~4 (
// Equation(s):
// \writer|always0~4_combout  = (\writer|always0~3_combout  & (\writer|always0~1_combout  & (\writer|always0~2_combout  & \writer|always0~0_combout )))

	.dataa(\writer|always0~3_combout ),
	.datab(\writer|always0~1_combout ),
	.datac(\writer|always0~2_combout ),
	.datad(\writer|always0~0_combout ),
	.cin(gnd),
	.combout(\writer|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \writer|always0~4 .lut_mask = 16'h8000;
defparam \writer|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N22
cycloneive_lcell_comb \writer|always0~5 (
// Equation(s):
// \writer|always0~5_combout  = (!\writer|flag~q  & (!\writer|Addr [17] & (!\writer|Addr [16] & \writer|always0~4_combout )))

	.dataa(\writer|flag~q ),
	.datab(\writer|Addr [17]),
	.datac(\writer|Addr [16]),
	.datad(\writer|always0~4_combout ),
	.cin(gnd),
	.combout(\writer|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \writer|always0~5 .lut_mask = 16'h0100;
defparam \writer|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N24
cycloneive_lcell_comb \writer|Selector11~0 (
// Equation(s):
// \writer|Selector11~0_combout  = (!\writer|STATE.00~q  & (\reciever|r_Rx_DV~q  & !\writer|STATE.STORING~q ))

	.dataa(gnd),
	.datab(\writer|STATE.00~q ),
	.datac(\reciever|r_Rx_DV~q ),
	.datad(\writer|STATE.STORING~q ),
	.cin(gnd),
	.combout(\writer|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector11~0 .lut_mask = 16'h0030;
defparam \writer|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N4
cycloneive_lcell_comb \writer|Selector11~1 (
// Equation(s):
// \writer|Selector11~1_combout  = (\writer|Selector11~0_combout ) # ((!\writer|always0~5_combout  & (\writer|STATE.STORING~q  & !\writer|Equal1~5_combout )))

	.dataa(\writer|always0~5_combout ),
	.datab(\writer|Selector11~0_combout ),
	.datac(\writer|STATE.STORING~q ),
	.datad(\writer|Equal1~5_combout ),
	.cin(gnd),
	.combout(\writer|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector11~1 .lut_mask = 16'hCCDC;
defparam \writer|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N5
dffeas \writer|STATE.STORING (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|STATE.STORING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \writer|STATE.STORING .is_wysiwyg = "true";
defparam \writer|STATE.STORING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N8
cycloneive_lcell_comb \writer|Selector0~0 (
// Equation(s):
// \writer|Selector0~0_combout  = (\writer|fin~q  & (((\writer|STATE.00~q ) # (!\reciever|r_Rx_DV~q )))) # (!\writer|fin~q  & (!\writer|STATE.STORING~q  & ((\writer|STATE.00~q ))))

	.dataa(\writer|STATE.STORING~q ),
	.datab(\reciever|r_Rx_DV~q ),
	.datac(\writer|fin~q ),
	.datad(\writer|STATE.00~q ),
	.cin(gnd),
	.combout(\writer|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \writer|Selector0~0 .lut_mask = 16'hF530;
defparam \writer|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N9
dffeas \writer|fin (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writer|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\writer|fin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \writer|fin .is_wysiwyg = "true";
defparam \writer|fin .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N12
cycloneive_lcell_comb \transmitter|r_Clock_Count[0]~8 (
// Equation(s):
// \transmitter|r_Clock_Count[0]~8_combout  = \transmitter|r_Clock_Count [0] $ (VCC)
// \transmitter|r_Clock_Count[0]~9  = CARRY(\transmitter|r_Clock_Count [0])

	.dataa(\transmitter|r_Clock_Count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\transmitter|r_Clock_Count[0]~8_combout ),
	.cout(\transmitter|r_Clock_Count[0]~9 ));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[0]~8 .lut_mask = 16'h55AA;
defparam \transmitter|r_Clock_Count[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N22
cycloneive_lcell_comb \transmitter|r_Clock_Count[5]~18 (
// Equation(s):
// \transmitter|r_Clock_Count[5]~18_combout  = (\transmitter|r_Clock_Count [5] & (!\transmitter|r_Clock_Count[4]~17 )) # (!\transmitter|r_Clock_Count [5] & ((\transmitter|r_Clock_Count[4]~17 ) # (GND)))
// \transmitter|r_Clock_Count[5]~19  = CARRY((!\transmitter|r_Clock_Count[4]~17 ) # (!\transmitter|r_Clock_Count [5]))

	.dataa(\transmitter|r_Clock_Count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\transmitter|r_Clock_Count[4]~17 ),
	.combout(\transmitter|r_Clock_Count[5]~18_combout ),
	.cout(\transmitter|r_Clock_Count[5]~19 ));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[5]~18 .lut_mask = 16'h5A5F;
defparam \transmitter|r_Clock_Count[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N24
cycloneive_lcell_comb \transmitter|r_Clock_Count[6]~20 (
// Equation(s):
// \transmitter|r_Clock_Count[6]~20_combout  = (\transmitter|r_Clock_Count [6] & (\transmitter|r_Clock_Count[5]~19  $ (GND))) # (!\transmitter|r_Clock_Count [6] & (!\transmitter|r_Clock_Count[5]~19  & VCC))
// \transmitter|r_Clock_Count[6]~21  = CARRY((\transmitter|r_Clock_Count [6] & !\transmitter|r_Clock_Count[5]~19 ))

	.dataa(gnd),
	.datab(\transmitter|r_Clock_Count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\transmitter|r_Clock_Count[5]~19 ),
	.combout(\transmitter|r_Clock_Count[6]~20_combout ),
	.cout(\transmitter|r_Clock_Count[6]~21 ));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[6]~20 .lut_mask = 16'hC30C;
defparam \transmitter|r_Clock_Count[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y70_N25
dffeas \transmitter|r_Clock_Count[6] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~24_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[6] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N28
cycloneive_lcell_comb \transmitter|LessThan1~1 (
// Equation(s):
// \transmitter|LessThan1~1_combout  = ((!\transmitter|r_Clock_Count [4] & !\transmitter|r_Clock_Count [5])) # (!\transmitter|r_Clock_Count [6])

	.dataa(gnd),
	.datab(\transmitter|r_Clock_Count [4]),
	.datac(\transmitter|r_Clock_Count [5]),
	.datad(\transmitter|r_Clock_Count [6]),
	.cin(gnd),
	.combout(\transmitter|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|LessThan1~1 .lut_mask = 16'h03FF;
defparam \transmitter|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N26
cycloneive_lcell_comb \transmitter|r_Clock_Count[7]~22 (
// Equation(s):
// \transmitter|r_Clock_Count[7]~22_combout  = \transmitter|r_Clock_Count [7] $ (\transmitter|r_Clock_Count[6]~21 )

	.dataa(\transmitter|r_Clock_Count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\transmitter|r_Clock_Count[6]~21 ),
	.combout(\transmitter|r_Clock_Count[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|r_Clock_Count[7]~22 .lut_mask = 16'h5A5A;
defparam \transmitter|r_Clock_Count[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y70_N27
dffeas \transmitter|r_Clock_Count[7] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~24_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[7] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N0
cycloneive_lcell_comb \transmitter|LessThan1~2 (
// Equation(s):
// \transmitter|LessThan1~2_combout  = (!\transmitter|r_Clock_Count [7] & ((\transmitter|LessThan1~1_combout ) # (\transmitter|LessThan1~0_combout )))

	.dataa(gnd),
	.datab(\transmitter|LessThan1~1_combout ),
	.datac(\transmitter|r_Clock_Count [7]),
	.datad(\transmitter|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\transmitter|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|LessThan1~2 .lut_mask = 16'h0F0C;
defparam \transmitter|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N4
cycloneive_lcell_comb \transmitter|LessThan1~3 (
// Equation(s):
// \transmitter|LessThan1~3_combout  = (\transmitter|LessThan1~0_combout ) # (((!\transmitter|r_Clock_Count [4] & !\transmitter|r_Clock_Count [5])) # (!\transmitter|r_Clock_Count [6]))

	.dataa(\transmitter|LessThan1~0_combout ),
	.datab(\transmitter|r_Clock_Count [4]),
	.datac(\transmitter|r_Clock_Count [5]),
	.datad(\transmitter|r_Clock_Count [6]),
	.cin(gnd),
	.combout(\transmitter|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|LessThan1~3 .lut_mask = 16'hABFF;
defparam \transmitter|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N16
cycloneive_lcell_comb \transmitter|Selector12~0 (
// Equation(s):
// \transmitter|Selector12~0_combout  = (\transmitter|r_Bit_Index [0] & ((\transmitter|r_SM_Main.s_TX_DATA_BITS~q ) # (\transmitter|r_SM_Main.000~q )))

	.dataa(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(gnd),
	.datac(\transmitter|r_Bit_Index [0]),
	.datad(\transmitter|r_SM_Main.000~q ),
	.cin(gnd),
	.combout(\transmitter|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector12~0 .lut_mask = 16'hF0A0;
defparam \transmitter|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N28
cycloneive_lcell_comb \transmitter|Selector12~1 (
// Equation(s):
// \transmitter|Selector12~1_combout  = \transmitter|Selector12~0_combout  $ (((\transmitter|r_SM_Main.s_TX_DATA_BITS~q  & ((\transmitter|r_Clock_Count [7]) # (!\transmitter|LessThan1~3_combout )))))

	.dataa(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(\transmitter|LessThan1~3_combout ),
	.datac(\transmitter|r_Clock_Count [7]),
	.datad(\transmitter|Selector12~0_combout ),
	.cin(gnd),
	.combout(\transmitter|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector12~1 .lut_mask = 16'h5DA2;
defparam \transmitter|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N29
dffeas \transmitter|r_Bit_Index[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \transmitter|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N18
cycloneive_lcell_comb \transmitter|Selector11~0 (
// Equation(s):
// \transmitter|Selector11~0_combout  = (\transmitter|r_Bit_Index [1] & ((\transmitter|r_SM_Main.s_TX_DATA_BITS~q ) # (\transmitter|r_SM_Main.000~q )))

	.dataa(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(gnd),
	.datac(\transmitter|r_Bit_Index [1]),
	.datad(\transmitter|r_SM_Main.000~q ),
	.cin(gnd),
	.combout(\transmitter|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector11~0 .lut_mask = 16'hF0A0;
defparam \transmitter|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N14
cycloneive_lcell_comb \transmitter|Selector11~1 (
// Equation(s):
// \transmitter|Selector11~1_combout  = \transmitter|Selector11~0_combout  $ (((!\transmitter|LessThan1~2_combout  & (\transmitter|r_Bit_Index [0] & \transmitter|r_SM_Main.s_TX_DATA_BITS~q ))))

	.dataa(\transmitter|LessThan1~2_combout ),
	.datab(\transmitter|Selector11~0_combout ),
	.datac(\transmitter|r_Bit_Index [0]),
	.datad(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.cin(gnd),
	.combout(\transmitter|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector11~1 .lut_mask = 16'h9CCC;
defparam \transmitter|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N15
dffeas \transmitter|r_Bit_Index[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \transmitter|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N30
cycloneive_lcell_comb \transmitter|Selector10~2 (
// Equation(s):
// \transmitter|Selector10~2_combout  = (\transmitter|r_SM_Main.s_TX_DATA_BITS~q  & (\transmitter|r_Bit_Index [2] $ (\transmitter|r_Bit_Index [1])))

	.dataa(gnd),
	.datab(\transmitter|r_Bit_Index [2]),
	.datac(\transmitter|r_Bit_Index [1]),
	.datad(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.cin(gnd),
	.combout(\transmitter|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector10~2 .lut_mask = 16'h3C00;
defparam \transmitter|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N6
cycloneive_lcell_comb \transmitter|Selector10~0 (
// Equation(s):
// \transmitter|Selector10~0_combout  = (\transmitter|r_Bit_Index [0] & ((\transmitter|r_Clock_Count [7]) # ((!\transmitter|LessThan1~0_combout  & !\transmitter|LessThan1~1_combout ))))

	.dataa(\transmitter|LessThan1~0_combout ),
	.datab(\transmitter|LessThan1~1_combout ),
	.datac(\transmitter|r_Clock_Count [7]),
	.datad(\transmitter|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\transmitter|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector10~0 .lut_mask = 16'hF100;
defparam \transmitter|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N12
cycloneive_lcell_comb \transmitter|Selector10~1 (
// Equation(s):
// \transmitter|Selector10~1_combout  = (\transmitter|r_Bit_Index [2] & ((\transmitter|r_SM_Main.s_TX_DATA_BITS~q  & (!\transmitter|Selector10~0_combout )) # (!\transmitter|r_SM_Main.s_TX_DATA_BITS~q  & ((\transmitter|r_SM_Main.000~q )))))

	.dataa(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(\transmitter|r_Bit_Index [2]),
	.datac(\transmitter|Selector10~0_combout ),
	.datad(\transmitter|r_SM_Main.000~q ),
	.cin(gnd),
	.combout(\transmitter|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector10~1 .lut_mask = 16'h4C08;
defparam \transmitter|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N0
cycloneive_lcell_comb \transmitter|Selector10~3 (
// Equation(s):
// \transmitter|Selector10~3_combout  = (\transmitter|Selector10~1_combout ) # ((\transmitter|Selector10~2_combout  & (\transmitter|r_Bit_Index [0] & !\transmitter|LessThan1~2_combout )))

	.dataa(\transmitter|Selector10~2_combout ),
	.datab(\transmitter|r_Bit_Index [0]),
	.datac(\transmitter|LessThan1~2_combout ),
	.datad(\transmitter|Selector10~1_combout ),
	.cin(gnd),
	.combout(\transmitter|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector10~3 .lut_mask = 16'hFF08;
defparam \transmitter|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N1
dffeas \transmitter|r_Bit_Index[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector10~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \transmitter|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N26
cycloneive_lcell_comb \transmitter|r_SM_Main.s_TX_STOP_BIT~0 (
// Equation(s):
// \transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout  = (!\transmitter|LessThan1~2_combout  & (\transmitter|r_Bit_Index [0] & (\transmitter|r_Bit_Index [1] & \transmitter|r_Bit_Index [2])))

	.dataa(\transmitter|LessThan1~2_combout ),
	.datab(\transmitter|r_Bit_Index [0]),
	.datac(\transmitter|r_Bit_Index [1]),
	.datad(\transmitter|r_Bit_Index [2]),
	.cin(gnd),
	.combout(\transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|r_SM_Main.s_TX_STOP_BIT~0 .lut_mask = 16'h4000;
defparam \transmitter|r_SM_Main.s_TX_STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N20
cycloneive_lcell_comb \transmitter|Selector15~0 (
// Equation(s):
// \transmitter|Selector15~0_combout  = (\transmitter|LessThan1~2_combout  & ((\transmitter|r_SM_Main.s_TX_START_BIT~q ) # ((!\transmitter|r_SM_Main.000~q  & \retriever|wen~q )))) # (!\transmitter|LessThan1~2_combout  & (!\transmitter|r_SM_Main.000~q  & 
// ((\retriever|wen~q ))))

	.dataa(\transmitter|LessThan1~2_combout ),
	.datab(\transmitter|r_SM_Main.000~q ),
	.datac(\transmitter|r_SM_Main.s_TX_START_BIT~q ),
	.datad(\retriever|wen~q ),
	.cin(gnd),
	.combout(\transmitter|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector15~0 .lut_mask = 16'hB3A0;
defparam \transmitter|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N21
dffeas \transmitter|r_SM_Main.s_TX_START_BIT (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_SM_Main.s_TX_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_SM_Main.s_TX_START_BIT .is_wysiwyg = "true";
defparam \transmitter|r_SM_Main.s_TX_START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N10
cycloneive_lcell_comb \transmitter|Selector16~0 (
// Equation(s):
// \transmitter|Selector16~0_combout  = (\transmitter|LessThan1~2_combout  & (!\transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout  & (\transmitter|r_SM_Main.s_TX_DATA_BITS~q ))) # (!\transmitter|LessThan1~2_combout  & ((\transmitter|r_SM_Main.s_TX_START_BIT~q ) 
// # ((!\transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout  & \transmitter|r_SM_Main.s_TX_DATA_BITS~q ))))

	.dataa(\transmitter|LessThan1~2_combout ),
	.datab(\transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout ),
	.datac(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.datad(\transmitter|r_SM_Main.s_TX_START_BIT~q ),
	.cin(gnd),
	.combout(\transmitter|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector16~0 .lut_mask = 16'h7530;
defparam \transmitter|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N11
dffeas \transmitter|r_SM_Main.s_TX_DATA_BITS (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_SM_Main.s_TX_DATA_BITS .is_wysiwyg = "true";
defparam \transmitter|r_SM_Main.s_TX_DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N4
cycloneive_lcell_comb \transmitter|r_SM_Main.s_TX_STOP_BIT~1 (
// Equation(s):
// \transmitter|r_SM_Main.s_TX_STOP_BIT~1_combout  = (\transmitter|LessThan1~2_combout  & ((\transmitter|r_SM_Main.s_TX_STOP_BIT~q ) # ((\transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout  & \transmitter|r_SM_Main.s_TX_DATA_BITS~q )))) # 
// (!\transmitter|LessThan1~2_combout  & (\transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout  & ((\transmitter|r_SM_Main.s_TX_DATA_BITS~q ))))

	.dataa(\transmitter|LessThan1~2_combout ),
	.datab(\transmitter|r_SM_Main.s_TX_STOP_BIT~0_combout ),
	.datac(\transmitter|r_SM_Main.s_TX_STOP_BIT~q ),
	.datad(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.cin(gnd),
	.combout(\transmitter|r_SM_Main.s_TX_STOP_BIT~1_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|r_SM_Main.s_TX_STOP_BIT~1 .lut_mask = 16'hECA0;
defparam \transmitter|r_SM_Main.s_TX_STOP_BIT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N5
dffeas \transmitter|r_SM_Main.s_TX_STOP_BIT (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_SM_Main.s_TX_STOP_BIT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_SM_Main.s_TX_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_SM_Main.s_TX_STOP_BIT .is_wysiwyg = "true";
defparam \transmitter|r_SM_Main.s_TX_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N22
cycloneive_lcell_comb \transmitter|Selector1~0 (
// Equation(s):
// \transmitter|Selector1~0_combout  = (\transmitter|r_Tx_Done~q  & ((\transmitter|r_SM_Main.s_TX_DATA_BITS~q ) # ((\transmitter|r_SM_Main.s_TX_START_BIT~q ) # (\transmitter|r_SM_Main.s_TX_STOP_BIT~q ))))

	.dataa(\transmitter|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(\transmitter|r_SM_Main.s_TX_START_BIT~q ),
	.datac(\transmitter|r_SM_Main.s_TX_STOP_BIT~q ),
	.datad(\transmitter|r_Tx_Done~q ),
	.cin(gnd),
	.combout(\transmitter|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector1~0 .lut_mask = 16'hFE00;
defparam \transmitter|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N8
cycloneive_lcell_comb \transmitter|Selector1~1 (
// Equation(s):
// \transmitter|Selector1~1_combout  = (\transmitter|Selector13~0_combout ) # (\transmitter|Selector1~0_combout )

	.dataa(gnd),
	.datab(\transmitter|Selector13~0_combout ),
	.datac(\transmitter|Selector1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\transmitter|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector1~1 .lut_mask = 16'hFCFC;
defparam \transmitter|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N9
dffeas \transmitter|r_Tx_Done (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Tx_Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Tx_Done .is_wysiwyg = "true";
defparam \transmitter|r_Tx_Done .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \retrieve_image~input (
	.i(retrieve_image),
	.ibar(gnd),
	.o(\retrieve_image~input_o ));
// synopsys translate_off
defparam \retrieve_image~input .bus_hold = "false";
defparam \retrieve_image~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N24
cycloneive_lcell_comb \retriever|Selector19~7 (
// Equation(s):
// \retriever|Selector19~7_combout  = (!\retriever|Selector19~6_combout  & ((\retriever|STATE.00~q ) # (\retrieve_image~input_o )))

	.dataa(\retriever|STATE.00~q ),
	.datab(gnd),
	.datac(\retriever|Selector19~6_combout ),
	.datad(\retrieve_image~input_o ),
	.cin(gnd),
	.combout(\retriever|Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector19~7 .lut_mask = 16'h0F0A;
defparam \retriever|Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N8
cycloneive_lcell_comb \retriever|Selector20~0 (
// Equation(s):
// \retriever|Selector20~0_combout  = (!\retriever|Selector19~0_combout  & ((\retriever|Selector19~7_combout  & ((\retriever|STATE.TRANSMITTING~q ))) # (!\retriever|Selector19~7_combout  & (!\retriever|Selector19~6_combout ))))

	.dataa(\retriever|Selector19~6_combout ),
	.datab(\retriever|Selector19~0_combout ),
	.datac(\retriever|STATE.TRANSMITTING~q ),
	.datad(\retriever|Selector19~7_combout ),
	.cin(gnd),
	.combout(\retriever|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector20~0 .lut_mask = 16'h3011;
defparam \retriever|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y66_N9
dffeas \retriever|STATE.TRANSMITTING (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|STATE.TRANSMITTING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|STATE.TRANSMITTING .is_wysiwyg = "true";
defparam \retriever|STATE.TRANSMITTING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N24
cycloneive_lcell_comb \retriever|Selector7~0 (
// Equation(s):
// \retriever|Selector7~0_combout  = (\retriever|addr [10] & \retriever|STATE.DONE~q )

	.dataa(\retriever|addr [10]),
	.datab(gnd),
	.datac(\retriever|STATE.DONE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector7~0 .lut_mask = 16'hA0A0;
defparam \retriever|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N30
cycloneive_lcell_comb \retriever|Selector8~0 (
// Equation(s):
// \retriever|Selector8~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [9])

	.dataa(gnd),
	.datab(\retriever|STATE.DONE~q ),
	.datac(\retriever|addr [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector8~0 .lut_mask = 16'hC0C0;
defparam \retriever|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N20
cycloneive_lcell_comb \retriever|Selector9~0 (
// Equation(s):
// \retriever|Selector9~0_combout  = (\retriever|addr [8] & \retriever|STATE.DONE~q )

	.dataa(gnd),
	.datab(\retriever|addr [8]),
	.datac(\retriever|STATE.DONE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector9~0 .lut_mask = 16'hC0C0;
defparam \retriever|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N4
cycloneive_lcell_comb \retriever|Selector10~0 (
// Equation(s):
// \retriever|Selector10~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [7])

	.dataa(gnd),
	.datab(\retriever|STATE.DONE~q ),
	.datac(gnd),
	.datad(\retriever|addr [7]),
	.cin(gnd),
	.combout(\retriever|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector10~0 .lut_mask = 16'hCC00;
defparam \retriever|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y67_N0
cycloneive_lcell_comb \retriever|Selector11~0 (
// Equation(s):
// \retriever|Selector11~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [6])

	.dataa(gnd),
	.datab(\retriever|STATE.DONE~q ),
	.datac(gnd),
	.datad(\retriever|addr [6]),
	.cin(gnd),
	.combout(\retriever|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector11~0 .lut_mask = 16'hCC00;
defparam \retriever|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N10
cycloneive_lcell_comb \retriever|Selector13~0 (
// Equation(s):
// \retriever|Selector13~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [4])

	.dataa(gnd),
	.datab(\retriever|STATE.DONE~q ),
	.datac(gnd),
	.datad(\retriever|addr [4]),
	.cin(gnd),
	.combout(\retriever|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector13~0 .lut_mask = 16'hCC00;
defparam \retriever|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N18
cycloneive_lcell_comb \retriever|Selector14~0 (
// Equation(s):
// \retriever|Selector14~0_combout  = (\retriever|addr [3] & \retriever|STATE.DONE~q )

	.dataa(gnd),
	.datab(\retriever|addr [3]),
	.datac(\retriever|STATE.DONE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector14~0 .lut_mask = 16'hC0C0;
defparam \retriever|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N14
cycloneive_lcell_comb \retriever|Selector15~0 (
// Equation(s):
// \retriever|Selector15~0_combout  = (\retriever|addr [2] & \retriever|STATE.DONE~q )

	.dataa(gnd),
	.datab(\retriever|addr [2]),
	.datac(gnd),
	.datad(\retriever|STATE.DONE~q ),
	.cin(gnd),
	.combout(\retriever|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector15~0 .lut_mask = 16'hCC00;
defparam \retriever|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N12
cycloneive_lcell_comb \retriever|Selector16~0 (
// Equation(s):
// \retriever|Selector16~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [1])

	.dataa(gnd),
	.datab(\retriever|STATE.DONE~q ),
	.datac(gnd),
	.datad(\retriever|addr [1]),
	.cin(gnd),
	.combout(\retriever|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector16~0 .lut_mask = 16'hCC00;
defparam \retriever|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N14
cycloneive_lcell_comb \retriever|Add0~0 (
// Equation(s):
// \retriever|Add0~0_combout  = (\retriever|addr [0] & (\transmitter|r_Tx_Done~q  $ (VCC))) # (!\retriever|addr [0] & (\transmitter|r_Tx_Done~q  & VCC))
// \retriever|Add0~1  = CARRY((\retriever|addr [0] & \transmitter|r_Tx_Done~q ))

	.dataa(\retriever|addr [0]),
	.datab(\transmitter|r_Tx_Done~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\retriever|Add0~0_combout ),
	.cout(\retriever|Add0~1 ));
// synopsys translate_off
defparam \retriever|Add0~0 .lut_mask = 16'h6688;
defparam \retriever|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N10
cycloneive_lcell_comb \retriever|Selector17~0 (
// Equation(s):
// \retriever|Selector17~0_combout  = (\retriever|addr [0] & \retriever|STATE.DONE~q )

	.dataa(\retriever|addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\retriever|STATE.DONE~q ),
	.cin(gnd),
	.combout(\retriever|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector17~0 .lut_mask = 16'hAA00;
defparam \retriever|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N6
cycloneive_lcell_comb \retriever|Selector17~1 (
// Equation(s):
// \retriever|Selector17~1_combout  = (\retriever|Selector19~6_combout ) # ((\retriever|Selector17~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~0_combout )))

	.dataa(\retriever|Selector19~6_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Add0~0_combout ),
	.datad(\retriever|Selector17~0_combout ),
	.cin(gnd),
	.combout(\retriever|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector17~1 .lut_mask = 16'hFFEA;
defparam \retriever|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y66_N7
dffeas \retriever|addr[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[0] .is_wysiwyg = "true";
defparam \retriever|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N16
cycloneive_lcell_comb \retriever|Add0~2 (
// Equation(s):
// \retriever|Add0~2_combout  = (\retriever|addr [1] & (!\retriever|Add0~1 )) # (!\retriever|addr [1] & ((\retriever|Add0~1 ) # (GND)))
// \retriever|Add0~3  = CARRY((!\retriever|Add0~1 ) # (!\retriever|addr [1]))

	.dataa(\retriever|addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~1 ),
	.combout(\retriever|Add0~2_combout ),
	.cout(\retriever|Add0~3 ));
// synopsys translate_off
defparam \retriever|Add0~2 .lut_mask = 16'h5A5F;
defparam \retriever|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N16
cycloneive_lcell_comb \retriever|Selector16~1 (
// Equation(s):
// \retriever|Selector16~1_combout  = (\retriever|Selector16~0_combout ) # ((\retriever|Selector19~6_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~2_combout )))

	.dataa(\retriever|Selector16~0_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Selector19~6_combout ),
	.datad(\retriever|Add0~2_combout ),
	.cin(gnd),
	.combout(\retriever|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector16~1 .lut_mask = 16'hFEFA;
defparam \retriever|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y66_N17
dffeas \retriever|addr[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[1] .is_wysiwyg = "true";
defparam \retriever|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N18
cycloneive_lcell_comb \retriever|Add0~4 (
// Equation(s):
// \retriever|Add0~4_combout  = (\retriever|addr [2] & (\retriever|Add0~3  $ (GND))) # (!\retriever|addr [2] & (!\retriever|Add0~3  & VCC))
// \retriever|Add0~5  = CARRY((\retriever|addr [2] & !\retriever|Add0~3 ))

	.dataa(\retriever|addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~3 ),
	.combout(\retriever|Add0~4_combout ),
	.cout(\retriever|Add0~5 ));
// synopsys translate_off
defparam \retriever|Add0~4 .lut_mask = 16'hA50A;
defparam \retriever|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N2
cycloneive_lcell_comb \retriever|Selector15~1 (
// Equation(s):
// \retriever|Selector15~1_combout  = (\retriever|Selector15~0_combout ) # ((\retriever|Selector19~6_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~4_combout )))

	.dataa(\retriever|STATE.TRANSMITTING~q ),
	.datab(\retriever|Selector15~0_combout ),
	.datac(\retriever|Selector19~6_combout ),
	.datad(\retriever|Add0~4_combout ),
	.cin(gnd),
	.combout(\retriever|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector15~1 .lut_mask = 16'hFEFC;
defparam \retriever|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y66_N3
dffeas \retriever|addr[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[2] .is_wysiwyg = "true";
defparam \retriever|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N20
cycloneive_lcell_comb \retriever|Add0~6 (
// Equation(s):
// \retriever|Add0~6_combout  = (\retriever|addr [3] & (!\retriever|Add0~5 )) # (!\retriever|addr [3] & ((\retriever|Add0~5 ) # (GND)))
// \retriever|Add0~7  = CARRY((!\retriever|Add0~5 ) # (!\retriever|addr [3]))

	.dataa(\retriever|addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~5 ),
	.combout(\retriever|Add0~6_combout ),
	.cout(\retriever|Add0~7 ));
// synopsys translate_off
defparam \retriever|Add0~6 .lut_mask = 16'h5A5F;
defparam \retriever|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N0
cycloneive_lcell_comb \retriever|Selector14~1 (
// Equation(s):
// \retriever|Selector14~1_combout  = (\retriever|Selector19~6_combout ) # ((\retriever|Selector14~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~6_combout )))

	.dataa(\retriever|STATE.TRANSMITTING~q ),
	.datab(\retriever|Selector19~6_combout ),
	.datac(\retriever|Selector14~0_combout ),
	.datad(\retriever|Add0~6_combout ),
	.cin(gnd),
	.combout(\retriever|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector14~1 .lut_mask = 16'hFEFC;
defparam \retriever|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y65_N1
dffeas \retriever|addr[3] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[3] .is_wysiwyg = "true";
defparam \retriever|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N22
cycloneive_lcell_comb \retriever|Add0~8 (
// Equation(s):
// \retriever|Add0~8_combout  = (\retriever|addr [4] & (\retriever|Add0~7  $ (GND))) # (!\retriever|addr [4] & (!\retriever|Add0~7  & VCC))
// \retriever|Add0~9  = CARRY((\retriever|addr [4] & !\retriever|Add0~7 ))

	.dataa(gnd),
	.datab(\retriever|addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~7 ),
	.combout(\retriever|Add0~8_combout ),
	.cout(\retriever|Add0~9 ));
// synopsys translate_off
defparam \retriever|Add0~8 .lut_mask = 16'hC30C;
defparam \retriever|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N0
cycloneive_lcell_comb \retriever|Selector13~1 (
// Equation(s):
// \retriever|Selector13~1_combout  = (\retriever|Selector19~6_combout ) # ((\retriever|Selector13~0_combout ) # ((\retriever|Add0~8_combout  & \retriever|STATE.TRANSMITTING~q )))

	.dataa(\retriever|Selector19~6_combout ),
	.datab(\retriever|Selector13~0_combout ),
	.datac(\retriever|Add0~8_combout ),
	.datad(\retriever|STATE.TRANSMITTING~q ),
	.cin(gnd),
	.combout(\retriever|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector13~1 .lut_mask = 16'hFEEE;
defparam \retriever|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y66_N1
dffeas \retriever|addr[4] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[4] .is_wysiwyg = "true";
defparam \retriever|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N24
cycloneive_lcell_comb \retriever|Add0~10 (
// Equation(s):
// \retriever|Add0~10_combout  = (\retriever|addr [5] & (!\retriever|Add0~9 )) # (!\retriever|addr [5] & ((\retriever|Add0~9 ) # (GND)))
// \retriever|Add0~11  = CARRY((!\retriever|Add0~9 ) # (!\retriever|addr [5]))

	.dataa(gnd),
	.datab(\retriever|addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~9 ),
	.combout(\retriever|Add0~10_combout ),
	.cout(\retriever|Add0~11 ));
// synopsys translate_off
defparam \retriever|Add0~10 .lut_mask = 16'h3C3F;
defparam \retriever|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y67_N8
cycloneive_lcell_comb \retriever|Selector12~0 (
// Equation(s):
// \retriever|Selector12~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\retriever|STATE.DONE~q ),
	.datad(\retriever|addr [5]),
	.cin(gnd),
	.combout(\retriever|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector12~0 .lut_mask = 16'hF000;
defparam \retriever|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N2
cycloneive_lcell_comb \retriever|Selector12~1 (
// Equation(s):
// \retriever|Selector12~1_combout  = (\retriever|Selector19~6_combout ) # ((\retriever|Selector12~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~10_combout )))

	.dataa(\retriever|STATE.TRANSMITTING~q ),
	.datab(\retriever|Add0~10_combout ),
	.datac(\retriever|Selector19~6_combout ),
	.datad(\retriever|Selector12~0_combout ),
	.cin(gnd),
	.combout(\retriever|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector12~1 .lut_mask = 16'hFFF8;
defparam \retriever|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y66_N3
dffeas \retriever|addr[5] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[5] .is_wysiwyg = "true";
defparam \retriever|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N26
cycloneive_lcell_comb \retriever|Add0~12 (
// Equation(s):
// \retriever|Add0~12_combout  = (\retriever|addr [6] & (\retriever|Add0~11  $ (GND))) # (!\retriever|addr [6] & (!\retriever|Add0~11  & VCC))
// \retriever|Add0~13  = CARRY((\retriever|addr [6] & !\retriever|Add0~11 ))

	.dataa(\retriever|addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~11 ),
	.combout(\retriever|Add0~12_combout ),
	.cout(\retriever|Add0~13 ));
// synopsys translate_off
defparam \retriever|Add0~12 .lut_mask = 16'hA50A;
defparam \retriever|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N12
cycloneive_lcell_comb \retriever|Selector11~1 (
// Equation(s):
// \retriever|Selector11~1_combout  = (\retriever|Selector19~6_combout ) # ((\retriever|Selector11~0_combout ) # ((\retriever|Add0~12_combout  & \retriever|STATE.TRANSMITTING~q )))

	.dataa(\retriever|Selector19~6_combout ),
	.datab(\retriever|Selector11~0_combout ),
	.datac(\retriever|Add0~12_combout ),
	.datad(\retriever|STATE.TRANSMITTING~q ),
	.cin(gnd),
	.combout(\retriever|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector11~1 .lut_mask = 16'hFEEE;
defparam \retriever|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y66_N13
dffeas \retriever|addr[6] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[6] .is_wysiwyg = "true";
defparam \retriever|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N28
cycloneive_lcell_comb \retriever|Add0~14 (
// Equation(s):
// \retriever|Add0~14_combout  = (\retriever|addr [7] & (!\retriever|Add0~13 )) # (!\retriever|addr [7] & ((\retriever|Add0~13 ) # (GND)))
// \retriever|Add0~15  = CARRY((!\retriever|Add0~13 ) # (!\retriever|addr [7]))

	.dataa(\retriever|addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~13 ),
	.combout(\retriever|Add0~14_combout ),
	.cout(\retriever|Add0~15 ));
// synopsys translate_off
defparam \retriever|Add0~14 .lut_mask = 16'h5A5F;
defparam \retriever|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N6
cycloneive_lcell_comb \retriever|Selector10~1 (
// Equation(s):
// \retriever|Selector10~1_combout  = (\retriever|Selector10~0_combout ) # ((\retriever|Selector19~6_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~14_combout )))

	.dataa(\retriever|STATE.TRANSMITTING~q ),
	.datab(\retriever|Selector10~0_combout ),
	.datac(\retriever|Selector19~6_combout ),
	.datad(\retriever|Add0~14_combout ),
	.cin(gnd),
	.combout(\retriever|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector10~1 .lut_mask = 16'hFEFC;
defparam \retriever|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y66_N7
dffeas \retriever|addr[7] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[7] .is_wysiwyg = "true";
defparam \retriever|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N30
cycloneive_lcell_comb \retriever|Add0~16 (
// Equation(s):
// \retriever|Add0~16_combout  = (\retriever|addr [8] & (\retriever|Add0~15  $ (GND))) # (!\retriever|addr [8] & (!\retriever|Add0~15  & VCC))
// \retriever|Add0~17  = CARRY((\retriever|addr [8] & !\retriever|Add0~15 ))

	.dataa(\retriever|addr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~15 ),
	.combout(\retriever|Add0~16_combout ),
	.cout(\retriever|Add0~17 ));
// synopsys translate_off
defparam \retriever|Add0~16 .lut_mask = 16'hA50A;
defparam \retriever|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N2
cycloneive_lcell_comb \retriever|Selector9~1 (
// Equation(s):
// \retriever|Selector9~1_combout  = (\retriever|Selector9~0_combout ) # ((\retriever|Selector19~6_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~16_combout )))

	.dataa(\retriever|STATE.TRANSMITTING~q ),
	.datab(\retriever|Selector9~0_combout ),
	.datac(\retriever|Add0~16_combout ),
	.datad(\retriever|Selector19~6_combout ),
	.cin(gnd),
	.combout(\retriever|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector9~1 .lut_mask = 16'hFFEC;
defparam \retriever|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y65_N3
dffeas \retriever|addr[8] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[8] .is_wysiwyg = "true";
defparam \retriever|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N0
cycloneive_lcell_comb \retriever|Add0~18 (
// Equation(s):
// \retriever|Add0~18_combout  = (\retriever|addr [9] & (!\retriever|Add0~17 )) # (!\retriever|addr [9] & ((\retriever|Add0~17 ) # (GND)))
// \retriever|Add0~19  = CARRY((!\retriever|Add0~17 ) # (!\retriever|addr [9]))

	.dataa(gnd),
	.datab(\retriever|addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~17 ),
	.combout(\retriever|Add0~18_combout ),
	.cout(\retriever|Add0~19 ));
// synopsys translate_off
defparam \retriever|Add0~18 .lut_mask = 16'h3C3F;
defparam \retriever|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N4
cycloneive_lcell_comb \retriever|Selector8~1 (
// Equation(s):
// \retriever|Selector8~1_combout  = (\retriever|Selector8~0_combout ) # ((\retriever|Selector19~6_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~18_combout )))

	.dataa(\retriever|STATE.TRANSMITTING~q ),
	.datab(\retriever|Selector8~0_combout ),
	.datac(\retriever|Add0~18_combout ),
	.datad(\retriever|Selector19~6_combout ),
	.cin(gnd),
	.combout(\retriever|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector8~1 .lut_mask = 16'hFFEC;
defparam \retriever|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y65_N5
dffeas \retriever|addr[9] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[9] .is_wysiwyg = "true";
defparam \retriever|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N2
cycloneive_lcell_comb \retriever|Add0~20 (
// Equation(s):
// \retriever|Add0~20_combout  = (\retriever|addr [10] & (\retriever|Add0~19  $ (GND))) # (!\retriever|addr [10] & (!\retriever|Add0~19  & VCC))
// \retriever|Add0~21  = CARRY((\retriever|addr [10] & !\retriever|Add0~19 ))

	.dataa(gnd),
	.datab(\retriever|addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~19 ),
	.combout(\retriever|Add0~20_combout ),
	.cout(\retriever|Add0~21 ));
// synopsys translate_off
defparam \retriever|Add0~20 .lut_mask = 16'hC30C;
defparam \retriever|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N6
cycloneive_lcell_comb \retriever|Selector7~1 (
// Equation(s):
// \retriever|Selector7~1_combout  = (\retriever|Selector19~6_combout ) # ((\retriever|Selector7~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~20_combout )))

	.dataa(\retriever|STATE.TRANSMITTING~q ),
	.datab(\retriever|Selector19~6_combout ),
	.datac(\retriever|Selector7~0_combout ),
	.datad(\retriever|Add0~20_combout ),
	.cin(gnd),
	.combout(\retriever|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector7~1 .lut_mask = 16'hFEFC;
defparam \retriever|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y65_N7
dffeas \retriever|addr[10] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[10] .is_wysiwyg = "true";
defparam \retriever|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N26
cycloneive_lcell_comb \retriever|Selector6~0 (
// Equation(s):
// \retriever|Selector6~0_combout  = (\retriever|addr [11] & \retriever|STATE.DONE~q )

	.dataa(gnd),
	.datab(\retriever|addr [11]),
	.datac(\retriever|STATE.DONE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector6~0 .lut_mask = 16'hC0C0;
defparam \retriever|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N4
cycloneive_lcell_comb \retriever|Add0~22 (
// Equation(s):
// \retriever|Add0~22_combout  = (\retriever|addr [11] & (!\retriever|Add0~21 )) # (!\retriever|addr [11] & ((\retriever|Add0~21 ) # (GND)))
// \retriever|Add0~23  = CARRY((!\retriever|Add0~21 ) # (!\retriever|addr [11]))

	.dataa(\retriever|addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~21 ),
	.combout(\retriever|Add0~22_combout ),
	.cout(\retriever|Add0~23 ));
// synopsys translate_off
defparam \retriever|Add0~22 .lut_mask = 16'h5A5F;
defparam \retriever|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N16
cycloneive_lcell_comb \retriever|Selector6~1 (
// Equation(s):
// \retriever|Selector6~1_combout  = (\retriever|Selector19~6_combout ) # ((\retriever|Selector6~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~22_combout )))

	.dataa(\retriever|STATE.TRANSMITTING~q ),
	.datab(\retriever|Selector19~6_combout ),
	.datac(\retriever|Selector6~0_combout ),
	.datad(\retriever|Add0~22_combout ),
	.cin(gnd),
	.combout(\retriever|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector6~1 .lut_mask = 16'hFEFC;
defparam \retriever|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y65_N17
dffeas \retriever|addr[11] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[11] .is_wysiwyg = "true";
defparam \retriever|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N10
cycloneive_lcell_comb \retriever|Selector19~3 (
// Equation(s):
// \retriever|Selector19~3_combout  = (\retriever|addr [10] & (\retriever|addr [8] & (\retriever|addr [9] & \retriever|addr [11])))

	.dataa(\retriever|addr [10]),
	.datab(\retriever|addr [8]),
	.datac(\retriever|addr [9]),
	.datad(\retriever|addr [11]),
	.cin(gnd),
	.combout(\retriever|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector19~3 .lut_mask = 16'h8000;
defparam \retriever|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N28
cycloneive_lcell_comb \retriever|Selector19~1 (
// Equation(s):
// \retriever|Selector19~1_combout  = (\retriever|addr [0] & (\retriever|addr [2] & (\retriever|addr [3] & \retriever|addr [1])))

	.dataa(\retriever|addr [0]),
	.datab(\retriever|addr [2]),
	.datac(\retriever|addr [3]),
	.datad(\retriever|addr [1]),
	.cin(gnd),
	.combout(\retriever|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector19~1 .lut_mask = 16'h8000;
defparam \retriever|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N28
cycloneive_lcell_comb \retriever|Selector5~0 (
// Equation(s):
// \retriever|Selector5~0_combout  = (\retriever|addr [12] & \retriever|STATE.DONE~q )

	.dataa(\retriever|addr [12]),
	.datab(gnd),
	.datac(\retriever|STATE.DONE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector5~0 .lut_mask = 16'hA0A0;
defparam \retriever|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N6
cycloneive_lcell_comb \retriever|Add0~24 (
// Equation(s):
// \retriever|Add0~24_combout  = (\retriever|addr [12] & (\retriever|Add0~23  $ (GND))) # (!\retriever|addr [12] & (!\retriever|Add0~23  & VCC))
// \retriever|Add0~25  = CARRY((\retriever|addr [12] & !\retriever|Add0~23 ))

	.dataa(\retriever|addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~23 ),
	.combout(\retriever|Add0~24_combout ),
	.cout(\retriever|Add0~25 ));
// synopsys translate_off
defparam \retriever|Add0~24 .lut_mask = 16'hA50A;
defparam \retriever|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N12
cycloneive_lcell_comb \retriever|Selector5~1 (
// Equation(s):
// \retriever|Selector5~1_combout  = (\retriever|Selector5~0_combout ) # ((\retriever|Selector19~6_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~24_combout )))

	.dataa(\retriever|STATE.TRANSMITTING~q ),
	.datab(\retriever|Selector5~0_combout ),
	.datac(\retriever|Add0~24_combout ),
	.datad(\retriever|Selector19~6_combout ),
	.cin(gnd),
	.combout(\retriever|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector5~1 .lut_mask = 16'hFFEC;
defparam \retriever|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y65_N13
dffeas \retriever|addr[12] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[12] .is_wysiwyg = "true";
defparam \retriever|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N22
cycloneive_lcell_comb \retriever|Selector3~0 (
// Equation(s):
// \retriever|Selector3~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [14])

	.dataa(gnd),
	.datab(\retriever|STATE.DONE~q ),
	.datac(\retriever|addr [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\retriever|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector3~0 .lut_mask = 16'hC0C0;
defparam \retriever|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N26
cycloneive_lcell_comb \retriever|Selector4~0 (
// Equation(s):
// \retriever|Selector4~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\retriever|STATE.DONE~q ),
	.datad(\retriever|addr [13]),
	.cin(gnd),
	.combout(\retriever|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector4~0 .lut_mask = 16'hF000;
defparam \retriever|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N8
cycloneive_lcell_comb \retriever|Add0~26 (
// Equation(s):
// \retriever|Add0~26_combout  = (\retriever|addr [13] & (!\retriever|Add0~25 )) # (!\retriever|addr [13] & ((\retriever|Add0~25 ) # (GND)))
// \retriever|Add0~27  = CARRY((!\retriever|Add0~25 ) # (!\retriever|addr [13]))

	.dataa(gnd),
	.datab(\retriever|addr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~25 ),
	.combout(\retriever|Add0~26_combout ),
	.cout(\retriever|Add0~27 ));
// synopsys translate_off
defparam \retriever|Add0~26 .lut_mask = 16'h3C3F;
defparam \retriever|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N18
cycloneive_lcell_comb \retriever|Selector4~1 (
// Equation(s):
// \retriever|Selector4~1_combout  = (\retriever|Selector4~0_combout ) # ((\retriever|Selector19~6_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~26_combout )))

	.dataa(\retriever|Selector4~0_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Add0~26_combout ),
	.datad(\retriever|Selector19~6_combout ),
	.cin(gnd),
	.combout(\retriever|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector4~1 .lut_mask = 16'hFFEA;
defparam \retriever|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y65_N19
dffeas \retriever|addr[13] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[13] .is_wysiwyg = "true";
defparam \retriever|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N10
cycloneive_lcell_comb \retriever|Add0~28 (
// Equation(s):
// \retriever|Add0~28_combout  = (\retriever|addr [14] & (\retriever|Add0~27  $ (GND))) # (!\retriever|addr [14] & (!\retriever|Add0~27  & VCC))
// \retriever|Add0~29  = CARRY((\retriever|addr [14] & !\retriever|Add0~27 ))

	.dataa(\retriever|addr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~27 ),
	.combout(\retriever|Add0~28_combout ),
	.cout(\retriever|Add0~29 ));
// synopsys translate_off
defparam \retriever|Add0~28 .lut_mask = 16'hA50A;
defparam \retriever|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N14
cycloneive_lcell_comb \retriever|Selector3~1 (
// Equation(s):
// \retriever|Selector3~1_combout  = (\retriever|Selector3~0_combout ) # ((\retriever|Selector19~6_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~28_combout )))

	.dataa(\retriever|STATE.TRANSMITTING~q ),
	.datab(\retriever|Selector3~0_combout ),
	.datac(\retriever|Add0~28_combout ),
	.datad(\retriever|Selector19~6_combout ),
	.cin(gnd),
	.combout(\retriever|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector3~1 .lut_mask = 16'hFFEC;
defparam \retriever|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y65_N15
dffeas \retriever|addr[14] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[14] .is_wysiwyg = "true";
defparam \retriever|addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N12
cycloneive_lcell_comb \retriever|Add0~30 (
// Equation(s):
// \retriever|Add0~30_combout  = (\retriever|addr [15] & (!\retriever|Add0~29 )) # (!\retriever|addr [15] & ((\retriever|Add0~29 ) # (GND)))
// \retriever|Add0~31  = CARRY((!\retriever|Add0~29 ) # (!\retriever|addr [15]))

	.dataa(gnd),
	.datab(\retriever|addr [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~29 ),
	.combout(\retriever|Add0~30_combout ),
	.cout(\retriever|Add0~31 ));
// synopsys translate_off
defparam \retriever|Add0~30 .lut_mask = 16'h3C3F;
defparam \retriever|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N28
cycloneive_lcell_comb \retriever|Selector2~0 (
// Equation(s):
// \retriever|Selector2~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\retriever|STATE.DONE~q ),
	.datad(\retriever|addr [15]),
	.cin(gnd),
	.combout(\retriever|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector2~0 .lut_mask = 16'hF000;
defparam \retriever|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N20
cycloneive_lcell_comb \retriever|Selector2~1 (
// Equation(s):
// \retriever|Selector2~1_combout  = (\retriever|Selector19~6_combout ) # ((\retriever|Selector2~0_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~30_combout )))

	.dataa(\retriever|Selector19~6_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Add0~30_combout ),
	.datad(\retriever|Selector2~0_combout ),
	.cin(gnd),
	.combout(\retriever|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector2~1 .lut_mask = 16'hFFEA;
defparam \retriever|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y65_N21
dffeas \retriever|addr[15] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[15] .is_wysiwyg = "true";
defparam \retriever|addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N30
cycloneive_lcell_comb \retriever|Selector19~4 (
// Equation(s):
// \retriever|Selector19~4_combout  = (\retriever|addr [12] & (\retriever|addr [15] & (\retriever|addr [14] & \retriever|addr [13])))

	.dataa(\retriever|addr [12]),
	.datab(\retriever|addr [15]),
	.datac(\retriever|addr [14]),
	.datad(\retriever|addr [13]),
	.cin(gnd),
	.combout(\retriever|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector19~4 .lut_mask = 16'h8000;
defparam \retriever|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y66_N8
cycloneive_lcell_comb \retriever|Selector19~2 (
// Equation(s):
// \retriever|Selector19~2_combout  = (\retriever|addr [6] & (\retriever|addr [4] & (\retriever|addr [7] & \retriever|addr [5])))

	.dataa(\retriever|addr [6]),
	.datab(\retriever|addr [4]),
	.datac(\retriever|addr [7]),
	.datad(\retriever|addr [5]),
	.cin(gnd),
	.combout(\retriever|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector19~2 .lut_mask = 16'h8000;
defparam \retriever|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y65_N8
cycloneive_lcell_comb \retriever|Selector19~5 (
// Equation(s):
// \retriever|Selector19~5_combout  = (\retriever|Selector19~3_combout  & (\retriever|Selector19~1_combout  & (\retriever|Selector19~4_combout  & \retriever|Selector19~2_combout )))

	.dataa(\retriever|Selector19~3_combout ),
	.datab(\retriever|Selector19~1_combout ),
	.datac(\retriever|Selector19~4_combout ),
	.datad(\retriever|Selector19~2_combout ),
	.cin(gnd),
	.combout(\retriever|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector19~5 .lut_mask = 16'h8000;
defparam \retriever|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y67_N12
cycloneive_lcell_comb \retriever|Selector1~0 (
// Equation(s):
// \retriever|Selector1~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [16])

	.dataa(gnd),
	.datab(\retriever|STATE.DONE~q ),
	.datac(gnd),
	.datad(\retriever|addr [16]),
	.cin(gnd),
	.combout(\retriever|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector1~0 .lut_mask = 16'hCC00;
defparam \retriever|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N14
cycloneive_lcell_comb \retriever|Add0~32 (
// Equation(s):
// \retriever|Add0~32_combout  = (\retriever|addr [16] & (\retriever|Add0~31  $ (GND))) # (!\retriever|addr [16] & (!\retriever|Add0~31  & VCC))
// \retriever|Add0~33  = CARRY((\retriever|addr [16] & !\retriever|Add0~31 ))

	.dataa(\retriever|addr [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\retriever|Add0~31 ),
	.combout(\retriever|Add0~32_combout ),
	.cout(\retriever|Add0~33 ));
// synopsys translate_off
defparam \retriever|Add0~32 .lut_mask = 16'hA50A;
defparam \retriever|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y67_N24
cycloneive_lcell_comb \retriever|Selector1~1 (
// Equation(s):
// \retriever|Selector1~1_combout  = (\retriever|Selector1~0_combout ) # ((\retriever|Selector19~6_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~32_combout )))

	.dataa(\retriever|Selector1~0_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|Add0~32_combout ),
	.datad(\retriever|Selector19~6_combout ),
	.cin(gnd),
	.combout(\retriever|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector1~1 .lut_mask = 16'hFFEA;
defparam \retriever|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y67_N25
dffeas \retriever|addr[16] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[16] .is_wysiwyg = "true";
defparam \retriever|addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y67_N6
cycloneive_lcell_comb \retriever|Selector0~0 (
// Equation(s):
// \retriever|Selector0~0_combout  = (\retriever|STATE.DONE~q  & \retriever|addr [17])

	.dataa(gnd),
	.datab(\retriever|STATE.DONE~q ),
	.datac(gnd),
	.datad(\retriever|addr [17]),
	.cin(gnd),
	.combout(\retriever|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector0~0 .lut_mask = 16'hCC00;
defparam \retriever|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N16
cycloneive_lcell_comb \retriever|Add0~34 (
// Equation(s):
// \retriever|Add0~34_combout  = \retriever|Add0~33  $ (\retriever|addr [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\retriever|addr [17]),
	.cin(\retriever|Add0~33 ),
	.combout(\retriever|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Add0~34 .lut_mask = 16'h0FF0;
defparam \retriever|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y67_N18
cycloneive_lcell_comb \retriever|Selector0~1 (
// Equation(s):
// \retriever|Selector0~1_combout  = (\retriever|Selector0~0_combout ) # ((\retriever|Selector19~6_combout ) # ((\retriever|STATE.TRANSMITTING~q  & \retriever|Add0~34_combout )))

	.dataa(\retriever|Selector0~0_combout ),
	.datab(\retriever|Selector19~6_combout ),
	.datac(\retriever|STATE.TRANSMITTING~q ),
	.datad(\retriever|Add0~34_combout ),
	.cin(gnd),
	.combout(\retriever|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector0~1 .lut_mask = 16'hFEEE;
defparam \retriever|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y67_N19
dffeas \retriever|addr[17] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|addr[17] .is_wysiwyg = "true";
defparam \retriever|addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y65_N24
cycloneive_lcell_comb \retriever|Selector19~6 (
// Equation(s):
// \retriever|Selector19~6_combout  = (\retriever|Selector19~5_combout  & (\retriever|STATE.TRANSMITTING~q  & (\retriever|addr [16] & \retriever|addr [17])))

	.dataa(\retriever|Selector19~5_combout ),
	.datab(\retriever|STATE.TRANSMITTING~q ),
	.datac(\retriever|addr [16]),
	.datad(\retriever|addr [17]),
	.cin(gnd),
	.combout(\retriever|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector19~6 .lut_mask = 16'h8000;
defparam \retriever|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N20
cycloneive_lcell_comb \retriever|Selector21~0 (
// Equation(s):
// \retriever|Selector21~0_combout  = (!\retriever|Selector19~0_combout  & ((\retriever|Selector19~7_combout  & ((\retriever|STATE.DONE~q ))) # (!\retriever|Selector19~7_combout  & (\retriever|Selector19~6_combout ))))

	.dataa(\retriever|Selector19~6_combout ),
	.datab(\retriever|Selector19~0_combout ),
	.datac(\retriever|STATE.DONE~q ),
	.datad(\retriever|Selector19~7_combout ),
	.cin(gnd),
	.combout(\retriever|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector21~0 .lut_mask = 16'h3022;
defparam \retriever|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y66_N21
dffeas \retriever|STATE.DONE (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|STATE.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|STATE.DONE .is_wysiwyg = "true";
defparam \retriever|STATE.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N26
cycloneive_lcell_comb \retriever|flag~0 (
// Equation(s):
// \retriever|flag~0_combout  = \retriever|flag~q  $ (((\transmitter|r_Tx_Done~q  & \retriever|STATE.DONE~q )))

	.dataa(\transmitter|r_Tx_Done~q ),
	.datab(gnd),
	.datac(\retriever|flag~q ),
	.datad(\retriever|STATE.DONE~q ),
	.cin(gnd),
	.combout(\retriever|flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|flag~0 .lut_mask = 16'h5AF0;
defparam \retriever|flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y66_N27
dffeas \retriever|flag (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|flag .is_wysiwyg = "true";
defparam \retriever|flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N30
cycloneive_lcell_comb \retriever|Selector19~0 (
// Equation(s):
// \retriever|Selector19~0_combout  = (\retriever|flag~q  & (\transmitter|r_Tx_Done~q  & \retriever|STATE.DONE~q ))

	.dataa(\retriever|flag~q ),
	.datab(gnd),
	.datac(\transmitter|r_Tx_Done~q ),
	.datad(\retriever|STATE.DONE~q ),
	.cin(gnd),
	.combout(\retriever|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector19~0 .lut_mask = 16'hA000;
defparam \retriever|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N22
cycloneive_lcell_comb \retriever|Selector19~8 (
// Equation(s):
// \retriever|Selector19~8_combout  = (!\retriever|Selector19~0_combout  & ((\retriever|STATE.00~q ) # (!\retrieve_image~input_o )))

	.dataa(\retriever|Selector19~0_combout ),
	.datab(gnd),
	.datac(\retriever|STATE.00~q ),
	.datad(\retrieve_image~input_o ),
	.cin(gnd),
	.combout(\retriever|Selector19~8_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector19~8 .lut_mask = 16'h5055;
defparam \retriever|Selector19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y66_N23
dffeas \retriever|STATE.00 (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector19~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|STATE.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|STATE.00 .is_wysiwyg = "true";
defparam \retriever|STATE.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N4
cycloneive_lcell_comb \retriever|Selector22~0 (
// Equation(s):
// \retriever|Selector22~0_combout  = (\retriever|STATE.00~q  & (((!\retriever|Selector19~0_combout  & \retriever|wen~q )) # (!\retriever|STATE.DONE~q ))) # (!\retriever|STATE.00~q  & (!\retriever|Selector19~0_combout  & (\retriever|wen~q )))

	.dataa(\retriever|STATE.00~q ),
	.datab(\retriever|Selector19~0_combout ),
	.datac(\retriever|wen~q ),
	.datad(\retriever|STATE.DONE~q ),
	.cin(gnd),
	.combout(\retriever|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|Selector22~0 .lut_mask = 16'h30BA;
defparam \retriever|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y66_N5
dffeas \retriever|wen (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|wen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|wen .is_wysiwyg = "true";
defparam \retriever|wen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N6
cycloneive_lcell_comb \transmitter|Selector14~0 (
// Equation(s):
// \transmitter|Selector14~0_combout  = (!\transmitter|r_SM_Main.s_CLEANUP~q  & ((\transmitter|r_SM_Main.000~q ) # (\retriever|wen~q )))

	.dataa(\transmitter|r_SM_Main.s_CLEANUP~q ),
	.datab(gnd),
	.datac(\transmitter|r_SM_Main.000~q ),
	.datad(\retriever|wen~q ),
	.cin(gnd),
	.combout(\transmitter|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector14~0 .lut_mask = 16'h5550;
defparam \transmitter|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N7
dffeas \transmitter|r_SM_Main.000 (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_SM_Main.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_SM_Main.000 .is_wysiwyg = "true";
defparam \transmitter|r_SM_Main.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N2
cycloneive_lcell_comb \transmitter|r_Clock_Count[7]~24 (
// Equation(s):
// \transmitter|r_Clock_Count[7]~24_combout  = (\transmitter|r_Clock_Count [7]) # (((!\transmitter|LessThan1~0_combout  & !\transmitter|LessThan1~1_combout )) # (!\transmitter|r_SM_Main.000~q ))

	.dataa(\transmitter|LessThan1~0_combout ),
	.datab(\transmitter|LessThan1~1_combout ),
	.datac(\transmitter|r_Clock_Count [7]),
	.datad(\transmitter|r_SM_Main.000~q ),
	.cin(gnd),
	.combout(\transmitter|r_Clock_Count[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|r_Clock_Count[7]~24 .lut_mask = 16'hF1FF;
defparam \transmitter|r_Clock_Count[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N13
dffeas \transmitter|r_Clock_Count[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~24_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[0] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N14
cycloneive_lcell_comb \transmitter|r_Clock_Count[1]~10 (
// Equation(s):
// \transmitter|r_Clock_Count[1]~10_combout  = (\transmitter|r_Clock_Count [1] & (!\transmitter|r_Clock_Count[0]~9 )) # (!\transmitter|r_Clock_Count [1] & ((\transmitter|r_Clock_Count[0]~9 ) # (GND)))
// \transmitter|r_Clock_Count[1]~11  = CARRY((!\transmitter|r_Clock_Count[0]~9 ) # (!\transmitter|r_Clock_Count [1]))

	.dataa(gnd),
	.datab(\transmitter|r_Clock_Count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\transmitter|r_Clock_Count[0]~9 ),
	.combout(\transmitter|r_Clock_Count[1]~10_combout ),
	.cout(\transmitter|r_Clock_Count[1]~11 ));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[1]~10 .lut_mask = 16'h3C3F;
defparam \transmitter|r_Clock_Count[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y70_N15
dffeas \transmitter|r_Clock_Count[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~24_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[1] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N16
cycloneive_lcell_comb \transmitter|r_Clock_Count[2]~12 (
// Equation(s):
// \transmitter|r_Clock_Count[2]~12_combout  = (\transmitter|r_Clock_Count [2] & (\transmitter|r_Clock_Count[1]~11  $ (GND))) # (!\transmitter|r_Clock_Count [2] & (!\transmitter|r_Clock_Count[1]~11  & VCC))
// \transmitter|r_Clock_Count[2]~13  = CARRY((\transmitter|r_Clock_Count [2] & !\transmitter|r_Clock_Count[1]~11 ))

	.dataa(gnd),
	.datab(\transmitter|r_Clock_Count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\transmitter|r_Clock_Count[1]~11 ),
	.combout(\transmitter|r_Clock_Count[2]~12_combout ),
	.cout(\transmitter|r_Clock_Count[2]~13 ));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[2]~12 .lut_mask = 16'hC30C;
defparam \transmitter|r_Clock_Count[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y70_N17
dffeas \transmitter|r_Clock_Count[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~24_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[2] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N18
cycloneive_lcell_comb \transmitter|r_Clock_Count[3]~14 (
// Equation(s):
// \transmitter|r_Clock_Count[3]~14_combout  = (\transmitter|r_Clock_Count [3] & (!\transmitter|r_Clock_Count[2]~13 )) # (!\transmitter|r_Clock_Count [3] & ((\transmitter|r_Clock_Count[2]~13 ) # (GND)))
// \transmitter|r_Clock_Count[3]~15  = CARRY((!\transmitter|r_Clock_Count[2]~13 ) # (!\transmitter|r_Clock_Count [3]))

	.dataa(gnd),
	.datab(\transmitter|r_Clock_Count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\transmitter|r_Clock_Count[2]~13 ),
	.combout(\transmitter|r_Clock_Count[3]~14_combout ),
	.cout(\transmitter|r_Clock_Count[3]~15 ));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[3]~14 .lut_mask = 16'h3C3F;
defparam \transmitter|r_Clock_Count[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y70_N19
dffeas \transmitter|r_Clock_Count[3] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~24_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[3] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N20
cycloneive_lcell_comb \transmitter|r_Clock_Count[4]~16 (
// Equation(s):
// \transmitter|r_Clock_Count[4]~16_combout  = (\transmitter|r_Clock_Count [4] & (\transmitter|r_Clock_Count[3]~15  $ (GND))) # (!\transmitter|r_Clock_Count [4] & (!\transmitter|r_Clock_Count[3]~15  & VCC))
// \transmitter|r_Clock_Count[4]~17  = CARRY((\transmitter|r_Clock_Count [4] & !\transmitter|r_Clock_Count[3]~15 ))

	.dataa(gnd),
	.datab(\transmitter|r_Clock_Count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\transmitter|r_Clock_Count[3]~15 ),
	.combout(\transmitter|r_Clock_Count[4]~16_combout ),
	.cout(\transmitter|r_Clock_Count[4]~17 ));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[4]~16 .lut_mask = 16'hC30C;
defparam \transmitter|r_Clock_Count[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y70_N21
dffeas \transmitter|r_Clock_Count[4] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~24_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[4] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y70_N23
dffeas \transmitter|r_Clock_Count[5] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Clock_Count[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\transmitter|r_Clock_Count[7]~24_combout ),
	.sload(gnd),
	.ena(!\transmitter|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Clock_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Clock_Count[5] .is_wysiwyg = "true";
defparam \transmitter|r_Clock_Count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N10
cycloneive_lcell_comb \transmitter|LessThan1~0 (
// Equation(s):
// \transmitter|LessThan1~0_combout  = (!\transmitter|r_Clock_Count [5] & (!\transmitter|r_Clock_Count [3] & ((!\transmitter|r_Clock_Count [2]) # (!\transmitter|r_Clock_Count [1]))))

	.dataa(\transmitter|r_Clock_Count [5]),
	.datab(\transmitter|r_Clock_Count [3]),
	.datac(\transmitter|r_Clock_Count [1]),
	.datad(\transmitter|r_Clock_Count [2]),
	.cin(gnd),
	.combout(\transmitter|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|LessThan1~0 .lut_mask = 16'h0111;
defparam \transmitter|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N30
cycloneive_lcell_comb \transmitter|Selector13~0 (
// Equation(s):
// \transmitter|Selector13~0_combout  = (\transmitter|r_SM_Main.s_TX_STOP_BIT~q  & ((\transmitter|r_Clock_Count [7]) # ((!\transmitter|LessThan1~0_combout  & !\transmitter|LessThan1~1_combout ))))

	.dataa(\transmitter|LessThan1~0_combout ),
	.datab(\transmitter|LessThan1~1_combout ),
	.datac(\transmitter|r_Clock_Count [7]),
	.datad(\transmitter|r_SM_Main.s_TX_STOP_BIT~q ),
	.cin(gnd),
	.combout(\transmitter|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector13~0 .lut_mask = 16'hF100;
defparam \transmitter|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y70_N8
cycloneive_lcell_comb \transmitter|r_SM_Main.s_CLEANUP~feeder (
// Equation(s):
// \transmitter|r_SM_Main.s_CLEANUP~feeder_combout  = \transmitter|Selector13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\transmitter|Selector13~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\transmitter|r_SM_Main.s_CLEANUP~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|r_SM_Main.s_CLEANUP~feeder .lut_mask = 16'hF0F0;
defparam \transmitter|r_SM_Main.s_CLEANUP~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y70_N9
dffeas \transmitter|r_SM_Main.s_CLEANUP (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_SM_Main.s_CLEANUP~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_SM_Main.s_CLEANUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_SM_Main.s_CLEANUP .is_wysiwyg = "true";
defparam \transmitter|r_SM_Main.s_CLEANUP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N24
cycloneive_lcell_comb \transmitter|Selector0~0 (
// Equation(s):
// \transmitter|Selector0~0_combout  = (\transmitter|r_SM_Main.s_TX_STOP_BIT~q ) # (((\transmitter|r_SM_Main.s_CLEANUP~q  & \transmitter|o_Tx_Serial~q )) # (!\transmitter|r_SM_Main.000~q ))

	.dataa(\transmitter|r_SM_Main.s_CLEANUP~q ),
	.datab(\transmitter|r_SM_Main.s_TX_STOP_BIT~q ),
	.datac(\transmitter|o_Tx_Serial~q ),
	.datad(\transmitter|r_SM_Main.000~q ),
	.cin(gnd),
	.combout(\transmitter|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|Selector0~0 .lut_mask = 16'hECFF;
defparam \transmitter|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N25
dffeas \transmitter|o_Tx_Serial (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|o_Tx_Serial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|o_Tx_Serial .is_wysiwyg = "true";
defparam \transmitter|o_Tx_Serial .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N18
cycloneive_lcell_comb \retriever|fin~2 (
// Equation(s):
// \retriever|fin~2_combout  = (\retriever|fin~q  & ((\retrieve_image~input_o ) # ((\retriever|STATE.DONE~q ) # (\retriever|STATE.TRANSMITTING~q ))))

	.dataa(\retrieve_image~input_o ),
	.datab(\retriever|STATE.DONE~q ),
	.datac(\retriever|STATE.TRANSMITTING~q ),
	.datad(\retriever|fin~q ),
	.cin(gnd),
	.combout(\retriever|fin~2_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|fin~2 .lut_mask = 16'hFE00;
defparam \retriever|fin~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y66_N0
cycloneive_lcell_comb \retriever|fin~3 (
// Equation(s):
// \retriever|fin~3_combout  = (\retriever|fin~2_combout ) # ((\retriever|flag~q  & (\transmitter|r_Tx_Done~q  & \retriever|STATE.DONE~q )))

	.dataa(\retriever|flag~q ),
	.datab(\retriever|fin~2_combout ),
	.datac(\transmitter|r_Tx_Done~q ),
	.datad(\retriever|STATE.DONE~q ),
	.cin(gnd),
	.combout(\retriever|fin~3_combout ),
	.cout());
// synopsys translate_off
defparam \retriever|fin~3 .lut_mask = 16'hECCC;
defparam \retriever|fin~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y66_N1
dffeas \retriever|fin (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\retriever|fin~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\retriever|fin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \retriever|fin .is_wysiwyg = "true";
defparam \retriever|fin .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y70_N2
cycloneive_lcell_comb \transmitter|r_Tx_Active~0 (
// Equation(s):
// \transmitter|r_Tx_Active~0_combout  = (\transmitter|r_SM_Main.000~q  & (!\transmitter|Selector13~0_combout  & (\transmitter|r_Tx_Active~q ))) # (!\transmitter|r_SM_Main.000~q  & (((\transmitter|r_Tx_Active~q ) # (\retriever|wen~q ))))

	.dataa(\transmitter|r_SM_Main.000~q ),
	.datab(\transmitter|Selector13~0_combout ),
	.datac(\transmitter|r_Tx_Active~q ),
	.datad(\retriever|wen~q ),
	.cin(gnd),
	.combout(\transmitter|r_Tx_Active~0_combout ),
	.cout());
// synopsys translate_off
defparam \transmitter|r_Tx_Active~0 .lut_mask = 16'h7570;
defparam \transmitter|r_Tx_Active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y70_N3
dffeas \transmitter|r_Tx_Active (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\transmitter|r_Tx_Active~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitter|r_Tx_Active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitter|r_Tx_Active .is_wysiwyg = "true";
defparam \transmitter|r_Tx_Active .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \dram_addr[0]~input (
	.i(dram_addr[0]),
	.ibar(gnd),
	.o(\dram_addr[0]~input_o ));
// synopsys translate_off
defparam \dram_addr[0]~input .bus_hold = "false";
defparam \dram_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \dram_addr[1]~input (
	.i(dram_addr[1]),
	.ibar(gnd),
	.o(\dram_addr[1]~input_o ));
// synopsys translate_off
defparam \dram_addr[1]~input .bus_hold = "false";
defparam \dram_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \dram_addr[2]~input (
	.i(dram_addr[2]),
	.ibar(gnd),
	.o(\dram_addr[2]~input_o ));
// synopsys translate_off
defparam \dram_addr[2]~input .bus_hold = "false";
defparam \dram_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \dram_addr[3]~input (
	.i(dram_addr[3]),
	.ibar(gnd),
	.o(\dram_addr[3]~input_o ));
// synopsys translate_off
defparam \dram_addr[3]~input .bus_hold = "false";
defparam \dram_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \dram_addr[4]~input (
	.i(dram_addr[4]),
	.ibar(gnd),
	.o(\dram_addr[4]~input_o ));
// synopsys translate_off
defparam \dram_addr[4]~input .bus_hold = "false";
defparam \dram_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \dram_addr[5]~input (
	.i(dram_addr[5]),
	.ibar(gnd),
	.o(\dram_addr[5]~input_o ));
// synopsys translate_off
defparam \dram_addr[5]~input .bus_hold = "false";
defparam \dram_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \dram_addr[6]~input (
	.i(dram_addr[6]),
	.ibar(gnd),
	.o(\dram_addr[6]~input_o ));
// synopsys translate_off
defparam \dram_addr[6]~input .bus_hold = "false";
defparam \dram_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \dram_addr[7]~input (
	.i(dram_addr[7]),
	.ibar(gnd),
	.o(\dram_addr[7]~input_o ));
// synopsys translate_off
defparam \dram_addr[7]~input .bus_hold = "false";
defparam \dram_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \dram_addr[8]~input (
	.i(dram_addr[8]),
	.ibar(gnd),
	.o(\dram_addr[8]~input_o ));
// synopsys translate_off
defparam \dram_addr[8]~input .bus_hold = "false";
defparam \dram_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \dram_addr[9]~input (
	.i(dram_addr[9]),
	.ibar(gnd),
	.o(\dram_addr[9]~input_o ));
// synopsys translate_off
defparam \dram_addr[9]~input .bus_hold = "false";
defparam \dram_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \dram_addr[10]~input (
	.i(dram_addr[10]),
	.ibar(gnd),
	.o(\dram_addr[10]~input_o ));
// synopsys translate_off
defparam \dram_addr[10]~input .bus_hold = "false";
defparam \dram_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \dram_addr[11]~input (
	.i(dram_addr[11]),
	.ibar(gnd),
	.o(\dram_addr[11]~input_o ));
// synopsys translate_off
defparam \dram_addr[11]~input .bus_hold = "false";
defparam \dram_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \dram_addr[12]~input (
	.i(dram_addr[12]),
	.ibar(gnd),
	.o(\dram_addr[12]~input_o ));
// synopsys translate_off
defparam \dram_addr[12]~input .bus_hold = "false";
defparam \dram_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \dram_addr[13]~input (
	.i(dram_addr[13]),
	.ibar(gnd),
	.o(\dram_addr[13]~input_o ));
// synopsys translate_off
defparam \dram_addr[13]~input .bus_hold = "false";
defparam \dram_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \dram_addr[14]~input (
	.i(dram_addr[14]),
	.ibar(gnd),
	.o(\dram_addr[14]~input_o ));
// synopsys translate_off
defparam \dram_addr[14]~input .bus_hold = "false";
defparam \dram_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \dram_addr[15]~input (
	.i(dram_addr[15]),
	.ibar(gnd),
	.o(\dram_addr[15]~input_o ));
// synopsys translate_off
defparam \dram_addr[15]~input .bus_hold = "false";
defparam \dram_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N8
cycloneive_io_ibuf \ram_mode~input (
	.i(ram_mode),
	.ibar(gnd),
	.o(\ram_mode~input_o ));
// synopsys translate_off
defparam \ram_mode~input .bus_hold = "false";
defparam \ram_mode~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \dram_addr[16]~input (
	.i(dram_addr[16]),
	.ibar(gnd),
	.o(\dram_addr[16]~input_o ));
// synopsys translate_off
defparam \dram_addr[16]~input .bus_hold = "false";
defparam \dram_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \dram_addr[17]~input (
	.i(dram_addr[17]),
	.ibar(gnd),
	.o(\dram_addr[17]~input_o ));
// synopsys translate_off
defparam \dram_addr[17]~input .bus_hold = "false";
defparam \dram_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
