Loading plugins phase: Elapsed time ==> 0s.327ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\gnome_psoc5.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.971ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  gnome_psoc5.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\gnome_psoc5.cyprj -dcpsoc3 gnome_psoc5.v -verilog
======================================================================

======================================================================
Compiling:  gnome_psoc5.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\gnome_psoc5.cyprj -dcpsoc3 gnome_psoc5.v -verilog
======================================================================

======================================================================
Compiling:  gnome_psoc5.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\gnome_psoc5.cyprj -dcpsoc3 -verilog gnome_psoc5.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jun 13 19:19:05 2016


======================================================================
Compiling:  gnome_psoc5.v
Program  :   vpp
Options  :    -yv2 -q10 gnome_psoc5.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jun 13 19:19:05 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\adder\adder.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'gnome_psoc5.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\adder\adder.v (line 27, col 22):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  gnome_psoc5.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\gnome_psoc5.cyprj -dcpsoc3 -verilog gnome_psoc5.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jun 13 19:19:05 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\codegentemp\gnome_psoc5.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\codegentemp\gnome_psoc5.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\adder\adder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\madd_sub.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  gnome_psoc5.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\gnome_psoc5.cyprj -dcpsoc3 -verilog gnome_psoc5.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jun 13 19:19:06 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\codegentemp\gnome_psoc5.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\codegentemp\gnome_psoc5.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\adder\adder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\madd_sub.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_20
	\via8bits:Ctrl:control_out_0\
	Net_19
	\via8bits:Ctrl:control_out_2\
	\via8bits:Net_1\
	\via8bits:Net_2\
	\via8bits:Net_3\
	\via8bits:Net_4\
	\via8bits:Net_74\
	\via8bits:Net_75\
	\via8bits:Net_76\
	\via8bits:Net_78\
	\via8bits:Net_79\
	\via8bits:Net_80\
	\via8bits:Net_81\
	\BasicCounter_1:MODULE_2:b_31\
	\BasicCounter_1:MODULE_2:b_30\
	\BasicCounter_1:MODULE_2:b_29\
	\BasicCounter_1:MODULE_2:b_28\
	\BasicCounter_1:MODULE_2:b_27\
	\BasicCounter_1:MODULE_2:b_26\
	\BasicCounter_1:MODULE_2:b_25\
	\BasicCounter_1:MODULE_2:b_24\
	\BasicCounter_1:MODULE_2:b_23\
	\BasicCounter_1:MODULE_2:b_22\
	\BasicCounter_1:MODULE_2:b_21\
	\BasicCounter_1:MODULE_2:b_20\
	\BasicCounter_1:MODULE_2:b_19\
	\BasicCounter_1:MODULE_2:b_18\
	\BasicCounter_1:MODULE_2:b_17\
	\BasicCounter_1:MODULE_2:b_16\
	\BasicCounter_1:MODULE_2:b_15\
	\BasicCounter_1:MODULE_2:b_14\
	\BasicCounter_1:MODULE_2:b_13\
	\BasicCounter_1:MODULE_2:b_12\
	\BasicCounter_1:MODULE_2:b_11\
	\BasicCounter_1:MODULE_2:b_10\
	\BasicCounter_1:MODULE_2:b_9\
	\BasicCounter_1:MODULE_2:b_8\
	\BasicCounter_1:MODULE_2:b_7\
	\BasicCounter_1:MODULE_2:b_6\
	\BasicCounter_1:MODULE_2:b_5\
	\BasicCounter_1:MODULE_2:b_4\
	\BasicCounter_1:MODULE_2:b_3\
	\BasicCounter_1:MODULE_2:b_2\
	\BasicCounter_1:MODULE_2:b_1\
	\BasicCounter_1:MODULE_2:b_0\
	\BasicCounter_1:MODULE_2:g2:a0:a_31\
	\BasicCounter_1:MODULE_2:g2:a0:a_30\
	\BasicCounter_1:MODULE_2:g2:a0:a_29\
	\BasicCounter_1:MODULE_2:g2:a0:a_28\
	\BasicCounter_1:MODULE_2:g2:a0:a_27\
	\BasicCounter_1:MODULE_2:g2:a0:a_26\
	\BasicCounter_1:MODULE_2:g2:a0:a_25\
	\BasicCounter_1:MODULE_2:g2:a0:a_24\
	\BasicCounter_1:MODULE_2:g2:a0:b_31\
	\BasicCounter_1:MODULE_2:g2:a0:b_30\
	\BasicCounter_1:MODULE_2:g2:a0:b_29\
	\BasicCounter_1:MODULE_2:g2:a0:b_28\
	\BasicCounter_1:MODULE_2:g2:a0:b_27\
	\BasicCounter_1:MODULE_2:g2:a0:b_26\
	\BasicCounter_1:MODULE_2:g2:a0:b_25\
	\BasicCounter_1:MODULE_2:g2:a0:b_24\
	\BasicCounter_1:MODULE_2:g2:a0:b_23\
	\BasicCounter_1:MODULE_2:g2:a0:b_22\
	\BasicCounter_1:MODULE_2:g2:a0:b_21\
	\BasicCounter_1:MODULE_2:g2:a0:b_20\
	\BasicCounter_1:MODULE_2:g2:a0:b_19\
	\BasicCounter_1:MODULE_2:g2:a0:b_18\
	\BasicCounter_1:MODULE_2:g2:a0:b_17\
	\BasicCounter_1:MODULE_2:g2:a0:b_16\
	\BasicCounter_1:MODULE_2:g2:a0:b_15\
	\BasicCounter_1:MODULE_2:g2:a0:b_14\
	\BasicCounter_1:MODULE_2:g2:a0:b_13\
	\BasicCounter_1:MODULE_2:g2:a0:b_12\
	\BasicCounter_1:MODULE_2:g2:a0:b_11\
	\BasicCounter_1:MODULE_2:g2:a0:b_10\
	\BasicCounter_1:MODULE_2:g2:a0:b_9\
	\BasicCounter_1:MODULE_2:g2:a0:b_8\
	\BasicCounter_1:MODULE_2:g2:a0:b_7\
	\BasicCounter_1:MODULE_2:g2:a0:b_6\
	\BasicCounter_1:MODULE_2:g2:a0:b_5\
	\BasicCounter_1:MODULE_2:g2:a0:b_4\
	\BasicCounter_1:MODULE_2:g2:a0:b_3\
	\BasicCounter_1:MODULE_2:g2:a0:b_2\
	\BasicCounter_1:MODULE_2:g2:a0:b_1\
	\BasicCounter_1:MODULE_2:g2:a0:b_0\
	\BasicCounter_1:MODULE_2:g2:a0:s_31\
	\BasicCounter_1:MODULE_2:g2:a0:s_30\
	\BasicCounter_1:MODULE_2:g2:a0:s_29\
	\BasicCounter_1:MODULE_2:g2:a0:s_28\
	\BasicCounter_1:MODULE_2:g2:a0:s_27\
	\BasicCounter_1:MODULE_2:g2:a0:s_26\
	\BasicCounter_1:MODULE_2:g2:a0:s_25\
	\BasicCounter_1:MODULE_2:g2:a0:s_24\
	\BasicCounter_1:MODULE_2:g2:a0:s_23\
	\BasicCounter_1:MODULE_2:g2:a0:s_22\
	\BasicCounter_1:MODULE_2:g2:a0:s_21\
	\BasicCounter_1:MODULE_2:g2:a0:s_20\
	\BasicCounter_1:MODULE_2:g2:a0:s_19\
	\BasicCounter_1:MODULE_2:g2:a0:s_18\
	\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\UART:BUART:HalfDuplexSend\
	\UART:BUART:FinalAddrMode_2\
	\UART:BUART:FinalAddrMode_1\
	\UART:BUART:FinalAddrMode_0\
	\UART:BUART:reset_sr\
	Net_591
	Net_592
	\I2C:udb_clk\
	Net_643
	\I2C:Net_973\
	Net_644
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_649
	\I2C:Net_975\
	Net_648
	Net_647
	\adder:MODULE_1:g1:a0:g0:u0:switch\
	\adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_9\
	\adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_9\
	\adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_9\
	\adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_8\
	\adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_7\
	\adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_6\
	\adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_5\
	\adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_4\
	\adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_3\
	\adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_2\
	\adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_1\
	\adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:c_0\
	\adder:MODULE_1:g1:a0:g0:u0:c(0)_0\
	\adder:MODULE_1:g1:a0:g0:u0:c(1)_0\
	\adder:MODULE_1:g1:a0:g0:u0:cout\
	\adder:MODULE_1:g1:a0:g0:u0:aov\
	\adder:MODULE_1:g1:a0:g0:u0:bov\
	\adder:MODULE_1:g1:a0:g0:u0:sov\
	\adder:MODULE_1:g1:a0:g0:u0:overflow\

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_2_31\
	\BasicCounter_1:add_vi_vv_MODGEN_2_30\
	\BasicCounter_1:add_vi_vv_MODGEN_2_29\
	\BasicCounter_1:add_vi_vv_MODGEN_2_28\
	\BasicCounter_1:add_vi_vv_MODGEN_2_27\
	\BasicCounter_1:add_vi_vv_MODGEN_2_26\
	\BasicCounter_1:add_vi_vv_MODGEN_2_25\
	\BasicCounter_1:add_vi_vv_MODGEN_2_24\
	\BasicCounter_1:add_vi_vv_MODGEN_2_23\
	\BasicCounter_1:add_vi_vv_MODGEN_2_22\
	\BasicCounter_1:add_vi_vv_MODGEN_2_21\
	\BasicCounter_1:add_vi_vv_MODGEN_2_20\
	\BasicCounter_1:add_vi_vv_MODGEN_2_19\
	\BasicCounter_1:add_vi_vv_MODGEN_2_18\

Deleted 145 User equations/components.
Deleted 14 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \via8bits:Ctrl:rst\ to \via8bits:Ctrl:clk\
Aliasing Net_15 to \via8bits:Ctrl:clk\
Aliasing Net_16 to \via8bits:Ctrl:clk\
Aliasing Net_13 to \via8bits:Ctrl:clk\
Aliasing Net_14 to \via8bits:Ctrl:clk\
Aliasing \via8bits:Stat:status_4\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:Stat:status_5\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:Stat:status_6\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:Stat:status_7\ to \via8bits:Ctrl:clk\
Aliasing zero to \via8bits:Ctrl:clk\
Aliasing \via8bits:P0_ctrl:clk\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:P0_ctrl:rst\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:P1_ctrl:clk\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:P1_ctrl:rst\ to \via8bits:Ctrl:clk\
Aliasing Net_17_6 to Net_17_7
Aliasing Net_17_5 to Net_17_7
Aliasing Net_17_4 to Net_17_7
Aliasing Net_17_3 to Net_17_7
Aliasing Net_17_2 to Net_17_7
Aliasing Net_17_1 to Net_17_7
Aliasing Net_18_7 to \via8bits:Ctrl:clk\
Aliasing Net_18_6 to Net_17_7
Aliasing Net_18_5 to Net_17_7
Aliasing Net_18_4 to Net_17_7
Aliasing Net_18_3 to Net_17_7
Aliasing Net_18_2 to Net_17_7
Aliasing Net_18_1 to Net_17_7
Aliasing Net_18_0 to Net_17_7
Aliasing \via8bits:gnome_clk:clk\ to \via8bits:Ctrl:clk\
Aliasing \via8bits:gnome_clk:rst\ to \via8bits:Ctrl:clk\
Aliasing tmpOE__Button_net_0 to Net_17_7
Aliasing one to Net_17_7
Aliasing tmpOE__LED_net_0 to Net_17_7
Aliasing Net_35 to \via8bits:Ctrl:clk\
Aliasing Net_33 to Net_17_7
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_23\ to \via8bits:Ctrl:clk\
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_22\ to \via8bits:Ctrl:clk\
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_21\ to \via8bits:Ctrl:clk\
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_20\ to \via8bits:Ctrl:clk\
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_19\ to \via8bits:Ctrl:clk\
Aliasing \BasicCounter_1:MODULE_2:g2:a0:a_18\ to \via8bits:Ctrl:clk\
Aliasing \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_17_7
Aliasing tmpOE__i2c_scl_net_0 to Net_17_7
Aliasing \UART:BUART:tx_hd_send_break\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:FinalParityType_1\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:FinalParityType_0\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:tx_ctrl_mark\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:tx_status_6\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:tx_status_5\ to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:tx_status_4\ to \via8bits:Ctrl:clk\
Aliasing tmpOE__Tx_1_net_0 to Net_17_7
Aliasing tmpOE__i2c_sda_net_0 to Net_17_7
Aliasing \I2C:Net_969\ to Net_17_7
Aliasing \I2C:Net_968\ to Net_17_7
Aliasing \adder:MODULE_1:g1:a0:a_8\ to \via8bits:Ctrl:clk\
Aliasing \adder:MODULE_1:g1:a0:b_8\ to \via8bits:Ctrl:clk\
Aliasing \adder:MODULE_1:g1:a0:g0:u0:ci_0\ to \via8bits:Ctrl:clk\
Aliasing Net_599_7 to \via8bits:Ctrl:clk\
Aliasing Net_599_6 to \via8bits:Ctrl:clk\
Aliasing Net_599_5 to Net_17_7
Aliasing Net_599_4 to Net_17_7
Aliasing Net_599_3 to \via8bits:Ctrl:clk\
Aliasing Net_599_2 to \via8bits:Ctrl:clk\
Aliasing Net_599_1 to Net_17_7
Aliasing Net_599_0 to Net_17_7
Aliasing Net_600_7 to Net_17_7
Aliasing Net_600_6 to Net_17_7
Aliasing Net_600_5 to Net_17_7
Aliasing Net_600_4 to Net_17_7
Aliasing Net_600_3 to Net_17_7
Aliasing Net_600_2 to Net_17_7
Aliasing Net_600_1 to Net_17_7
Aliasing Net_600_0 to Net_17_7
Aliasing Carry_7 to \via8bits:Ctrl:clk\
Aliasing Carry_6 to \via8bits:Ctrl:clk\
Aliasing Carry_5 to \via8bits:Ctrl:clk\
Aliasing Carry_4 to \via8bits:Ctrl:clk\
Aliasing Carry_3 to \via8bits:Ctrl:clk\
Aliasing Carry_2 to \via8bits:Ctrl:clk\
Aliasing Carry_1 to \via8bits:Ctrl:clk\
Aliasing \UART:BUART:reset_reg\\D\ to \via8bits:Ctrl:clk\
Removing Lhs of wire \via8bits:Ctrl:rst\[1] = \via8bits:Ctrl:clk\[0]
Removing Rhs of wire \via8bits:P1_io\[4] = \via8bits:Ctrl:control_out_1\[5]
Removing Rhs of wire \via8bits:P1_io\[4] = \via8bits:Ctrl:control_1\[25]
Removing Rhs of wire \via8bits:P0_io\[8] = \via8bits:Ctrl:control_out_3\[9]
Removing Rhs of wire \via8bits:P0_io\[8] = \via8bits:Ctrl:control_3\[23]
Removing Lhs of wire \via8bits:Stat:status_0\[27] = \via8bits:Ctrl:clk\[0]
Removing Rhs of wire Net_15[28] = \via8bits:Ctrl:clk\[0]
Removing Lhs of wire \via8bits:Stat:status_1\[29] = Net_15[28]
Removing Lhs of wire Net_16[30] = Net_15[28]
Removing Lhs of wire \via8bits:Stat:status_2\[31] = Net_15[28]
Removing Lhs of wire Net_13[32] = Net_15[28]
Removing Lhs of wire \via8bits:Stat:status_3\[33] = Net_15[28]
Removing Lhs of wire Net_14[34] = Net_15[28]
Removing Lhs of wire \via8bits:Stat:status_4\[35] = Net_15[28]
Removing Lhs of wire \via8bits:Stat:status_5\[36] = Net_15[28]
Removing Lhs of wire \via8bits:Stat:status_6\[37] = Net_15[28]
Removing Lhs of wire \via8bits:Stat:status_7\[38] = Net_15[28]
Removing Lhs of wire zero[40] = Net_15[28]
Removing Lhs of wire \via8bits:P0_ctrl:clk\[42] = Net_15[28]
Removing Lhs of wire \via8bits:P0_ctrl:rst\[43] = Net_15[28]
Removing Rhs of wire \via8bits:Net_489_7\[44] = \via8bits:P0_ctrl:control_out_7\[45]
Removing Rhs of wire \via8bits:Net_489_7\[44] = \via8bits:P0_ctrl:control_7\[61]
Removing Rhs of wire \via8bits:Net_489_6\[46] = \via8bits:P0_ctrl:control_out_6\[47]
Removing Rhs of wire \via8bits:Net_489_6\[46] = \via8bits:P0_ctrl:control_6\[62]
Removing Rhs of wire \via8bits:Net_489_5\[48] = \via8bits:P0_ctrl:control_out_5\[49]
Removing Rhs of wire \via8bits:Net_489_5\[48] = \via8bits:P0_ctrl:control_5\[63]
Removing Rhs of wire \via8bits:Net_489_4\[50] = \via8bits:P0_ctrl:control_out_4\[51]
Removing Rhs of wire \via8bits:Net_489_4\[50] = \via8bits:P0_ctrl:control_4\[64]
Removing Rhs of wire \via8bits:Net_489_3\[52] = \via8bits:P0_ctrl:control_out_3\[53]
Removing Rhs of wire \via8bits:Net_489_3\[52] = \via8bits:P0_ctrl:control_3\[65]
Removing Rhs of wire \via8bits:Net_489_2\[54] = \via8bits:P0_ctrl:control_out_2\[55]
Removing Rhs of wire \via8bits:Net_489_2\[54] = \via8bits:P0_ctrl:control_2\[66]
Removing Rhs of wire \via8bits:Net_489_1\[56] = \via8bits:P0_ctrl:control_out_1\[57]
Removing Rhs of wire \via8bits:Net_489_1\[56] = \via8bits:P0_ctrl:control_1\[67]
Removing Rhs of wire \via8bits:Net_489_0\[58] = \via8bits:P0_ctrl:control_out_0\[59]
Removing Rhs of wire \via8bits:Net_489_0\[58] = \via8bits:P0_ctrl:control_0\[68]
Removing Lhs of wire \via8bits:P0_stat:status_7\[69] = Net_21_7[70]
Removing Rhs of wire Net_21_7[70] = \via8bits:mux_1:tmp__mux_1_reg_7\[130]
Removing Lhs of wire \via8bits:P0_stat:status_6\[71] = Net_21_6[72]
Removing Rhs of wire Net_21_6[72] = \via8bits:mux_1:tmp__mux_1_reg_6\[132]
Removing Lhs of wire \via8bits:P0_stat:status_5\[73] = Net_21_5[74]
Removing Rhs of wire Net_21_5[74] = \via8bits:mux_1:tmp__mux_1_reg_5\[134]
Removing Lhs of wire \via8bits:P0_stat:status_4\[75] = Net_21_4[76]
Removing Rhs of wire Net_21_4[76] = \via8bits:mux_1:tmp__mux_1_reg_4\[136]
Removing Lhs of wire \via8bits:P0_stat:status_3\[77] = Net_21_3[78]
Removing Rhs of wire Net_21_3[78] = \via8bits:mux_1:tmp__mux_1_reg_3\[138]
Removing Lhs of wire \via8bits:P0_stat:status_2\[79] = Net_21_2[80]
Removing Rhs of wire Net_21_2[80] = \via8bits:mux_1:tmp__mux_1_reg_2\[140]
Removing Lhs of wire \via8bits:P0_stat:status_1\[81] = Net_21_1[82]
Removing Rhs of wire Net_21_1[82] = \via8bits:mux_1:tmp__mux_1_reg_1\[142]
Removing Lhs of wire \via8bits:P0_stat:status_0\[83] = Net_21_0[84]
Removing Rhs of wire Net_21_0[84] = \via8bits:mux_1:tmp__mux_1_reg_0\[144]
Removing Lhs of wire \via8bits:P1_ctrl:clk\[86] = Net_15[28]
Removing Lhs of wire \via8bits:P1_ctrl:rst\[87] = Net_15[28]
Removing Rhs of wire \via8bits:Net_495_7\[88] = \via8bits:P1_ctrl:control_out_7\[89]
Removing Rhs of wire \via8bits:Net_495_7\[88] = \via8bits:P1_ctrl:control_7\[105]
Removing Rhs of wire \via8bits:Net_495_6\[90] = \via8bits:P1_ctrl:control_out_6\[91]
Removing Rhs of wire \via8bits:Net_495_6\[90] = \via8bits:P1_ctrl:control_6\[106]
Removing Rhs of wire \via8bits:Net_495_5\[92] = \via8bits:P1_ctrl:control_out_5\[93]
Removing Rhs of wire \via8bits:Net_495_5\[92] = \via8bits:P1_ctrl:control_5\[107]
Removing Rhs of wire \via8bits:Net_495_4\[94] = \via8bits:P1_ctrl:control_out_4\[95]
Removing Rhs of wire \via8bits:Net_495_4\[94] = \via8bits:P1_ctrl:control_4\[108]
Removing Rhs of wire \via8bits:Net_495_3\[96] = \via8bits:P1_ctrl:control_out_3\[97]
Removing Rhs of wire \via8bits:Net_495_3\[96] = \via8bits:P1_ctrl:control_3\[109]
Removing Rhs of wire \via8bits:Net_495_2\[98] = \via8bits:P1_ctrl:control_out_2\[99]
Removing Rhs of wire \via8bits:Net_495_2\[98] = \via8bits:P1_ctrl:control_2\[110]
Removing Rhs of wire \via8bits:Net_495_1\[100] = \via8bits:P1_ctrl:control_out_1\[101]
Removing Rhs of wire \via8bits:Net_495_1\[100] = \via8bits:P1_ctrl:control_1\[111]
Removing Rhs of wire \via8bits:Net_495_0\[102] = \via8bits:P1_ctrl:control_out_0\[103]
Removing Rhs of wire \via8bits:Net_495_0\[102] = \via8bits:P1_ctrl:control_0\[112]
Removing Lhs of wire \via8bits:P1_stat:status_7\[113] = Net_22_7[114]
Removing Rhs of wire Net_22_7[114] = \via8bits:mux_2:tmp__mux_2_reg_7\[146]
Removing Lhs of wire \via8bits:P1_stat:status_6\[115] = Net_22_6[116]
Removing Rhs of wire Net_22_6[116] = \via8bits:mux_2:tmp__mux_2_reg_6\[148]
Removing Lhs of wire \via8bits:P1_stat:status_5\[117] = Net_22_5[118]
Removing Rhs of wire Net_22_5[118] = \via8bits:mux_2:tmp__mux_2_reg_5\[150]
Removing Lhs of wire \via8bits:P1_stat:status_4\[119] = Net_22_4[120]
Removing Rhs of wire Net_22_4[120] = \via8bits:mux_2:tmp__mux_2_reg_4\[152]
Removing Lhs of wire \via8bits:P1_stat:status_3\[121] = Net_22_3[122]
Removing Rhs of wire Net_22_3[122] = \via8bits:mux_2:tmp__mux_2_reg_3\[154]
Removing Lhs of wire \via8bits:P1_stat:status_2\[123] = Net_22_2[124]
Removing Rhs of wire Net_22_2[124] = \via8bits:mux_2:tmp__mux_2_reg_2\[156]
Removing Lhs of wire \via8bits:P1_stat:status_1\[125] = Net_22_1[126]
Removing Rhs of wire Net_22_1[126] = \via8bits:mux_2:tmp__mux_2_reg_1\[158]
Removing Lhs of wire \via8bits:P1_stat:status_0\[127] = Net_22_0[128]
Removing Rhs of wire Net_22_0[128] = \via8bits:mux_2:tmp__mux_2_reg_0\[160]
Removing Lhs of wire Net_17_6[133] = Net_17_7[131]
Removing Lhs of wire Net_17_5[135] = Net_17_7[131]
Removing Lhs of wire Net_17_4[137] = Net_17_7[131]
Removing Lhs of wire Net_17_3[139] = Net_17_7[131]
Removing Lhs of wire Net_17_2[141] = Net_17_7[131]
Removing Lhs of wire Net_17_1[143] = Net_17_7[131]
Removing Lhs of wire Net_18_7[147] = Net_15[28]
Removing Lhs of wire Net_18_6[149] = Net_17_7[131]
Removing Lhs of wire Net_18_5[151] = Net_17_7[131]
Removing Lhs of wire Net_18_4[153] = Net_17_7[131]
Removing Lhs of wire Net_18_3[155] = Net_17_7[131]
Removing Lhs of wire Net_18_2[157] = Net_17_7[131]
Removing Lhs of wire Net_18_1[159] = Net_17_7[131]
Removing Lhs of wire Net_18_0[161] = Net_17_7[131]
Removing Lhs of wire \via8bits:gnome_clk:clk\[162] = Net_15[28]
Removing Lhs of wire \via8bits:gnome_clk:rst\[163] = Net_15[28]
Removing Rhs of wire Net_36[164] = \via8bits:gnome_clk:control_out_0\[165]
Removing Rhs of wire Net_36[164] = \via8bits:gnome_clk:control_0\[188]
Removing Lhs of wire tmpOE__Button_net_0[192] = Net_17_7[131]
Removing Lhs of wire one[195] = Net_17_7[131]
Removing Lhs of wire tmpOE__LED_net_0[198] = Net_17_7[131]
Removing Lhs of wire Net_35[204] = Net_15[28]
Removing Lhs of wire Net_33[205] = Net_17_7[131]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_17\[206] = \BasicCounter_1:MODULE_2:g2:a0:s_17\[383]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_16\[208] = \BasicCounter_1:MODULE_2:g2:a0:s_16\[384]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_15\[210] = \BasicCounter_1:MODULE_2:g2:a0:s_15\[385]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_14\[212] = \BasicCounter_1:MODULE_2:g2:a0:s_14\[386]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_13\[214] = \BasicCounter_1:MODULE_2:g2:a0:s_13\[387]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_12\[216] = \BasicCounter_1:MODULE_2:g2:a0:s_12\[388]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_11\[218] = \BasicCounter_1:MODULE_2:g2:a0:s_11\[389]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_10\[220] = \BasicCounter_1:MODULE_2:g2:a0:s_10\[390]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_9\[222] = \BasicCounter_1:MODULE_2:g2:a0:s_9\[391]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_8\[224] = \BasicCounter_1:MODULE_2:g2:a0:s_8\[392]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_7\[226] = \BasicCounter_1:MODULE_2:g2:a0:s_7\[393]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_6\[228] = \BasicCounter_1:MODULE_2:g2:a0:s_6\[394]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_5\[230] = \BasicCounter_1:MODULE_2:g2:a0:s_5\[395]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_4\[232] = \BasicCounter_1:MODULE_2:g2:a0:s_4\[396]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_3\[234] = \BasicCounter_1:MODULE_2:g2:a0:s_3\[397]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_2\[236] = \BasicCounter_1:MODULE_2:g2:a0:s_2\[398]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_1\[238] = \BasicCounter_1:MODULE_2:g2:a0:s_1\[399]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_0\[240] = \BasicCounter_1:MODULE_2:g2:a0:s_0\[400]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_23\[281] = Net_15[28]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_22\[282] = Net_15[28]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_21\[283] = Net_15[28]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_20\[284] = Net_15[28]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_19\[285] = Net_15[28]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_18\[286] = Net_15[28]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_17\[287] = \BasicCounter_1:MODIN3_17\[288]
Removing Lhs of wire \BasicCounter_1:MODIN3_17\[288] = Net_34_17[190]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_16\[289] = \BasicCounter_1:MODIN3_16\[290]
Removing Lhs of wire \BasicCounter_1:MODIN3_16\[290] = Net_34_16[207]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_15\[291] = \BasicCounter_1:MODIN3_15\[292]
Removing Lhs of wire \BasicCounter_1:MODIN3_15\[292] = Net_34_15[209]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_14\[293] = \BasicCounter_1:MODIN3_14\[294]
Removing Lhs of wire \BasicCounter_1:MODIN3_14\[294] = Net_34_14[211]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_13\[295] = \BasicCounter_1:MODIN3_13\[296]
Removing Lhs of wire \BasicCounter_1:MODIN3_13\[296] = Net_34_13[213]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_12\[297] = \BasicCounter_1:MODIN3_12\[298]
Removing Lhs of wire \BasicCounter_1:MODIN3_12\[298] = Net_34_12[215]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_11\[299] = \BasicCounter_1:MODIN3_11\[300]
Removing Lhs of wire \BasicCounter_1:MODIN3_11\[300] = Net_34_11[217]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_10\[301] = \BasicCounter_1:MODIN3_10\[302]
Removing Lhs of wire \BasicCounter_1:MODIN3_10\[302] = Net_34_10[219]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_9\[303] = \BasicCounter_1:MODIN3_9\[304]
Removing Lhs of wire \BasicCounter_1:MODIN3_9\[304] = Net_34_9[221]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_8\[305] = \BasicCounter_1:MODIN3_8\[306]
Removing Lhs of wire \BasicCounter_1:MODIN3_8\[306] = Net_34_8[223]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_7\[307] = \BasicCounter_1:MODIN3_7\[308]
Removing Lhs of wire \BasicCounter_1:MODIN3_7\[308] = Net_34_7[225]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_6\[309] = \BasicCounter_1:MODIN3_6\[310]
Removing Lhs of wire \BasicCounter_1:MODIN3_6\[310] = Net_34_6[227]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_5\[311] = \BasicCounter_1:MODIN3_5\[312]
Removing Lhs of wire \BasicCounter_1:MODIN3_5\[312] = Net_34_5[229]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_4\[313] = \BasicCounter_1:MODIN3_4\[314]
Removing Lhs of wire \BasicCounter_1:MODIN3_4\[314] = Net_34_4[231]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_3\[315] = \BasicCounter_1:MODIN3_3\[316]
Removing Lhs of wire \BasicCounter_1:MODIN3_3\[316] = Net_34_3[233]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_2\[317] = \BasicCounter_1:MODIN3_2\[318]
Removing Lhs of wire \BasicCounter_1:MODIN3_2\[318] = Net_34_2[235]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_1\[319] = \BasicCounter_1:MODIN3_1\[320]
Removing Lhs of wire \BasicCounter_1:MODIN3_1\[320] = Net_34_1[237]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:a_0\[321] = \BasicCounter_1:MODIN3_0\[322]
Removing Lhs of wire \BasicCounter_1:MODIN3_0\[322] = Net_34_0[239]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[438] = Net_17_7[131]
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[439] = Net_17_7[131]
Removing Lhs of wire tmpOE__i2c_scl_net_0[441] = Net_17_7[131]
Removing Lhs of wire \UART:Net_61\[448] = \UART:Net_9\[447]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[452] = Net_15[28]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[454] = Net_15[28]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[455] = Net_15[28]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[459] = Net_15[28]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[470] = \UART:BUART:tx_bitclk_dp\[506]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[516] = \UART:BUART:tx_counter_dp\[507]
Removing Lhs of wire \UART:BUART:tx_status_6\[517] = Net_15[28]
Removing Lhs of wire \UART:BUART:tx_status_5\[518] = Net_15[28]
Removing Lhs of wire \UART:BUART:tx_status_4\[519] = Net_15[28]
Removing Lhs of wire \UART:BUART:tx_status_1\[521] = \UART:BUART:tx_fifo_empty\[484]
Removing Lhs of wire \UART:BUART:tx_status_3\[523] = \UART:BUART:tx_fifo_notfull\[483]
Removing Lhs of wire tmpOE__Tx_1_net_0[531] = Net_17_7[131]
Removing Lhs of wire tmpOE__i2c_sda_net_0[537] = Net_17_7[131]
Removing Rhs of wire \I2C:sda_x_wire\[542] = \I2C:Net_643_1\[543]
Removing Rhs of wire \I2C:Net_697\[545] = \I2C:Net_643_2\[551]
Removing Rhs of wire \I2C:Net_1109_0\[548] = \I2C:scl_yfb\[561]
Removing Rhs of wire \I2C:Net_1109_1\[549] = \I2C:sda_yfb\[562]
Removing Lhs of wire \I2C:scl_x_wire\[552] = \I2C:Net_643_0\[550]
Removing Lhs of wire \I2C:Net_969\[553] = Net_17_7[131]
Removing Lhs of wire \I2C:Net_968\[554] = Net_17_7[131]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[564] = Net_17_7[131]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[566] = Net_17_7[131]
Removing Rhs of wire Carry_0[572] = \adder:add_vv_vv_MODGEN_1_8\[573]
Removing Rhs of wire Carry_0[572] = \adder:MODULE_1:g1:a0:s_8\[624]
Removing Rhs of wire Carry_0[572] = \adder:MODULE_1:g1:a0:g0:u0:tmp_sum_8\[776]
Removing Rhs of wire Carry_0[572] = \adder:MODULE_1:g1:a0:g0:u0:s(1)(0)_8\[766]
Removing Rhs of wire Carry_0[572] = \adder:MODULE_1:g1:a0:g0:u0:s(0)(0)_8\[756]
Removing Rhs of wire Carry_0[572] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_8\[737]
Removing Rhs of wire Carry_0[572] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_8\[732]
Removing Rhs of wire Suma_7[574] = \adder:add_vv_vv_MODGEN_1_7\[575]
Removing Rhs of wire Suma_7[574] = \adder:MODULE_1:g1:a0:s_7\[625]
Removing Rhs of wire Suma_7[574] = \adder:MODULE_1:g1:a0:g0:u0:tmp_sum_7\[777]
Removing Rhs of wire Suma_7[574] = \adder:MODULE_1:g1:a0:g0:u0:s(1)(0)_7\[767]
Removing Rhs of wire Suma_7[574] = \adder:MODULE_1:g1:a0:g0:u0:s(0)(0)_7\[757]
Removing Rhs of wire Suma_7[574] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_7\[738]
Removing Rhs of wire Suma_7[574] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_7\[729]
Removing Rhs of wire Suma_6[576] = \adder:add_vv_vv_MODGEN_1_6\[577]
Removing Rhs of wire Suma_6[576] = \adder:MODULE_1:g1:a0:s_6\[626]
Removing Rhs of wire Suma_6[576] = \adder:MODULE_1:g1:a0:g0:u0:tmp_sum_6\[778]
Removing Rhs of wire Suma_6[576] = \adder:MODULE_1:g1:a0:g0:u0:s(1)(0)_6\[768]
Removing Rhs of wire Suma_6[576] = \adder:MODULE_1:g1:a0:g0:u0:s(0)(0)_6\[758]
Removing Rhs of wire Suma_6[576] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_6\[739]
Removing Rhs of wire Suma_6[576] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_6\[726]
Removing Rhs of wire Suma_5[578] = \adder:add_vv_vv_MODGEN_1_5\[579]
Removing Rhs of wire Suma_5[578] = \adder:MODULE_1:g1:a0:s_5\[627]
Removing Rhs of wire Suma_5[578] = \adder:MODULE_1:g1:a0:g0:u0:tmp_sum_5\[779]
Removing Rhs of wire Suma_5[578] = \adder:MODULE_1:g1:a0:g0:u0:s(1)(0)_5\[769]
Removing Rhs of wire Suma_5[578] = \adder:MODULE_1:g1:a0:g0:u0:s(0)(0)_5\[759]
Removing Rhs of wire Suma_5[578] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_5\[740]
Removing Rhs of wire Suma_5[578] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_5\[723]
Removing Rhs of wire Suma_4[580] = \adder:add_vv_vv_MODGEN_1_4\[581]
Removing Rhs of wire Suma_4[580] = \adder:MODULE_1:g1:a0:s_4\[628]
Removing Rhs of wire Suma_4[580] = \adder:MODULE_1:g1:a0:g0:u0:tmp_sum_4\[780]
Removing Rhs of wire Suma_4[580] = \adder:MODULE_1:g1:a0:g0:u0:s(1)(0)_4\[770]
Removing Rhs of wire Suma_4[580] = \adder:MODULE_1:g1:a0:g0:u0:s(0)(0)_4\[760]
Removing Rhs of wire Suma_4[580] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_4\[741]
Removing Rhs of wire Suma_4[580] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_4\[720]
Removing Rhs of wire Suma_3[582] = \adder:add_vv_vv_MODGEN_1_3\[583]
Removing Rhs of wire Suma_3[582] = \adder:MODULE_1:g1:a0:s_3\[629]
Removing Rhs of wire Suma_3[582] = \adder:MODULE_1:g1:a0:g0:u0:tmp_sum_3\[781]
Removing Rhs of wire Suma_3[582] = \adder:MODULE_1:g1:a0:g0:u0:s(1)(0)_3\[771]
Removing Rhs of wire Suma_3[582] = \adder:MODULE_1:g1:a0:g0:u0:s(0)(0)_3\[761]
Removing Rhs of wire Suma_3[582] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_3\[742]
Removing Rhs of wire Suma_3[582] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_3\[717]
Removing Rhs of wire Suma_2[584] = \adder:add_vv_vv_MODGEN_1_2\[585]
Removing Rhs of wire Suma_2[584] = \adder:MODULE_1:g1:a0:s_2\[630]
Removing Rhs of wire Suma_2[584] = \adder:MODULE_1:g1:a0:g0:u0:tmp_sum_2\[782]
Removing Rhs of wire Suma_2[584] = \adder:MODULE_1:g1:a0:g0:u0:s(1)(0)_2\[772]
Removing Rhs of wire Suma_2[584] = \adder:MODULE_1:g1:a0:g0:u0:s(0)(0)_2\[762]
Removing Rhs of wire Suma_2[584] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_2\[743]
Removing Rhs of wire Suma_2[584] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_2\[714]
Removing Rhs of wire Suma_1[586] = \adder:add_vv_vv_MODGEN_1_1\[587]
Removing Rhs of wire Suma_1[586] = \adder:MODULE_1:g1:a0:s_1\[631]
Removing Rhs of wire Suma_1[586] = \adder:MODULE_1:g1:a0:g0:u0:tmp_sum_1\[783]
Removing Rhs of wire Suma_1[586] = \adder:MODULE_1:g1:a0:g0:u0:s(1)(0)_1\[773]
Removing Rhs of wire Suma_1[586] = \adder:MODULE_1:g1:a0:g0:u0:s(0)(0)_1\[763]
Removing Rhs of wire Suma_1[586] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_1\[744]
Removing Rhs of wire Suma_1[586] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_1\[711]
Removing Rhs of wire Suma_0[588] = \adder:add_vv_vv_MODGEN_1_0\[589]
Removing Rhs of wire Suma_0[588] = \adder:MODULE_1:g1:a0:s_0\[632]
Removing Rhs of wire Suma_0[588] = \adder:MODULE_1:g1:a0:g0:u0:tmp_sum_0\[784]
Removing Rhs of wire Suma_0[588] = \adder:MODULE_1:g1:a0:g0:u0:s(1)(0)_0\[774]
Removing Rhs of wire Suma_0[588] = \adder:MODULE_1:g1:a0:g0:u0:s(0)(0)_0\[764]
Removing Rhs of wire Suma_0[588] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:rtmp_0\[745]
Removing Rhs of wire Suma_0[588] = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:tmpadd_0\[708]
Removing Lhs of wire \adder:MODULE_1:g1:a0:a_8\[590] = Net_15[28]
Removing Lhs of wire \adder:MODULE_1:g1:a0:a_7\[591] = \adder:MODIN1_7\[592]
Removing Lhs of wire \adder:MODIN1_7\[592] = Net_15[28]
Removing Lhs of wire \adder:MODULE_1:g1:a0:a_6\[593] = \adder:MODIN1_6\[594]
Removing Lhs of wire \adder:MODIN1_6\[594] = Net_15[28]
Removing Lhs of wire \adder:MODULE_1:g1:a0:a_5\[595] = \adder:MODIN1_5\[596]
Removing Lhs of wire \adder:MODIN1_5\[596] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:a_4\[597] = \adder:MODIN1_4\[598]
Removing Lhs of wire \adder:MODIN1_4\[598] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:a_3\[599] = \adder:MODIN1_3\[600]
Removing Lhs of wire \adder:MODIN1_3\[600] = Net_15[28]
Removing Lhs of wire \adder:MODULE_1:g1:a0:a_2\[601] = \adder:MODIN1_2\[602]
Removing Lhs of wire \adder:MODIN1_2\[602] = Net_15[28]
Removing Lhs of wire \adder:MODULE_1:g1:a0:a_1\[603] = \adder:MODIN1_1\[604]
Removing Lhs of wire \adder:MODIN1_1\[604] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:a_0\[605] = \adder:MODIN1_0\[606]
Removing Lhs of wire \adder:MODIN1_0\[606] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:b_8\[607] = Net_15[28]
Removing Lhs of wire \adder:MODULE_1:g1:a0:b_7\[608] = \adder:MODIN2_7\[609]
Removing Lhs of wire \adder:MODIN2_7\[609] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:b_6\[610] = \adder:MODIN2_6\[611]
Removing Lhs of wire \adder:MODIN2_6\[611] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:b_5\[612] = \adder:MODIN2_5\[613]
Removing Lhs of wire \adder:MODIN2_5\[613] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:b_4\[614] = \adder:MODIN2_4\[615]
Removing Lhs of wire \adder:MODIN2_4\[615] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:b_3\[616] = \adder:MODIN2_3\[617]
Removing Lhs of wire \adder:MODIN2_3\[617] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:b_2\[618] = \adder:MODIN2_2\[619]
Removing Lhs of wire \adder:MODIN2_2\[619] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:b_1\[620] = \adder:MODIN2_1\[621]
Removing Lhs of wire \adder:MODIN2_1\[621] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:b_0\[622] = \adder:MODIN2_0\[623]
Removing Lhs of wire \adder:MODIN2_0\[623] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:atmp_8\[634] = Net_15[28]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:atmp_7\[635] = Net_15[28]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:atmp_6\[636] = Net_15[28]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:atmp_5\[637] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:atmp_4\[638] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:atmp_3\[639] = Net_15[28]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:atmp_2\[640] = Net_15[28]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:atmp_1\[641] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:atmp_0\[642] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:btmp_8\[643] = Net_15[28]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:btmp_7\[644] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:btmp_6\[645] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:btmp_5\[646] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:btmp_4\[647] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:btmp_3\[648] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:btmp_2\[649] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:btmp_1\[650] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:btmp_0\[651] = Net_17_7[131]
Removing Lhs of wire \adder:MODULE_1:g1:a0:g0:u0:ci_0\[652] = Net_15[28]
Removing Lhs of wire Net_599_7[790] = Net_15[28]
Removing Lhs of wire Net_599_6[791] = Net_15[28]
Removing Lhs of wire Net_599_5[792] = Net_17_7[131]
Removing Lhs of wire Net_599_4[793] = Net_17_7[131]
Removing Lhs of wire Net_599_3[794] = Net_15[28]
Removing Lhs of wire Net_599_2[795] = Net_15[28]
Removing Lhs of wire Net_599_1[796] = Net_17_7[131]
Removing Lhs of wire Net_599_0[797] = Net_17_7[131]
Removing Lhs of wire Net_600_7[798] = Net_17_7[131]
Removing Lhs of wire Net_600_6[799] = Net_17_7[131]
Removing Lhs of wire Net_600_5[800] = Net_17_7[131]
Removing Lhs of wire Net_600_4[801] = Net_17_7[131]
Removing Lhs of wire Net_600_3[802] = Net_17_7[131]
Removing Lhs of wire Net_600_2[803] = Net_17_7[131]
Removing Lhs of wire Net_600_1[804] = Net_17_7[131]
Removing Lhs of wire Net_600_0[805] = Net_17_7[131]
Removing Lhs of wire \LCD_gnome:A_reg:status_7\[806] = Suma_7[574]
Removing Lhs of wire \LCD_gnome:A_reg:status_6\[807] = Suma_6[576]
Removing Lhs of wire \LCD_gnome:A_reg:status_5\[808] = Suma_5[578]
Removing Lhs of wire \LCD_gnome:A_reg:status_4\[809] = Suma_4[580]
Removing Lhs of wire \LCD_gnome:A_reg:status_3\[810] = Suma_3[582]
Removing Lhs of wire \LCD_gnome:A_reg:status_2\[811] = Suma_2[584]
Removing Lhs of wire \LCD_gnome:A_reg:status_1\[812] = Suma_1[586]
Removing Lhs of wire \LCD_gnome:A_reg:status_0\[813] = Suma_0[588]
Removing Lhs of wire \LCD_gnome:B_reg:status_7\[816] = Net_15[28]
Removing Lhs of wire Carry_7[817] = Net_15[28]
Removing Lhs of wire \LCD_gnome:B_reg:status_6\[818] = Net_15[28]
Removing Lhs of wire Carry_6[819] = Net_15[28]
Removing Lhs of wire \LCD_gnome:B_reg:status_5\[820] = Net_15[28]
Removing Lhs of wire Carry_5[821] = Net_15[28]
Removing Lhs of wire \LCD_gnome:B_reg:status_4\[822] = Net_15[28]
Removing Lhs of wire Carry_4[823] = Net_15[28]
Removing Lhs of wire \LCD_gnome:B_reg:status_3\[824] = Net_15[28]
Removing Lhs of wire Carry_3[825] = Net_15[28]
Removing Lhs of wire \LCD_gnome:B_reg:status_2\[826] = Net_15[28]
Removing Lhs of wire Carry_2[827] = Net_15[28]
Removing Lhs of wire \LCD_gnome:B_reg:status_1\[828] = Net_15[28]
Removing Lhs of wire Carry_1[829] = Net_15[28]
Removing Lhs of wire \LCD_gnome:B_reg:status_0\[830] = Carry_0[572]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[851] = Net_15[28]

------------------------------------------------------
Aliased 0 equations, 351 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_15' (cost = 0):
Net_15 <=  ('0') ;

Note:  Expanding virtual equation for 'Net_17_7' (cost = 0):
Net_17_7 <=  ('1') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 4):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <= ((Net_34_16 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_16\' (cost = 2):
\BasicCounter_1:MODULE_2:g2:a0:s_16\ <= ((not \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ and Net_34_16)
	OR (not Net_34_16 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_8\' (cost = 2):
\BasicCounter_1:MODULE_2:g2:a0:s_8\ <= ((not \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_34_8)
	OR (not Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_34_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:s_0\ <= (not Net_34_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <= ((Net_34_17 and Net_34_16 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_17\' (cost = 3):
\BasicCounter_1:MODULE_2:g2:a0:s_17\ <= ((not Net_34_16 and Net_34_17)
	OR (not \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ and Net_34_17)
	OR (not Net_34_17 and Net_34_16 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((Net_34_9 and Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_9\' (cost = 3):
\BasicCounter_1:MODULE_2:g2:a0:s_9\ <= ((not Net_34_8 and Net_34_9)
	OR (not \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_34_9)
	OR (not Net_34_9 and Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_2:g2:a0:s_1\ <= ((not Net_34_0 and Net_34_1)
	OR (not Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 6):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((Net_34_10 and Net_34_9 and Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_10\' (cost = 4):
\BasicCounter_1:MODULE_2:g2:a0:s_10\ <= ((not Net_34_9 and Net_34_10)
	OR (not Net_34_8 and Net_34_10)
	OR (not \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_34_10)
	OR (not Net_34_10 and Net_34_9 and Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_2\' (cost = 3):
\BasicCounter_1:MODULE_2:g2:a0:s_2\ <= ((not Net_34_1 and Net_34_2)
	OR (not Net_34_0 and Net_34_2)
	OR (not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 7):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <= ((Net_34_11 and Net_34_10 and Net_34_9 and Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_11\' (cost = 5):
\BasicCounter_1:MODULE_2:g2:a0:s_11\ <= ((not Net_34_10 and Net_34_11)
	OR (not Net_34_9 and Net_34_11)
	OR (not Net_34_8 and Net_34_11)
	OR (not \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_34_11)
	OR (not Net_34_11 and Net_34_10 and Net_34_9 and Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_3\' (cost = 4):
\BasicCounter_1:MODULE_2:g2:a0:s_3\ <= ((not Net_34_2 and Net_34_3)
	OR (not Net_34_1 and Net_34_3)
	OR (not Net_34_0 and Net_34_3)
	OR (not Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 8):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <= ((Net_34_12 and Net_34_11 and Net_34_10 and Net_34_9 and Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_12\' (cost = 6):
\BasicCounter_1:MODULE_2:g2:a0:s_12\ <= ((not Net_34_11 and Net_34_12)
	OR (not Net_34_10 and Net_34_12)
	OR (not Net_34_9 and Net_34_12)
	OR (not Net_34_8 and Net_34_12)
	OR (not \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_34_12)
	OR (not Net_34_12 and Net_34_11 and Net_34_10 and Net_34_9 and Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_34_4 and Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_4\' (cost = 5):
\BasicCounter_1:MODULE_2:g2:a0:s_4\ <= ((not Net_34_3 and Net_34_4)
	OR (not Net_34_2 and Net_34_4)
	OR (not Net_34_1 and Net_34_4)
	OR (not Net_34_0 and Net_34_4)
	OR (not Net_34_4 and Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 9):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <= ((Net_34_13 and Net_34_12 and Net_34_11 and Net_34_10 and Net_34_9 and Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_13\' (cost = 7):
\BasicCounter_1:MODULE_2:g2:a0:s_13\ <= ((not Net_34_12 and Net_34_13)
	OR (not Net_34_11 and Net_34_13)
	OR (not Net_34_10 and Net_34_13)
	OR (not Net_34_9 and Net_34_13)
	OR (not Net_34_8 and Net_34_13)
	OR (not \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_34_13)
	OR (not Net_34_13 and Net_34_12 and Net_34_11 and Net_34_10 and Net_34_9 and Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_34_5 and Net_34_4 and Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_5\' (cost = 6):
\BasicCounter_1:MODULE_2:g2:a0:s_5\ <= ((not Net_34_4 and Net_34_5)
	OR (not Net_34_3 and Net_34_5)
	OR (not Net_34_2 and Net_34_5)
	OR (not Net_34_1 and Net_34_5)
	OR (not Net_34_0 and Net_34_5)
	OR (not Net_34_5 and Net_34_4 and Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 10):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <= ((Net_34_14 and Net_34_13 and Net_34_12 and Net_34_11 and Net_34_10 and Net_34_9 and Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_14\' (cost = 8):
\BasicCounter_1:MODULE_2:g2:a0:s_14\ <= ((not Net_34_13 and Net_34_14)
	OR (not Net_34_12 and Net_34_14)
	OR (not Net_34_11 and Net_34_14)
	OR (not Net_34_10 and Net_34_14)
	OR (not Net_34_9 and Net_34_14)
	OR (not Net_34_8 and Net_34_14)
	OR (not \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_34_14)
	OR (not Net_34_14 and Net_34_13 and Net_34_12 and Net_34_11 and Net_34_10 and Net_34_9 and Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_34_6 and Net_34_5 and Net_34_4 and Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_6\' (cost = 7):
\BasicCounter_1:MODULE_2:g2:a0:s_6\ <= ((not Net_34_5 and Net_34_6)
	OR (not Net_34_4 and Net_34_6)
	OR (not Net_34_3 and Net_34_6)
	OR (not Net_34_2 and Net_34_6)
	OR (not Net_34_1 and Net_34_6)
	OR (not Net_34_0 and Net_34_6)
	OR (not Net_34_6 and Net_34_5 and Net_34_4 and Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_15\' (cost = 9):
\BasicCounter_1:MODULE_2:g2:a0:s_15\ <= ((not Net_34_14 and Net_34_15)
	OR (not Net_34_13 and Net_34_15)
	OR (not Net_34_12 and Net_34_15)
	OR (not Net_34_11 and Net_34_15)
	OR (not Net_34_10 and Net_34_15)
	OR (not Net_34_9 and Net_34_15)
	OR (not Net_34_8 and Net_34_15)
	OR (not \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_34_15)
	OR (not Net_34_15 and Net_34_14 and Net_34_13 and Net_34_12 and Net_34_11 and Net_34_10 and Net_34_9 and Net_34_8 and \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_2:g2:a0:s_7\' (cost = 8):
\BasicCounter_1:MODULE_2:g2:a0:s_7\ <= ((not Net_34_6 and Net_34_7)
	OR (not Net_34_5 and Net_34_7)
	OR (not Net_34_4 and Net_34_7)
	OR (not Net_34_3 and Net_34_7)
	OR (not Net_34_2 and Net_34_7)
	OR (not Net_34_1 and Net_34_7)
	OR (not Net_34_0 and Net_34_7)
	OR (not Net_34_7 and Net_34_6 and Net_34_5 and Net_34_4 and Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 41 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_15
Removing Lhs of wire \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[409] = Net_15[28]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[858] = \UART:BUART:tx_ctrl_mark_last\[527]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\gnome_psoc5.cyprj" -dcpsoc3 gnome_psoc5.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.011ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Monday, 13 June 2016 19:19:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\gnome_psoc5.cyprj -d CY8C5888LTI-LP097 gnome_psoc5.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_15
    Removed wire end \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_8\ kept Net_15
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_8\ kept Net_15
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_7\ kept Net_15
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_7\ kept Net_17_7
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_6\ kept Net_15
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_6\ kept Net_17_7
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_5\ kept Net_17_7
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_5\ kept Net_17_7
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_4\ kept Net_17_7
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_4\ kept Net_17_7
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_3\ kept Net_15
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_3\ kept Net_17_7
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_2\ kept Net_15
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_2\ kept Net_17_7
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_1\ kept Net_17_7
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_1\ kept Net_17_7
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdataa_0\ kept Net_17_7
    Removed wire end \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:bdatab_0\ kept Net_17_7
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \via8bits:gnome_clk:Sync:ctrl_reg\:controlcell.control_0
        Effective Clock: BUS_CLK
        Enable Signal: \via8bits:gnome_clk:Sync:ctrl_reg\:controlcell.control_0
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\via8bits:Stat:sts:sts_reg\:statuscell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button(0)__PA ,
            fb => Net_17_0 ,
            pad => Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            input => Net_22_0 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = i2c_scl(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => i2c_scl(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            input => \I2C:Net_643_0\ ,
            pad => i2c_scl(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_585 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = i2c_sda(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => i2c_sda(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            input => \I2C:sda_x_wire\ ,
            pad => i2c_sda(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Suma_0, Mode=(Combinatorial, Carry-Chain-Start)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Cpt0 Equation   = (1)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Output = Suma_0 (fanout=1)

    MacroCell: Name=Suma_1, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (1)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Output = Suma_1 (fanout=1)

    MacroCell: Name=Suma_2, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Output = Suma_2 (fanout=1)

    MacroCell: Name=Suma_3, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Output = Suma_3 (fanout=1)

    MacroCell: Name=Suma_4, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (1)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Output = Suma_4 (fanout=1)

    MacroCell: Name=Suma_5, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (1)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Output = Suma_5 (fanout=1)

    MacroCell: Name=Suma_6, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Output = Suma_6 (fanout=1)

    MacroCell: Name=Suma_7, Mode=(Combinatorial, Carry-Chain-Continue)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Output = Suma_7 (fanout=1)

    MacroCell: Name=Carry_0, Mode=(Combinatorial, Carry-Chain-Last)
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Cout = Carry_0_cout
        Output = Carry_0 (fanout=1)

    MacroCell: Name=Net_21_7, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P0_io\ * !\via8bits:Net_489_7\
        );
        Output = Net_21_7 (fanout=1)

    MacroCell: Name=Net_21_6, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P0_io\ * !\via8bits:Net_489_6\
        );
        Output = Net_21_6 (fanout=1)

    MacroCell: Name=Net_21_5, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P0_io\ * !\via8bits:Net_489_5\
        );
        Output = Net_21_5 (fanout=1)

    MacroCell: Name=Net_21_4, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P0_io\ * !\via8bits:Net_489_4\
        );
        Output = Net_21_4 (fanout=1)

    MacroCell: Name=Net_21_3, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P0_io\ * !\via8bits:Net_489_3\
        );
        Output = Net_21_3 (fanout=1)

    MacroCell: Name=Net_21_2, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P0_io\ * !\via8bits:Net_489_2\
        );
        Output = Net_21_2 (fanout=1)

    MacroCell: Name=Net_21_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P0_io\ * !\via8bits:Net_489_1\
        );
        Output = Net_21_1 (fanout=1)

    MacroCell: Name=Net_21_0, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P0_io\ * Net_17_0
            + \via8bits:P0_io\ * \via8bits:Net_489_0\
        );
        Output = Net_21_0 (fanout=1)

    MacroCell: Name=Net_22_7, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P1_io\ * \via8bits:Net_495_7\
        );
        Output = Net_22_7 (fanout=1)

    MacroCell: Name=Net_22_6, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P1_io\ * !\via8bits:Net_495_6\
        );
        Output = Net_22_6 (fanout=1)

    MacroCell: Name=Net_22_5, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P1_io\ * !\via8bits:Net_495_5\
        );
        Output = Net_22_5 (fanout=1)

    MacroCell: Name=Net_22_4, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P1_io\ * !\via8bits:Net_495_4\
        );
        Output = Net_22_4 (fanout=1)

    MacroCell: Name=Net_22_3, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P1_io\ * !\via8bits:Net_495_3\
        );
        Output = Net_22_3 (fanout=1)

    MacroCell: Name=Net_22_2, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P1_io\ * !\via8bits:Net_495_2\
        );
        Output = Net_22_2 (fanout=1)

    MacroCell: Name=Net_22_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P1_io\ * !\via8bits:Net_495_1\
        );
        Output = Net_22_1 (fanout=1)

    MacroCell: Name=Net_22_0, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P1_io\ * !\via8bits:Net_495_0\
        );
        Output = Net_22_0 (fanout=2)

    MacroCell: Name=\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_34_15 * Net_34_14 * Net_34_13 * Net_34_12 * Net_34_11 * 
              Net_34_10 * Net_34_9 * Net_34_8 * 
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ (fanout=2)

    MacroCell: Name=\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_34_7 * Net_34_6 * Net_34_5 * Net_34_4 * Net_34_3 * Net_34_2 * 
              Net_34_1 * Net_34_0
        );
        Output = \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=9)

    MacroCell: Name=Net_585, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_585 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=Net_34_17, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_16 * \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\
        );
        Output = Net_34_17 (fanout=1)

    MacroCell: Name=Net_34_16, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\
        );
        Output = Net_34_16 (fanout=1)

    MacroCell: Name=Net_34_15, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_14 * Net_34_13 * Net_34_12 * Net_34_11 * Net_34_10 * 
              Net_34_9 * Net_34_8 * 
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_15 (fanout=1)

    MacroCell: Name=Net_34_14, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_13 * Net_34_12 * Net_34_11 * Net_34_10 * Net_34_9 * 
              Net_34_8 * \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_14 (fanout=2)

    MacroCell: Name=Net_34_13, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_12 * Net_34_11 * Net_34_10 * Net_34_9 * Net_34_8 * 
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_13 (fanout=3)

    MacroCell: Name=Net_34_12, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_11 * Net_34_10 * Net_34_9 * Net_34_8 * 
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_12 (fanout=4)

    MacroCell: Name=Net_34_11, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_10 * Net_34_9 * Net_34_8 * 
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_11 (fanout=5)

    MacroCell: Name=Net_34_10, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_9 * Net_34_8 * 
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_10 (fanout=6)

    MacroCell: Name=Net_34_9, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_8 * \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_9 (fanout=7)

    MacroCell: Name=Net_34_8, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_8 (fanout=8)

    MacroCell: Name=Net_34_7, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_6 * Net_34_5 * Net_34_4 * Net_34_3 * Net_34_2 * Net_34_1 * 
              Net_34_0
        );
        Output = Net_34_7 (fanout=1)

    MacroCell: Name=Net_34_6, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_5 * Net_34_4 * Net_34_3 * Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_6 (fanout=2)

    MacroCell: Name=Net_34_5, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_4 * Net_34_3 * Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_5 (fanout=3)

    MacroCell: Name=Net_34_4, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_3 * Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_4 (fanout=4)

    MacroCell: Name=Net_34_3, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_3 (fanout=5)

    MacroCell: Name=Net_34_2, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_1 * Net_34_0
        );
        Output = Net_34_2 (fanout=6)

    MacroCell: Name=Net_34_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_0
        );
        Output = Net_34_1 (fanout=7)

    MacroCell: Name=Net_34_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_34_0 (fanout=8)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\via8bits:P0_stat:sts:sts_reg\
        PORT MAP (
            status_7 => Net_21_7 ,
            status_6 => Net_21_6 ,
            status_5 => Net_21_5 ,
            status_4 => Net_21_4 ,
            status_3 => Net_21_3 ,
            status_2 => Net_21_2 ,
            status_1 => Net_21_1 ,
            status_0 => Net_21_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\via8bits:P1_stat:sts:sts_reg\
        PORT MAP (
            status_7 => Net_22_7 ,
            status_6 => Net_22_6 ,
            status_5 => Net_22_5 ,
            status_4 => Net_22_4 ,
            status_3 => Net_22_3 ,
            status_2 => Net_22_2 ,
            status_1 => Net_22_1 ,
            status_0 => Net_22_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\LCD_gnome:A_reg:sts:sts_reg\
        PORT MAP (
            status_7 => Suma_7 ,
            status_6 => Suma_6 ,
            status_5 => Suma_5 ,
            status_4 => Suma_4 ,
            status_3 => Suma_3 ,
            status_2 => Suma_2 ,
            status_1 => Suma_1 ,
            status_0 => Suma_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\LCD_gnome:B_reg:sts:sts_reg\
        PORT MAP (
            status_0 => Carry_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\via8bits:Ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \via8bits:Ctrl:control_7\ ,
            control_6 => \via8bits:Ctrl:control_6\ ,
            control_5 => \via8bits:Ctrl:control_5\ ,
            control_4 => \via8bits:Ctrl:control_4\ ,
            control_3 => \via8bits:P0_io\ ,
            control_2 => \via8bits:Ctrl:control_2\ ,
            control_1 => \via8bits:P1_io\ ,
            control_0 => \via8bits:Ctrl:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\via8bits:P0_ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \via8bits:Net_489_7\ ,
            control_6 => \via8bits:Net_489_6\ ,
            control_5 => \via8bits:Net_489_5\ ,
            control_4 => \via8bits:Net_489_4\ ,
            control_3 => \via8bits:Net_489_3\ ,
            control_2 => \via8bits:Net_489_2\ ,
            control_1 => \via8bits:Net_489_1\ ,
            control_0 => \via8bits:Net_489_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\via8bits:P1_ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \via8bits:Net_495_7\ ,
            control_6 => \via8bits:Net_495_6\ ,
            control_5 => \via8bits:Net_495_5\ ,
            control_4 => \via8bits:Net_495_4\ ,
            control_3 => \via8bits:Net_495_3\ ,
            control_2 => \via8bits:Net_495_2\ ,
            control_1 => \via8bits:Net_495_1\ ,
            control_0 => \via8bits:Net_495_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\via8bits:gnome_clk:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \via8bits:gnome_clk:control_7\ ,
            control_6 => \via8bits:gnome_clk:control_6\ ,
            control_5 => \via8bits:gnome_clk:control_5\ ,
            control_4 => \via8bits:gnome_clk:control_4\ ,
            control_3 => \via8bits:gnome_clk:control_3\ ,
            control_2 => \via8bits:gnome_clk:control_2\ ,
            control_1 => \via8bits:gnome_clk:control_1\ ,
            control_0 => Net_36 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR
        PORT MAP (
            interrupt => Net_34_17 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    8 :   40 :   48 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   54 :  138 :  192 : 28.13 %
  Unique P-terms              :   57 :  327 :  384 : 14.84 %
  Total P-terms               :   64 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    Status Registers          :    4 :      :      :        
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    4 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.059ms
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * C:\Users\Javier\Documents\PSoC Creator\gnome_workspace\gnome_psoc5.cydsn\codegentemp\gnome_psoc5.rpt (Tech mapping)

Tech mapping phase: Elapsed time ==> 0s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : Button(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : i2c_scl(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : i2c_sda(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.434ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   17 :   31 :   48 :  35.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.76
                   Pterms :            4.35
               Macrocells :            3.18
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 183, final cost is 183 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       6.78 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_585, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_585 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_22_7, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \via8bits:P1_io\ * \via8bits:Net_495_7\
        );
        Output = Net_22_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_22_2, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P1_io\ * !\via8bits:Net_495_2\
        );
        Output = Net_22_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_22_5, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P1_io\ * !\via8bits:Net_495_5\
        );
        Output = Net_22_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_22_3, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P1_io\ * !\via8bits:Net_495_3\
        );
        Output = Net_22_3 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_22_1, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P1_io\ * !\via8bits:Net_495_1\
        );
        Output = Net_22_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_22_6, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P1_io\ * !\via8bits:Net_495_6\
        );
        Output = Net_22_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_22_4, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P1_io\ * !\via8bits:Net_495_4\
        );
        Output = Net_22_4 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\via8bits:P1_stat:sts:sts_reg\
    PORT MAP (
        status_7 => Net_22_7 ,
        status_6 => Net_22_6 ,
        status_5 => Net_22_5 ,
        status_4 => Net_22_4 ,
        status_3 => Net_22_3 ,
        status_2 => Net_22_2 ,
        status_1 => Net_22_1 ,
        status_0 => Net_22_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\via8bits:P1_ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \via8bits:Net_495_7\ ,
        control_6 => \via8bits:Net_495_6\ ,
        control_5 => \via8bits:Net_495_5\ ,
        control_4 => \via8bits:Net_495_4\ ,
        control_3 => \via8bits:Net_495_3\ ,
        control_2 => \via8bits:Net_495_2\ ,
        control_1 => \via8bits:Net_495_1\ ,
        control_0 => \via8bits:Net_495_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_34_4, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_3 * Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_4 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_34_3, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_3 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_34_2, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_1 * Net_34_0
        );
        Output = Net_34_2 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_34_1, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_0
        );
        Output = Net_34_1 (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_34_7 * Net_34_6 * Net_34_5 * Net_34_4 * Net_34_3 * Net_34_2 * 
              Net_34_1 * Net_34_0
        );
        Output = \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_34_7, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_6 * Net_34_5 * Net_34_4 * Net_34_3 * Net_34_2 * Net_34_1 * 
              Net_34_0
        );
        Output = Net_34_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_34_6, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_5 * Net_34_4 * Net_34_3 * Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_6 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_34_5, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_4 * Net_34_3 * Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_5 (fanout=3)
        Properties               : 
        {
        }
}

controlcell: Name =\via8bits:gnome_clk:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \via8bits:gnome_clk:control_7\ ,
        control_6 => \via8bits:gnome_clk:control_6\ ,
        control_5 => \via8bits:gnome_clk:control_5\ ,
        control_4 => \via8bits:gnome_clk:control_4\ ,
        control_3 => \via8bits:gnome_clk:control_3\ ,
        control_2 => \via8bits:gnome_clk:control_2\ ,
        control_1 => \via8bits:gnome_clk:control_1\ ,
        control_0 => Net_36 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_21_0, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\via8bits:P0_io\ * Net_17_0
            + \via8bits:P0_io\ * \via8bits:Net_489_0\
        );
        Output = Net_21_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_21_1, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P0_io\ * !\via8bits:Net_489_1\
        );
        Output = Net_21_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_21_2, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P0_io\ * !\via8bits:Net_489_2\
        );
        Output = Net_21_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_21_3, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P0_io\ * !\via8bits:Net_489_3\
        );
        Output = Net_21_3 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_21_4, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P0_io\ * !\via8bits:Net_489_4\
        );
        Output = Net_21_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_21_5, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P0_io\ * !\via8bits:Net_489_5\
        );
        Output = Net_21_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_21_6, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P0_io\ * !\via8bits:Net_489_6\
        );
        Output = Net_21_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_21_7, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P0_io\ * !\via8bits:Net_489_7\
        );
        Output = Net_21_7 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\via8bits:P0_stat:sts:sts_reg\
    PORT MAP (
        status_7 => Net_21_7 ,
        status_6 => Net_21_6 ,
        status_5 => Net_21_5 ,
        status_4 => Net_21_4 ,
        status_3 => Net_21_3 ,
        status_2 => Net_21_2 ,
        status_1 => Net_21_1 ,
        status_0 => Net_21_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\via8bits:P0_ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \via8bits:Net_489_7\ ,
        control_6 => \via8bits:Net_489_6\ ,
        control_5 => \via8bits:Net_489_5\ ,
        control_4 => \via8bits:Net_489_4\ ,
        control_3 => \via8bits:Net_489_3\ ,
        control_2 => \via8bits:Net_489_2\ ,
        control_1 => \via8bits:Net_489_1\ ,
        control_0 => \via8bits:Net_489_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_34_14, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_13 * Net_34_12 * Net_34_11 * Net_34_10 * Net_34_9 * 
              Net_34_8 * \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_14 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_34_13, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_12 * Net_34_11 * Net_34_10 * Net_34_9 * Net_34_8 * 
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_13 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_34_12, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_11 * Net_34_10 * Net_34_9 * Net_34_8 * 
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_12 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_34_11, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_10 * Net_34_9 * Net_34_8 * 
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_11 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_22_0, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \via8bits:P1_io\ * !\via8bits:Net_495_0\
        );
        Output = Net_22_0 (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\via8bits:Ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \via8bits:Ctrl:control_7\ ,
        control_6 => \via8bits:Ctrl:control_6\ ,
        control_5 => \via8bits:Ctrl:control_5\ ,
        control_4 => \via8bits:Ctrl:control_4\ ,
        control_3 => \via8bits:P0_io\ ,
        control_2 => \via8bits:Ctrl:control_2\ ,
        control_1 => \via8bits:P1_io\ ,
        control_0 => \via8bits:Ctrl:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_34_15 * Net_34_14 * Net_34_13 * Net_34_12 * Net_34_11 * 
              Net_34_10 * Net_34_9 * Net_34_8 * 
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_34_16, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\
        );
        Output = Net_34_16 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_34_17, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_16 * \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\
        );
        Output = Net_34_17 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_34_15, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_14 * Net_34_13 * Net_34_12 * Net_34_11 * Net_34_10 * 
              Net_34_9 * Net_34_8 * 
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_15 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_34_0, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_34_0 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_34_8, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_8 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_34_9, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_8 * \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_9 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_34_10, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_36)
        Main Equation            : 1 pterm
        (
              Net_34_9 * Net_34_8 * 
              \BasicCounter_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_34_10 (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=0, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Suma_0, Mode=(Combinatorial, Carry-Chain-Start (next @ [UDB=(2,0)][LB=0][MC=1])) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Cpt0 Equation   = (1)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Output = Suma_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Suma_1, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(2,0)][LB=0][MC=2])) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (1)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_0\
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Output = Suma_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Suma_2, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(2,0)][LB=0][MC=3])) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_1\
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Output = Suma_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Suma_3, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(2,0)][LB=1][MC=0])) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_2\
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Output = Suma_3 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=0, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Suma_4, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(2,0)][LB=1][MC=1])) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (1)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_3\
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Output = Suma_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Suma_5, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(2,0)][LB=1][MC=2])) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (1)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_4\
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Output = Suma_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Suma_6, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(2,0)][LB=1][MC=3])) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_5\
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Output = Suma_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Suma_7, Mode=(Combinatorial, Carry-Chain-Continue (next @ [UDB=(3,0)][LB=0][MC=0])) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (0)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_6\
        Cout = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Output = Suma_7 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\LCD_gnome:A_reg:sts:sts_reg\
    PORT MAP (
        status_7 => Suma_7 ,
        status_6 => Suma_6 ,
        status_5 => Suma_5 ,
        status_4 => Suma_4 ,
        status_3 => Suma_3 ,
        status_2 => Suma_2 ,
        status_1 => Suma_1 ,
        status_0 => Suma_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=0, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Carry_0, Mode=(Combinatorial, Carry-Chain-Last) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 2
        List of special equations: 
            Cpt0 Equation   = (0)
            Cpt1 Equation   = (1)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Cin = \adder:MODULE_1:g1:a0:g0:u0:gof:g_arith(0):ga:cadd_7\
        Cout = Carry_0_cout
        Output = Carry_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\LCD_gnome:B_reg:sts:sts_reg\
    PORT MAP (
        status_0 => Carry_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR
        PORT MAP (
            interrupt => Net_34_17 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = i2c_scl(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => i2c_scl(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        input => \I2C:Net_643_0\ ,
        pad => i2c_scl(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = i2c_sda(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => i2c_sda(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        input => \I2C:sda_x_wire\ ,
        pad => i2c_sda(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        input => Net_22_0 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button(0)__PA ,
        fb => Net_17_0 ,
        pad => Button(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 contains the following IO cells:
[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_585 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART:Net_9\ ,
            dclk_0 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+-------------------------------------------
   1 |   6 |     * |      NONE |      RES_PULL_UP | i2c_scl(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   7 |     * |      NONE |      RES_PULL_UP | i2c_sda(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
-----+-----+-------+-----------+------------------+------------+-------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |     LED(0) | In(Net_22_0)
     |   2 |     * |      NONE |      RES_PULL_UP |  Button(0) | FB(Net_17_0)
-----+-----+-------+-----------+------------------+------------+-------------------------------------------
  12 |   7 |     * |      NONE |         CMOS_OUT |    Tx_1(0) | In(Net_585)
-----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 1s.598ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.854ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.300ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in gnome_psoc5_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.382ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.237ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.068ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.127ms
API generation phase: Elapsed time ==> 1s.628ms
Dependency generation phase: Elapsed time ==> 0s.027ms
Cleanup phase: Elapsed time ==> 0s.004ms
