INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EE 214/project6/project6.srcs/sim_1/new/P6_R3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P6_R3_tb
