# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model bm_simple_memory
.inputs clock address_in[0] address_in[1] address_in[2] address_in[3] address_out[0] address_out[1] address_out[2] address_out[3]
.outputs value_out[0] value_out[1] value_out[2]
.subckt $mem RD_ADDR[0]=address_out[0] RD_ADDR[1]=address_out[1] RD_ADDR[2]=address_out[2] RD_ADDR[3]=address_out[3] RD_CLK=$undef RD_DATA[0]=address_out_$memrd_ADDR_DATA[0] RD_DATA[1]=address_out_$memrd_ADDR_DATA[1] RD_DATA[2]=address_out_$memrd_ADDR_DATA[2] RD_EN=$undef WR_ADDR[0]=address_in[0] WR_ADDR[1]=address_in[1] WR_ADDR[2]=address_in[2] WR_ADDR[3]=address_in[3] WR_CLK=clock WR_DATA[0]=address_in[0] WR_DATA[1]=address_in[1] WR_DATA[2]=address_in[2] WR_EN[0]=$true WR_EN[1]=$true WR_EN[2]=$true
.param ABITS 00000000000000000000000000000100
.param INIT xxxxxxxxxxxxxxxxxxxxxxxx
.param MEMID "\\memory"
.param OFFSET 00000000000000000000000000000000
.param RD_CLK_ENABLE 0
.param RD_CLK_POLARITY 0
.param RD_PORTS 00000000000000000000000000000001
.param RD_TRANSPARENT 0
.param SIZE 00000000000000000000000000001000
.param WIDTH 00000000000000000000000000000011
.param WR_CLK_ENABLE 1
.param WR_CLK_POLARITY 1
.param WR_PORTS 00000000000000000000000000000001
.names address_out_$memrd_ADDR_DATA[0] value_out[0]
1 1
.names address_out_$memrd_ADDR_DATA[1] value_out[1]
1 1
.names address_out_$memrd_ADDR_DATA[2] value_out[2]
1 1
.end
