

================================================================
== Vitis HLS Report for 'lab7_z4'
================================================================
* Date:           Mon Dec 11 15:49:07 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab7_z4
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.232 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mult    |       33|       33|         3|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.04>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a_0"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a_1"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_2, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a_2"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_3, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a_3"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b_0"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b_1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b_2, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b_2"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b_3, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b_3"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c_0"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c_1"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_2, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c_2"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_3, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c_3"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.32ns)   --->   "%store_ln8 = store i8 0, i8 %i" [./source/lab7_z4.cpp:8]   --->   Operation 32 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln8 = br void %arrayidx5.0.0.063.case.0" [./source/lab7_z4.cpp:8]   --->   Operation 33 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [./source/lab7_z4.cpp:8]   --->   Operation 34 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [./source/lab7_z4.cpp:8]   --->   Operation 35 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %fpga_resource_hint.arrayidx5.0.0.063.case.0.3, void" [./source/lab7_z4.cpp:8]   --->   Operation 37 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_1, i32 2, i32 6"   --->   Operation 38 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i5 %lshr_ln"   --->   Operation 39 'zext' 'zext_ln232' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i256 %b_0, i64 0, i64 %zext_ln232"   --->   Operation 40 'getelementptr' 'b_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.77ns)   --->   "%lhs = load i5 %b_0_addr"   --->   Operation 41 'load' 'lhs' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i256 %c_0, i64 0, i64 %zext_ln232"   --->   Operation 42 'getelementptr' 'c_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (2.77ns)   --->   "%rhs = load i5 %c_0_addr"   --->   Operation 43 'load' 'rhs' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i256 %b_1, i64 0, i64 %zext_ln232"   --->   Operation 44 'getelementptr' 'b_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.77ns)   --->   "%lhs_1 = load i5 %b_1_addr"   --->   Operation 45 'load' 'lhs_1' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i256 %c_1, i64 0, i64 %zext_ln232"   --->   Operation 46 'getelementptr' 'c_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.77ns)   --->   "%rhs_1 = load i5 %c_1_addr"   --->   Operation 47 'load' 'rhs_1' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i256 %b_2, i64 0, i64 %zext_ln232"   --->   Operation 48 'getelementptr' 'b_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.77ns)   --->   "%lhs_2 = load i5 %b_2_addr"   --->   Operation 49 'load' 'lhs_2' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%c_2_addr = getelementptr i256 %c_2, i64 0, i64 %zext_ln232"   --->   Operation 50 'getelementptr' 'c_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.77ns)   --->   "%rhs_2 = load i5 %c_2_addr"   --->   Operation 51 'load' 'rhs_2' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%b_3_addr = getelementptr i256 %b_3, i64 0, i64 %zext_ln232"   --->   Operation 52 'getelementptr' 'b_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.77ns)   --->   "%lhs_3 = load i5 %b_3_addr"   --->   Operation 53 'load' 'lhs_3' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%c_3_addr = getelementptr i256 %c_3, i64 0, i64 %zext_ln232"   --->   Operation 54 'getelementptr' 'c_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.77ns)   --->   "%rhs_3 = load i5 %c_3_addr"   --->   Operation 55 'load' 'rhs_3' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 56 [1/1] (1.71ns)   --->   "%add_ln8 = add i8 %i_1, i8 4" [./source/lab7_z4.cpp:8]   --->   Operation 56 'add' 'add_ln8' <Predicate = (!tmp)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.32ns)   --->   "%store_ln8 = store i8 %add_ln8, i8 %i" [./source/lab7_z4.cpp:8]   --->   Operation 57 'store' 'store_ln8' <Predicate = (!tmp)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 8.23>
ST_2 : Operation 58 [1/2] (2.77ns)   --->   "%lhs = load i5 %b_0_addr"   --->   Operation 58 'load' 'lhs' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 59 [1/2] (2.77ns)   --->   "%rhs = load i5 %c_0_addr"   --->   Operation 59 'load' 'rhs' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 60 [2/2] (5.46ns)   --->   "%ret = mul i256 %rhs, i256 %lhs"   --->   Operation 60 'mul' 'ret' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/2] (2.77ns)   --->   "%lhs_1 = load i5 %b_1_addr"   --->   Operation 61 'load' 'lhs_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 62 [1/2] (2.77ns)   --->   "%rhs_1 = load i5 %c_1_addr"   --->   Operation 62 'load' 'rhs_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 63 [2/2] (5.46ns)   --->   "%ret_1 = mul i256 %rhs_1, i256 %lhs_1"   --->   Operation 63 'mul' 'ret_1' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/2] (2.77ns)   --->   "%lhs_2 = load i5 %b_2_addr"   --->   Operation 64 'load' 'lhs_2' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 65 [1/2] (2.77ns)   --->   "%rhs_2 = load i5 %c_2_addr"   --->   Operation 65 'load' 'rhs_2' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 66 [2/2] (5.46ns)   --->   "%ret_2 = mul i256 %rhs_2, i256 %lhs_2"   --->   Operation 66 'mul' 'ret_2' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/2] (2.77ns)   --->   "%lhs_3 = load i5 %b_3_addr"   --->   Operation 67 'load' 'lhs_3' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 68 [1/2] (2.77ns)   --->   "%rhs_3 = load i5 %c_3_addr"   --->   Operation 68 'load' 'rhs_3' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 69 [2/2] (5.46ns)   --->   "%ret_3 = mul i256 %rhs_3, i256 %lhs_3"   --->   Operation 69 'mul' 'ret_3' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab7_z4.cpp:13]   --->   Operation 97 'ret' 'ret_ln13' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.23>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [./source/lab7_z4.cpp:8]   --->   Operation 70 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./source/lab7_z4.cpp:8]   --->   Operation 71 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [./source/lab7_z4.cpp:9]   --->   Operation 72 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (5.46ns)   --->   "%ret = mul i256 %rhs, i256 %lhs"   --->   Operation 73 'mul' 'ret' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specfucore_ln1539 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret, i64 12, i64 3, i64 1"   --->   Operation 74 'specfucore' 'specfucore_ln1539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin5" [./source/lab7_z4.cpp:10]   --->   Operation 75 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i256 %a_0, i64 0, i64 %zext_ln232" [./source/lab7_z4.cpp:11]   --->   Operation 76 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.77ns)   --->   "%store_ln11 = store i256 %ret, i5 %a_0_addr" [./source/lab7_z4.cpp:11]   --->   Operation 77 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [./source/lab7_z4.cpp:9]   --->   Operation 78 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (5.46ns)   --->   "%ret_1 = mul i256 %rhs_1, i256 %lhs_1"   --->   Operation 79 'mul' 'ret_1' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specfucore_ln1539 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_1, i64 12, i64 3, i64 1"   --->   Operation 80 'specfucore' 'specfucore_ln1539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin3" [./source/lab7_z4.cpp:10]   --->   Operation 81 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i256 %a_1, i64 0, i64 %zext_ln232" [./source/lab7_z4.cpp:11]   --->   Operation 82 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (2.77ns)   --->   "%store_ln11 = store i256 %ret_1, i5 %a_1_addr" [./source/lab7_z4.cpp:11]   --->   Operation 83 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [./source/lab7_z4.cpp:9]   --->   Operation 84 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (5.46ns)   --->   "%ret_2 = mul i256 %rhs_2, i256 %lhs_2"   --->   Operation 85 'mul' 'ret_2' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specfucore_ln1539 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_2, i64 12, i64 3, i64 1"   --->   Operation 86 'specfucore' 'specfucore_ln1539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1" [./source/lab7_z4.cpp:10]   --->   Operation 87 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr i256 %a_2, i64 0, i64 %zext_ln232" [./source/lab7_z4.cpp:11]   --->   Operation 88 'getelementptr' 'a_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.77ns)   --->   "%store_ln11 = store i256 %ret_2, i5 %a_2_addr" [./source/lab7_z4.cpp:11]   --->   Operation 89 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [./source/lab7_z4.cpp:9]   --->   Operation 90 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (5.46ns)   --->   "%ret_3 = mul i256 %rhs_3, i256 %lhs_3"   --->   Operation 91 'mul' 'ret_3' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specfucore_ln1539 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_3, i64 12, i64 3, i64 1"   --->   Operation 92 'specfucore' 'specfucore_ln1539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [./source/lab7_z4.cpp:10]   --->   Operation 93 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr i256 %a_3, i64 0, i64 %zext_ln232" [./source/lab7_z4.cpp:11]   --->   Operation 94 'getelementptr' 'a_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.77ns)   --->   "%store_ln11 = store i256 %ret_3, i5 %a_3_addr" [./source/lab7_z4.cpp:11]   --->   Operation 95 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx5.0.0.063.case.0"   --->   Operation 96 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 3.04ns
The critical path consists of the following:
	'alloca' operation ('i') [13]  (0 ns)
	'load' operation ('i', ./source/lab7_z4.cpp:8) on local variable 'i' [42]  (0 ns)
	'add' operation ('add_ln8', ./source/lab7_z4.cpp:8) [91]  (1.72 ns)
	'store' operation ('store_ln8', ./source/lab7_z4.cpp:8) of variable 'add_ln8', ./source/lab7_z4.cpp:8 on local variable 'i' [92]  (1.32 ns)

 <State 2>: 8.23ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'b_0' [53]  (2.77 ns)
	'mul' operation ('ret') [56]  (5.46 ns)

 <State 3>: 8.23ns
The critical path consists of the following:
	'mul' operation ('ret') [56]  (5.46 ns)
	'store' operation ('store_ln11', ./source/lab7_z4.cpp:11) of variable 'ret' on array 'a_0' [60]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
