   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_can.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../system/src/gd32f10x/gd32f10x_can.c"
  18              		.section	.text.can_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	can_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	can_deinit:
  26              	.LVL0:
  27              	.LFB56:
   1:../system/src/gd32f10x/gd32f10x_can.c **** /*!
   2:../system/src/gd32f10x/gd32f10x_can.c ****     \file  gd32f10x_can.c
   3:../system/src/gd32f10x/gd32f10x_can.c ****     \brief CAN driver
   4:../system/src/gd32f10x/gd32f10x_can.c **** 
   5:../system/src/gd32f10x/gd32f10x_can.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:../system/src/gd32f10x/gd32f10x_can.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:../system/src/gd32f10x/gd32f10x_can.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:../system/src/gd32f10x/gd32f10x_can.c ****     \version 2019-11-27, V2.1.1, firmware for GD32F10x
   9:../system/src/gd32f10x/gd32f10x_can.c ****     \version 2020-07-14, V2.1.2, firmware for GD32F10x
  10:../system/src/gd32f10x/gd32f10x_can.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
  11:../system/src/gd32f10x/gd32f10x_can.c ****     \version 2021-07-21, V2.2.1, firmware for GD32F10x
  12:../system/src/gd32f10x/gd32f10x_can.c **** */
  13:../system/src/gd32f10x/gd32f10x_can.c **** 
  14:../system/src/gd32f10x/gd32f10x_can.c **** /*
  15:../system/src/gd32f10x/gd32f10x_can.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  16:../system/src/gd32f10x/gd32f10x_can.c **** 
  17:../system/src/gd32f10x/gd32f10x_can.c ****     Redistribution and use in source and binary forms, with or without modification, 
  18:../system/src/gd32f10x/gd32f10x_can.c **** are permitted provided that the following conditions are met:
  19:../system/src/gd32f10x/gd32f10x_can.c **** 
  20:../system/src/gd32f10x/gd32f10x_can.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  21:../system/src/gd32f10x/gd32f10x_can.c ****        list of conditions and the following disclaimer.
  22:../system/src/gd32f10x/gd32f10x_can.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  23:../system/src/gd32f10x/gd32f10x_can.c ****        this list of conditions and the following disclaimer in the documentation 
  24:../system/src/gd32f10x/gd32f10x_can.c ****        and/or other materials provided with the distribution.
  25:../system/src/gd32f10x/gd32f10x_can.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  26:../system/src/gd32f10x/gd32f10x_can.c ****        may be used to endorse or promote products derived from this software without 
  27:../system/src/gd32f10x/gd32f10x_can.c ****        specific prior written permission.
  28:../system/src/gd32f10x/gd32f10x_can.c **** 
  29:../system/src/gd32f10x/gd32f10x_can.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  30:../system/src/gd32f10x/gd32f10x_can.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  31:../system/src/gd32f10x/gd32f10x_can.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  32:../system/src/gd32f10x/gd32f10x_can.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  33:../system/src/gd32f10x/gd32f10x_can.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  34:../system/src/gd32f10x/gd32f10x_can.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  35:../system/src/gd32f10x/gd32f10x_can.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  36:../system/src/gd32f10x/gd32f10x_can.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  37:../system/src/gd32f10x/gd32f10x_can.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  38:../system/src/gd32f10x/gd32f10x_can.c **** OF SUCH DAMAGE.
  39:../system/src/gd32f10x/gd32f10x_can.c **** */
  40:../system/src/gd32f10x/gd32f10x_can.c **** 
  41:../system/src/gd32f10x/gd32f10x_can.c **** #include "gd32f10x_can.h"
  42:../system/src/gd32f10x/gd32f10x_can.c **** 
  43:../system/src/gd32f10x/gd32f10x_can.c **** #define CAN_ERROR_HANDLE(s)     do{}while(1)
  44:../system/src/gd32f10x/gd32f10x_can.c ****     
  45:../system/src/gd32f10x/gd32f10x_can.c **** #define RFO1_CLEAR_VAL           ((uint32_t)0x00000000U)             /*!< RFO1 clear value */ 
  46:../system/src/gd32f10x/gd32f10x_can.c **** #define RFF1_CLEAR_VAL           ((uint32_t)0x00000018U)             /*!< RFF1 clear value */ 
  47:../system/src/gd32f10x/gd32f10x_can.c **** 
  48:../system/src/gd32f10x/gd32f10x_can.c **** /*!
  49:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      deinitialize CAN 
  50:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
  51:../system/src/gd32f10x/gd32f10x_can.c ****     \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
  52:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
  53:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
  54:../system/src/gd32f10x/gd32f10x_can.c **** */
  55:../system/src/gd32f10x/gd32f10x_can.c **** void can_deinit(uint32_t can_periph)
  56:../system/src/gd32f10x/gd32f10x_can.c **** {
  28              		.loc 1 56 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 56 1 is_stmt 0 view .LVU1
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  57:../system/src/gd32f10x/gd32f10x_can.c **** #ifdef GD32F10x_CL
  58:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN0 == can_periph){
  59:../system/src/gd32f10x/gd32f10x_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
  60:../system/src/gd32f10x/gd32f10x_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
  61:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
  62:../system/src/gd32f10x/gd32f10x_can.c ****         rcu_periph_reset_enable(RCU_CAN1RST);
  63:../system/src/gd32f10x/gd32f10x_can.c ****         rcu_periph_reset_disable(RCU_CAN1RST);
  64:../system/src/gd32f10x/gd32f10x_can.c ****     }
  65:../system/src/gd32f10x/gd32f10x_can.c **** #else
  66:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN0 == can_periph){
  37              		.loc 1 66 5 is_stmt 1 view .LVU2
  38              		.loc 1 66 7 is_stmt 0 view .LVU3
  39 0002 064B     		ldr	r3, .L5
  40 0004 9842     		cmp	r0, r3
  41 0006 00D0     		beq	.L4
  42              	.LVL1:
  43              	.L1:
  67:../system/src/gd32f10x/gd32f10x_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
  68:../system/src/gd32f10x/gd32f10x_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
  69:../system/src/gd32f10x/gd32f10x_can.c ****     }
  70:../system/src/gd32f10x/gd32f10x_can.c **** #endif
  71:../system/src/gd32f10x/gd32f10x_can.c **** }
  44              		.loc 1 71 1 view .LVU4
  45 0008 08BD     		pop	{r3, pc}
  46              	.LVL2:
  47              	.L4:
  67:../system/src/gd32f10x/gd32f10x_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
  48              		.loc 1 67 9 is_stmt 1 view .LVU5
  49 000a 40F21940 		movw	r0, #1049
  50              	.LVL3:
  67:../system/src/gd32f10x/gd32f10x_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
  51              		.loc 1 67 9 is_stmt 0 view .LVU6
  52 000e FFF7FEFF 		bl	rcu_periph_reset_enable
  53              	.LVL4:
  68:../system/src/gd32f10x/gd32f10x_can.c ****     }
  54              		.loc 1 68 9 is_stmt 1 view .LVU7
  55 0012 40F21940 		movw	r0, #1049
  56 0016 FFF7FEFF 		bl	rcu_periph_reset_disable
  57              	.LVL5:
  58              		.loc 1 71 1 is_stmt 0 view .LVU8
  59 001a F5E7     		b	.L1
  60              	.L6:
  61              		.align	2
  62              	.L5:
  63 001c 00640040 		.word	1073767424
  64              		.cfi_endproc
  65              	.LFE56:
  67              		.section	.text.can_struct_para_init,"ax",%progbits
  68              		.align	1
  69              		.global	can_struct_para_init
  70              		.syntax unified
  71              		.thumb
  72              		.thumb_func
  74              	can_struct_para_init:
  75              	.LVL6:
  76              	.LFB57:
  72:../system/src/gd32f10x/gd32f10x_can.c **** 
  73:../system/src/gd32f10x/gd32f10x_can.c **** /*!
  74:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      initialize CAN parameter struct with a default value
  75:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  type: the type of CAN parameter struct  
  76:../system/src/gd32f10x/gd32f10x_can.c ****                 only one parameter can be selected which is shown as below:
  77:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INIT_STRUCT: the CAN initial struct
  78:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FILTER_STRUCT: the CAN filter struct
  79:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_TX_MESSAGE_STRUCT: the CAN TX message struct
  80:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_RX_MESSAGE_STRUCT: the CAN RX message struct
  81:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  p_struct: the pointer of the specific struct 
  82:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
  83:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
  84:../system/src/gd32f10x/gd32f10x_can.c **** */
  85:../system/src/gd32f10x/gd32f10x_can.c **** void can_struct_para_init(can_struct_type_enum type, void* p_struct)
  86:../system/src/gd32f10x/gd32f10x_can.c **** {
  77              		.loc 1 86 1 is_stmt 1 view -0
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 0
  80              		@ frame_needed = 0, uses_anonymous_args = 0
  81              		@ link register save eliminated.
  87:../system/src/gd32f10x/gd32f10x_can.c ****     uint8_t i;
  82              		.loc 1 87 5 view .LVU10
  88:../system/src/gd32f10x/gd32f10x_can.c ****     
  89:../system/src/gd32f10x/gd32f10x_can.c ****     /* get type of the struct */
  90:../system/src/gd32f10x/gd32f10x_can.c ****     switch(type){
  83              		.loc 1 90 5 view .LVU11
  84 0000 0328     		cmp	r0, #3
  85 0002 41D8     		bhi	.L19
  86 0004 DFE800F0 		tbb	[pc, r0]
  87              	.L10:
  88 0008 02       		.byte	(.L13-.L10)/2
  89 0009 12       		.byte	(.L12-.L10)/2
  90 000a 2C       		.byte	(.L17-.L10)/2
  91 000b 3E       		.byte	(.L18-.L10)/2
  92              		.p2align 1
  93              	.L13:
  91:../system/src/gd32f10x/gd32f10x_can.c ****         /* used for can_init() */
  92:../system/src/gd32f10x/gd32f10x_can.c ****         case CAN_INIT_STRUCT:
  93:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_parameter_struct*)p_struct)->auto_bus_off_recovery = DISABLE;
  94              		.loc 1 93 13 view .LVU12
  95              		.loc 1 93 70 is_stmt 0 view .LVU13
  96 000c 0023     		movs	r3, #0
  97 000e 4B71     		strb	r3, [r1, #5]
  94:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_parameter_struct*)p_struct)->auto_retrans = DISABLE;
  98              		.loc 1 94 13 is_stmt 1 view .LVU14
  99              		.loc 1 94 61 is_stmt 0 view .LVU15
 100 0010 CB71     		strb	r3, [r1, #7]
  95:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_parameter_struct*)p_struct)->auto_wake_up = DISABLE;
 101              		.loc 1 95 13 is_stmt 1 view .LVU16
 102              		.loc 1 95 61 is_stmt 0 view .LVU17
 103 0012 8B71     		strb	r3, [r1, #6]
  96:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_parameter_struct*)p_struct)->prescaler = 0x03FFU; 
 104              		.loc 1 96 13 is_stmt 1 view .LVU18
 105              		.loc 1 96 58 is_stmt 0 view .LVU19
 106 0014 40F2FF32 		movw	r2, #1023
 107 0018 4A81     		strh	r2, [r1, #10]	@ movhi
  97:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_parameter_struct*)p_struct)->rec_fifo_overwrite = DISABLE; 
 108              		.loc 1 97 13 is_stmt 1 view .LVU20
 109              		.loc 1 97 67 is_stmt 0 view .LVU21
 110 001a 0B72     		strb	r3, [r1, #8]
  98:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_parameter_struct*)p_struct)->resync_jump_width = CAN_BT_SJW_1TQ;
 111              		.loc 1 98 13 is_stmt 1 view .LVU22
 112              		.loc 1 98 66 is_stmt 0 view .LVU23
 113 001c 4B70     		strb	r3, [r1, #1]
  99:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_parameter_struct*)p_struct)->time_segment_1 = CAN_BT_BS1_3TQ;
 114              		.loc 1 99 13 is_stmt 1 view .LVU24
 115              		.loc 1 99 63 is_stmt 0 view .LVU25
 116 001e 0222     		movs	r2, #2
 117 0020 8A70     		strb	r2, [r1, #2]
 100:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_parameter_struct*)p_struct)->time_segment_2 = CAN_BT_BS2_1TQ;
 118              		.loc 1 100 13 is_stmt 1 view .LVU26
 119              		.loc 1 100 63 is_stmt 0 view .LVU27
 120 0022 CB70     		strb	r3, [r1, #3]
 101:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_parameter_struct*)p_struct)->time_triggered = DISABLE;
 121              		.loc 1 101 13 is_stmt 1 view .LVU28
 122              		.loc 1 101 63 is_stmt 0 view .LVU29
 123 0024 0B71     		strb	r3, [r1, #4]
 102:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_parameter_struct*)p_struct)->trans_fifo_order = DISABLE;
 124              		.loc 1 102 13 is_stmt 1 view .LVU30
 125              		.loc 1 102 65 is_stmt 0 view .LVU31
 126 0026 4B72     		strb	r3, [r1, #9]
 103:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_parameter_struct*)p_struct)->working_mode = CAN_NORMAL_MODE;
 127              		.loc 1 103 13 is_stmt 1 view .LVU32
 128              		.loc 1 103 61 is_stmt 0 view .LVU33
 129 0028 0B70     		strb	r3, [r1]
 104:../system/src/gd32f10x/gd32f10x_can.c ****             
 105:../system/src/gd32f10x/gd32f10x_can.c ****             break;
 130              		.loc 1 105 13 is_stmt 1 view .LVU34
 131 002a 7047     		bx	lr
 132              	.L12:
 106:../system/src/gd32f10x/gd32f10x_can.c ****         /* used for can_filter_init() */
 107:../system/src/gd32f10x/gd32f10x_can.c ****         case CAN_FILTER_STRUCT:
 108:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_bits = CAN_FILTERBITS_32BIT;
 133              		.loc 1 108 13 view .LVU35
 134              		.loc 1 108 67 is_stmt 0 view .LVU36
 135 002c 0123     		movs	r3, #1
 136 002e CB81     		strh	r3, [r1, #14]	@ movhi
 109:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_enable = DISABLE;
 137              		.loc 1 109 13 is_stmt 1 view .LVU37
 138              		.loc 1 109 69 is_stmt 0 view .LVU38
 139 0030 0023     		movs	r3, #0
 140 0032 0B74     		strb	r3, [r1, #16]
 110:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_fifo_number = CAN_FIFO0;
 141              		.loc 1 110 13 is_stmt 1 view .LVU39
 142              		.loc 1 110 74 is_stmt 0 view .LVU40
 143 0034 0B81     		strh	r3, [r1, #8]	@ movhi
 111:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_list_high = 0x0000U;
 144              		.loc 1 111 13 is_stmt 1 view .LVU41
 145              		.loc 1 111 72 is_stmt 0 view .LVU42
 146 0036 0B80     		strh	r3, [r1]	@ movhi
 112:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_list_low = 0x0000U;
 147              		.loc 1 112 13 is_stmt 1 view .LVU43
 148              		.loc 1 112 71 is_stmt 0 view .LVU44
 149 0038 4B80     		strh	r3, [r1, #2]	@ movhi
 113:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_mask_high = 0x0000U;
 150              		.loc 1 113 13 is_stmt 1 view .LVU45
 151              		.loc 1 113 72 is_stmt 0 view .LVU46
 152 003a 8B80     		strh	r3, [r1, #4]	@ movhi
 114:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_mask_low = 0x0000U;
 153              		.loc 1 114 13 is_stmt 1 view .LVU47
 154              		.loc 1 114 71 is_stmt 0 view .LVU48
 155 003c CB80     		strh	r3, [r1, #6]	@ movhi
 115:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_mode = CAN_FILTERMODE_MASK;
 156              		.loc 1 115 13 is_stmt 1 view .LVU49
 157              		.loc 1 115 67 is_stmt 0 view .LVU50
 158 003e 8B81     		strh	r3, [r1, #12]	@ movhi
 116:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_filter_parameter_struct*)p_struct)->filter_number = 0U;
 159              		.loc 1 116 13 is_stmt 1 view .LVU51
 160              		.loc 1 116 69 is_stmt 0 view .LVU52
 161 0040 4B81     		strh	r3, [r1, #10]	@ movhi
 117:../system/src/gd32f10x/gd32f10x_can.c **** 
 118:../system/src/gd32f10x/gd32f10x_can.c ****             break;
 162              		.loc 1 118 13 is_stmt 1 view .LVU53
 163 0042 7047     		bx	lr
 164              	.LVL7:
 165              	.L15:
 119:../system/src/gd32f10x/gd32f10x_can.c ****         /* used for can_message_transmit() */
 120:../system/src/gd32f10x/gd32f10x_can.c ****         case CAN_TX_MESSAGE_STRUCT:
 121:../system/src/gd32f10x/gd32f10x_can.c ****             for(i = 0U; i < 8U; i++){
 122:../system/src/gd32f10x/gd32f10x_can.c ****                 ((can_trasnmit_message_struct*)p_struct)->tx_data[i] = 0U;
 166              		.loc 1 122 17 discriminator 3 view .LVU54
 167              		.loc 1 122 70 is_stmt 0 discriminator 3 view .LVU55
 168 0044 CA18     		adds	r2, r1, r3
 169 0046 0020     		movs	r0, #0
 170 0048 D072     		strb	r0, [r2, #11]
 121:../system/src/gd32f10x/gd32f10x_can.c ****                 ((can_trasnmit_message_struct*)p_struct)->tx_data[i] = 0U;
 171              		.loc 1 121 34 is_stmt 1 discriminator 3 view .LVU56
 172 004a 0133     		adds	r3, r3, #1
 173              	.LVL8:
 121:../system/src/gd32f10x/gd32f10x_can.c ****                 ((can_trasnmit_message_struct*)p_struct)->tx_data[i] = 0U;
 174              		.loc 1 121 34 is_stmt 0 discriminator 3 view .LVU57
 175 004c DBB2     		uxtb	r3, r3
 176              	.LVL9:
 177              	.L11:
 121:../system/src/gd32f10x/gd32f10x_can.c ****                 ((can_trasnmit_message_struct*)p_struct)->tx_data[i] = 0U;
 178              		.loc 1 121 27 is_stmt 1 discriminator 1 view .LVU58
 179 004e 072B     		cmp	r3, #7
 180 0050 F8D9     		bls	.L15
 123:../system/src/gd32f10x/gd32f10x_can.c ****             }
 124:../system/src/gd32f10x/gd32f10x_can.c ****             
 125:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_dlen = 0u;
 181              		.loc 1 125 13 view .LVU59
 182              		.loc 1 125 63 is_stmt 0 view .LVU60
 183 0052 0023     		movs	r3, #0
 184              	.LVL10:
 185              		.loc 1 125 63 view .LVU61
 186 0054 8B72     		strb	r3, [r1, #10]
 126:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_efid = 0U;
 187              		.loc 1 126 13 is_stmt 1 view .LVU62
 188              		.loc 1 126 63 is_stmt 0 view .LVU63
 189 0056 4B60     		str	r3, [r1, #4]
 127:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_ff = (uint8_t)CAN_FF_STANDARD;
 190              		.loc 1 127 13 is_stmt 1 view .LVU64
 191              		.loc 1 127 61 is_stmt 0 view .LVU65
 192 0058 0B72     		strb	r3, [r1, #8]
 128:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_ft = (uint8_t)CAN_FT_DATA;
 193              		.loc 1 128 13 is_stmt 1 view .LVU66
 194              		.loc 1 128 61 is_stmt 0 view .LVU67
 195 005a 4B72     		strb	r3, [r1, #9]
 129:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_trasnmit_message_struct*)p_struct)->tx_sfid = 0U;
 196              		.loc 1 129 13 is_stmt 1 view .LVU68
 197              		.loc 1 129 63 is_stmt 0 view .LVU69
 198 005c 0B60     		str	r3, [r1]
 130:../system/src/gd32f10x/gd32f10x_can.c ****             
 131:../system/src/gd32f10x/gd32f10x_can.c ****             break;
 199              		.loc 1 131 13 is_stmt 1 view .LVU70
 200 005e 7047     		bx	lr
 201              	.LVL11:
 202              	.L17:
  90:../system/src/gd32f10x/gd32f10x_can.c ****         /* used for can_init() */
 203              		.loc 1 90 5 is_stmt 0 view .LVU71
 204 0060 0023     		movs	r3, #0
 205 0062 F4E7     		b	.L11
 206              	.LVL12:
 207              	.L16:
 132:../system/src/gd32f10x/gd32f10x_can.c ****         /* used for can_message_receive() */
 133:../system/src/gd32f10x/gd32f10x_can.c ****         case CAN_RX_MESSAGE_STRUCT:
 134:../system/src/gd32f10x/gd32f10x_can.c ****             for(i = 0U; i < 8U; i++){
 135:../system/src/gd32f10x/gd32f10x_can.c ****                 ((can_receive_message_struct*)p_struct)->rx_data[i] = 0U;
 208              		.loc 1 135 17 is_stmt 1 discriminator 3 view .LVU72
 209              		.loc 1 135 69 is_stmt 0 discriminator 3 view .LVU73
 210 0064 CA18     		adds	r2, r1, r3
 211 0066 0020     		movs	r0, #0
 212 0068 D072     		strb	r0, [r2, #11]
 134:../system/src/gd32f10x/gd32f10x_can.c ****                 ((can_receive_message_struct*)p_struct)->rx_data[i] = 0U;
 213              		.loc 1 134 34 is_stmt 1 discriminator 3 view .LVU74
 214 006a 0133     		adds	r3, r3, #1
 215              	.LVL13:
 134:../system/src/gd32f10x/gd32f10x_can.c ****                 ((can_receive_message_struct*)p_struct)->rx_data[i] = 0U;
 216              		.loc 1 134 34 is_stmt 0 discriminator 3 view .LVU75
 217 006c DBB2     		uxtb	r3, r3
 218              	.LVL14:
 219              	.L9:
 134:../system/src/gd32f10x/gd32f10x_can.c ****                 ((can_receive_message_struct*)p_struct)->rx_data[i] = 0U;
 220              		.loc 1 134 27 is_stmt 1 discriminator 1 view .LVU76
 221 006e 072B     		cmp	r3, #7
 222 0070 F8D9     		bls	.L16
 136:../system/src/gd32f10x/gd32f10x_can.c ****             }
 137:../system/src/gd32f10x/gd32f10x_can.c ****             
 138:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_dlen = 0U;
 223              		.loc 1 138 13 view .LVU77
 224              		.loc 1 138 62 is_stmt 0 view .LVU78
 225 0072 0023     		movs	r3, #0
 226              	.LVL15:
 227              		.loc 1 138 62 view .LVU79
 228 0074 8B72     		strb	r3, [r1, #10]
 139:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_efid = 0U;
 229              		.loc 1 139 13 is_stmt 1 view .LVU80
 230              		.loc 1 139 62 is_stmt 0 view .LVU81
 231 0076 4B60     		str	r3, [r1, #4]
 140:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_ff = (uint8_t)CAN_FF_STANDARD;
 232              		.loc 1 140 13 is_stmt 1 view .LVU82
 233              		.loc 1 140 60 is_stmt 0 view .LVU83
 234 0078 0B72     		strb	r3, [r1, #8]
 141:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_fi = 0U;
 235              		.loc 1 141 13 is_stmt 1 view .LVU84
 236              		.loc 1 141 60 is_stmt 0 view .LVU85
 237 007a 81F84B30 		strb	r3, [r1, #75]
 142:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_ft = (uint8_t)CAN_FT_DATA;
 238              		.loc 1 142 13 is_stmt 1 view .LVU86
 239              		.loc 1 142 60 is_stmt 0 view .LVU87
 240 007e 4B72     		strb	r3, [r1, #9]
 143:../system/src/gd32f10x/gd32f10x_can.c ****             ((can_receive_message_struct*)p_struct)->rx_sfid = 0U;
 241              		.loc 1 143 13 is_stmt 1 view .LVU88
 242              		.loc 1 143 62 is_stmt 0 view .LVU89
 243 0080 0B60     		str	r3, [r1]
 144:../system/src/gd32f10x/gd32f10x_can.c ****             
 145:../system/src/gd32f10x/gd32f10x_can.c ****             break;
 244              		.loc 1 145 13 is_stmt 1 view .LVU90
 146:../system/src/gd32f10x/gd32f10x_can.c **** 
 147:../system/src/gd32f10x/gd32f10x_can.c ****         default:
 148:../system/src/gd32f10x/gd32f10x_can.c ****             CAN_ERROR_HANDLE("parameter is invalid \r\n");
 149:../system/src/gd32f10x/gd32f10x_can.c ****     }
 150:../system/src/gd32f10x/gd32f10x_can.c **** }
 245              		.loc 1 150 1 is_stmt 0 view .LVU91
 246 0082 7047     		bx	lr
 247              	.LVL16:
 248              	.L18:
  90:../system/src/gd32f10x/gd32f10x_can.c ****         /* used for can_init() */
 249              		.loc 1 90 5 view .LVU92
 250 0084 0023     		movs	r3, #0
 251 0086 F2E7     		b	.L9
 252              	.L19:
 253              	.L8:
 148:../system/src/gd32f10x/gd32f10x_can.c ****     }
 254              		.loc 1 148 13 is_stmt 1 discriminator 1 view .LVU93
 148:../system/src/gd32f10x/gd32f10x_can.c ****     }
 255              		.loc 1 148 13 discriminator 1 view .LVU94
 148:../system/src/gd32f10x/gd32f10x_can.c ****     }
 256              		.loc 1 148 13 discriminator 1 view .LVU95
 257 0088 FEE7     		b	.L8
 258              		.cfi_endproc
 259              	.LFE57:
 261              		.section	.text.can_init,"ax",%progbits
 262              		.align	1
 263              		.global	can_init
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 268              	can_init:
 269              	.LVL17:
 270              	.LFB58:
 151:../system/src/gd32f10x/gd32f10x_can.c **** 
 152:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 153:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      initialize CAN
 154:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 155:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 156:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_parameter_init: parameters for CAN initializtion
 157:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        working_mode: CAN_NORMAL_MODE, CAN_LOOPBACK_MODE, CAN_SILENT_MODE, CAN_SILENT_LOO
 158:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        resync_jump_width: CAN_BT_SJW_xTQ(x=1, 2, 3, 4)
 159:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        time_segment_1: CAN_BT_BS1_xTQ(1..16)
 160:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        time_segment_2: CAN_BT_BS2_xTQ(1..8)
 161:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        time_triggered: ENABLE or DISABLE
 162:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        auto_bus_off_recovery: ENABLE or DISABLE
 163:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        auto_wake_up: ENABLE or DISABLE
 164:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        auto_retrans: ENABLE or DISABLE
 165:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        rec_fifo_overwrite: ENABLE or DISABLE
 166:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        trans_fifo_order: ENABLE or DISABLE
 167:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        prescaler: 0x0001 - 0x0400
 168:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 169:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 170:../system/src/gd32f10x/gd32f10x_can.c **** */
 171:../system/src/gd32f10x/gd32f10x_can.c **** ErrStatus can_init(uint32_t can_periph, can_parameter_struct* can_parameter_init)
 172:../system/src/gd32f10x/gd32f10x_can.c **** {
 271              		.loc 1 172 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 173:../system/src/gd32f10x/gd32f10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 276              		.loc 1 173 5 view .LVU97
 174:../system/src/gd32f10x/gd32f10x_can.c ****     ErrStatus flag = ERROR;
 277              		.loc 1 174 5 view .LVU98
 175:../system/src/gd32f10x/gd32f10x_can.c ****     
 176:../system/src/gd32f10x/gd32f10x_can.c ****     /* disable sleep mode */
 177:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_SLPWMOD;
 278              		.loc 1 177 5 view .LVU99
 279 0000 0368     		ldr	r3, [r0]
 280              		.loc 1 177 25 is_stmt 0 view .LVU100
 281 0002 23F00203 		bic	r3, r3, #2
 282 0006 0360     		str	r3, [r0]
 178:../system/src/gd32f10x/gd32f10x_can.c ****     /* enable initialize mode */
 179:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_IWMOD;
 283              		.loc 1 179 5 is_stmt 1 view .LVU101
 284 0008 0368     		ldr	r3, [r0]
 285              		.loc 1 179 25 is_stmt 0 view .LVU102
 286 000a 43F00103 		orr	r3, r3, #1
 287 000e 0360     		str	r3, [r0]
 180:../system/src/gd32f10x/gd32f10x_can.c ****     /* wait ACK */
 181:../system/src/gd32f10x/gd32f10x_can.c ****     while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)){
 288              		.loc 1 181 5 is_stmt 1 view .LVU103
 173:../system/src/gd32f10x/gd32f10x_can.c ****     ErrStatus flag = ERROR;
 289              		.loc 1 173 14 is_stmt 0 view .LVU104
 290 0010 4FF6FF73 		movw	r3, #65535
 291              	.LVL18:
 292              	.L21:
 293              		.loc 1 181 67 is_stmt 1 view .LVU105
 294              		.loc 1 181 29 is_stmt 0 view .LVU106
 295 0014 00F1040C 		add	ip, r0, #4
 296 0018 4268     		ldr	r2, [r0, #4]
 297              		.loc 1 181 67 view .LVU107
 298 001a 12F0010F 		tst	r2, #1
 299 001e 02D1     		bne	.L22
 300              		.loc 1 181 67 discriminator 1 view .LVU108
 301 0020 0BB1     		cbz	r3, .L22
 182:../system/src/gd32f10x/gd32f10x_can.c ****         timeout--;
 302              		.loc 1 182 9 is_stmt 1 view .LVU109
 303              		.loc 1 182 16 is_stmt 0 view .LVU110
 304 0022 013B     		subs	r3, r3, #1
 305              	.LVL19:
 306              		.loc 1 182 16 view .LVU111
 307 0024 F6E7     		b	.L21
 308              	.L22:
 183:../system/src/gd32f10x/gd32f10x_can.c ****     }
 184:../system/src/gd32f10x/gd32f10x_can.c ****     /* check initialize working success */
 185:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)){
 309              		.loc 1 185 5 is_stmt 1 view .LVU112
 310              		.loc 1 185 25 is_stmt 0 view .LVU113
 311 0026 4368     		ldr	r3, [r0, #4]
 312              	.LVL20:
 313              		.loc 1 185 7 view .LVU114
 314 0028 13F0010F 		tst	r3, #1
 315 002c 70D0     		beq	.L40
 186:../system/src/gd32f10x/gd32f10x_can.c ****         flag = ERROR;
 187:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 188:../system/src/gd32f10x/gd32f10x_can.c ****         /* set the bit timing register */
 189:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_BT(can_periph) = (BT_MODE((uint32_t)can_parameter_init->working_mode) | \
 316              		.loc 1 189 9 is_stmt 1 view .LVU115
 317              		.loc 1 189 31 is_stmt 0 view .LVU116
 318 002e 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 190:../system/src/gd32f10x/gd32f10x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 319              		.loc 1 190 31 view .LVU117
 320 0030 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 321 0032 1B06     		lsls	r3, r3, #24
 322 0034 03F04073 		and	r3, r3, #50331648
 189:../system/src/gd32f10x/gd32f10x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 323              		.loc 1 189 83 view .LVU118
 324 0038 43EA8273 		orr	r3, r3, r2, lsl #30
 191:../system/src/gd32f10x/gd32f10x_can.c ****                               BT_BS1((uint32_t)can_parameter_init->time_segment_1) | \
 325              		.loc 1 191 31 view .LVU119
 326 003c 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
 327 003e 1204     		lsls	r2, r2, #16
 328 0040 02F47022 		and	r2, r2, #983040
 190:../system/src/gd32f10x/gd32f10x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 329              		.loc 1 190 87 view .LVU120
 330 0044 1343     		orrs	r3, r3, r2
 192:../system/src/gd32f10x/gd32f10x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 331              		.loc 1 192 31 view .LVU121
 332 0046 CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
 333 0048 1205     		lsls	r2, r2, #20
 334 004a 02F4E002 		and	r2, r2, #7340032
 191:../system/src/gd32f10x/gd32f10x_can.c ****                               BT_BS1((uint32_t)can_parameter_init->time_segment_1) | \
 335              		.loc 1 191 84 view .LVU122
 336 004e 1343     		orrs	r3, r3, r2
 193:../system/src/gd32f10x/gd32f10x_can.c ****                               BT_BAUDPSC(((uint32_t)(can_parameter_init->prescaler) - 1U)));
 337              		.loc 1 193 31 view .LVU123
 338 0050 4A89     		ldrh	r2, [r1, #10]
 339 0052 013A     		subs	r2, r2, #1
 340 0054 C2F30902 		ubfx	r2, r2, #0, #10
 192:../system/src/gd32f10x/gd32f10x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 341              		.loc 1 192 84 view .LVU124
 342 0058 1343     		orrs	r3, r3, r2
 189:../system/src/gd32f10x/gd32f10x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 343              		.loc 1 189 28 view .LVU125
 344 005a C361     		str	r3, [r0, #28]
 194:../system/src/gd32f10x/gd32f10x_can.c **** 
 195:../system/src/gd32f10x/gd32f10x_can.c ****         /* time trigger communication mode */
 196:../system/src/gd32f10x/gd32f10x_can.c ****         if(ENABLE == can_parameter_init->time_triggered){
 345              		.loc 1 196 9 is_stmt 1 view .LVU126
 346              		.loc 1 196 40 is_stmt 0 view .LVU127
 347 005c 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 348              		.loc 1 196 11 view .LVU128
 349 005e 012B     		cmp	r3, #1
 350 0060 2DD0     		beq	.L42
 197:../system/src/gd32f10x/gd32f10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TTC;
 198:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 199:../system/src/gd32f10x/gd32f10x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_TTC;
 351              		.loc 1 199 13 is_stmt 1 view .LVU129
 352 0062 0368     		ldr	r3, [r0]
 353              		.loc 1 199 33 is_stmt 0 view .LVU130
 354 0064 23F08003 		bic	r3, r3, #128
 355 0068 0360     		str	r3, [r0]
 356              	.L26:
 200:../system/src/gd32f10x/gd32f10x_can.c ****         }
 201:../system/src/gd32f10x/gd32f10x_can.c ****         /* automatic bus-off managment */
 202:../system/src/gd32f10x/gd32f10x_can.c ****         if(ENABLE == can_parameter_init->auto_bus_off_recovery){
 357              		.loc 1 202 9 is_stmt 1 view .LVU131
 358              		.loc 1 202 40 is_stmt 0 view .LVU132
 359 006a 4B79     		ldrb	r3, [r1, #5]	@ zero_extendqisi2
 360              		.loc 1 202 11 view .LVU133
 361 006c 012B     		cmp	r3, #1
 362 006e 2BD0     		beq	.L43
 203:../system/src/gd32f10x/gd32f10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_ABOR;
 204:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 205:../system/src/gd32f10x/gd32f10x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_ABOR;
 363              		.loc 1 205 13 is_stmt 1 view .LVU134
 364 0070 0368     		ldr	r3, [r0]
 365              		.loc 1 205 33 is_stmt 0 view .LVU135
 366 0072 23F04003 		bic	r3, r3, #64
 367 0076 0360     		str	r3, [r0]
 368              	.L28:
 206:../system/src/gd32f10x/gd32f10x_can.c ****         }
 207:../system/src/gd32f10x/gd32f10x_can.c ****         /* automatic wakeup mode */
 208:../system/src/gd32f10x/gd32f10x_can.c ****         if(ENABLE == can_parameter_init->auto_wake_up){
 369              		.loc 1 208 9 is_stmt 1 view .LVU136
 370              		.loc 1 208 40 is_stmt 0 view .LVU137
 371 0078 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 372              		.loc 1 208 11 view .LVU138
 373 007a 012B     		cmp	r3, #1
 374 007c 29D0     		beq	.L44
 209:../system/src/gd32f10x/gd32f10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_AWU;
 210:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 211:../system/src/gd32f10x/gd32f10x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_AWU;
 375              		.loc 1 211 13 is_stmt 1 view .LVU139
 376 007e 0368     		ldr	r3, [r0]
 377              		.loc 1 211 33 is_stmt 0 view .LVU140
 378 0080 23F02003 		bic	r3, r3, #32
 379 0084 0360     		str	r3, [r0]
 380              	.L30:
 212:../system/src/gd32f10x/gd32f10x_can.c ****         }
 213:../system/src/gd32f10x/gd32f10x_can.c ****         /* automatic retransmission mode */
 214:../system/src/gd32f10x/gd32f10x_can.c ****         if(ENABLE == can_parameter_init->auto_retrans){
 381              		.loc 1 214 9 is_stmt 1 view .LVU141
 382              		.loc 1 214 40 is_stmt 0 view .LVU142
 383 0086 CB79     		ldrb	r3, [r1, #7]	@ zero_extendqisi2
 384              		.loc 1 214 11 view .LVU143
 385 0088 012B     		cmp	r3, #1
 386 008a 27D0     		beq	.L45
 215:../system/src/gd32f10x/gd32f10x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_ARD;
 216:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 217:../system/src/gd32f10x/gd32f10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_ARD;
 387              		.loc 1 217 13 is_stmt 1 view .LVU144
 388 008c 0368     		ldr	r3, [r0]
 389              		.loc 1 217 33 is_stmt 0 view .LVU145
 390 008e 43F01003 		orr	r3, r3, #16
 391 0092 0360     		str	r3, [r0]
 392              	.L32:
 218:../system/src/gd32f10x/gd32f10x_can.c ****         }
 219:../system/src/gd32f10x/gd32f10x_can.c ****         /* receive fifo overwrite mode */
 220:../system/src/gd32f10x/gd32f10x_can.c ****         if(ENABLE == can_parameter_init->rec_fifo_overwrite){
 393              		.loc 1 220 9 is_stmt 1 view .LVU146
 394              		.loc 1 220 40 is_stmt 0 view .LVU147
 395 0094 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
 396              		.loc 1 220 11 view .LVU148
 397 0096 012B     		cmp	r3, #1
 398 0098 25D0     		beq	.L46
 221:../system/src/gd32f10x/gd32f10x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_RFOD;
 222:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 223:../system/src/gd32f10x/gd32f10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_RFOD;
 399              		.loc 1 223 13 is_stmt 1 view .LVU149
 400 009a 0368     		ldr	r3, [r0]
 401              		.loc 1 223 33 is_stmt 0 view .LVU150
 402 009c 43F00803 		orr	r3, r3, #8
 403 00a0 0360     		str	r3, [r0]
 404              	.L34:
 224:../system/src/gd32f10x/gd32f10x_can.c ****         }
 225:../system/src/gd32f10x/gd32f10x_can.c ****         /* transmit fifo order */
 226:../system/src/gd32f10x/gd32f10x_can.c ****         if(ENABLE == can_parameter_init->trans_fifo_order){
 405              		.loc 1 226 9 is_stmt 1 view .LVU151
 406              		.loc 1 226 40 is_stmt 0 view .LVU152
 407 00a2 4B7A     		ldrb	r3, [r1, #9]	@ zero_extendqisi2
 408              		.loc 1 226 11 view .LVU153
 409 00a4 012B     		cmp	r3, #1
 410 00a6 23D0     		beq	.L47
 227:../system/src/gd32f10x/gd32f10x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TFO;
 228:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 229:../system/src/gd32f10x/gd32f10x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_TFO;
 411              		.loc 1 229 13 is_stmt 1 view .LVU154
 412 00a8 0368     		ldr	r3, [r0]
 413              		.loc 1 229 33 is_stmt 0 view .LVU155
 414 00aa 23F00403 		bic	r3, r3, #4
 415 00ae 0360     		str	r3, [r0]
 416              	.L36:
 230:../system/src/gd32f10x/gd32f10x_can.c ****         }  
 231:../system/src/gd32f10x/gd32f10x_can.c ****         /* disable initialize mode */
 232:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_CTL(can_periph) &= ~CAN_CTL_IWMOD;
 417              		.loc 1 232 9 is_stmt 1 view .LVU156
 418 00b0 0368     		ldr	r3, [r0]
 419              		.loc 1 232 29 is_stmt 0 view .LVU157
 420 00b2 23F00103 		bic	r3, r3, #1
 421 00b6 0360     		str	r3, [r0]
 233:../system/src/gd32f10x/gd32f10x_can.c ****         timeout = CAN_TIMEOUT;
 422              		.loc 1 233 9 is_stmt 1 view .LVU158
 423              	.LVL21:
 234:../system/src/gd32f10x/gd32f10x_can.c ****         /* wait the ACK */
 235:../system/src/gd32f10x/gd32f10x_can.c ****         while((CAN_STAT_IWS == (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)){
 424              		.loc 1 235 9 view .LVU159
 233:../system/src/gd32f10x/gd32f10x_can.c ****         timeout = CAN_TIMEOUT;
 425              		.loc 1 233 17 is_stmt 0 view .LVU160
 426 00b8 4FF6FF73 		movw	r3, #65535
 427              		.loc 1 235 14 view .LVU161
 428 00bc 1EE0     		b	.L37
 429              	.LVL22:
 430              	.L42:
 197:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 431              		.loc 1 197 13 is_stmt 1 view .LVU162
 432 00be 0368     		ldr	r3, [r0]
 197:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 433              		.loc 1 197 33 is_stmt 0 view .LVU163
 434 00c0 43F08003 		orr	r3, r3, #128
 435 00c4 0360     		str	r3, [r0]
 436 00c6 D0E7     		b	.L26
 437              	.L43:
 203:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 438              		.loc 1 203 13 is_stmt 1 view .LVU164
 439 00c8 0368     		ldr	r3, [r0]
 203:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 440              		.loc 1 203 33 is_stmt 0 view .LVU165
 441 00ca 43F04003 		orr	r3, r3, #64
 442 00ce 0360     		str	r3, [r0]
 443 00d0 D2E7     		b	.L28
 444              	.L44:
 209:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 445              		.loc 1 209 13 is_stmt 1 view .LVU166
 446 00d2 0368     		ldr	r3, [r0]
 209:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 447              		.loc 1 209 33 is_stmt 0 view .LVU167
 448 00d4 43F02003 		orr	r3, r3, #32
 449 00d8 0360     		str	r3, [r0]
 450 00da D4E7     		b	.L30
 451              	.L45:
 215:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 452              		.loc 1 215 13 is_stmt 1 view .LVU168
 453 00dc 0368     		ldr	r3, [r0]
 215:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 454              		.loc 1 215 33 is_stmt 0 view .LVU169
 455 00de 23F01003 		bic	r3, r3, #16
 456 00e2 0360     		str	r3, [r0]
 457 00e4 D6E7     		b	.L32
 458              	.L46:
 221:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 459              		.loc 1 221 13 is_stmt 1 view .LVU170
 460 00e6 0368     		ldr	r3, [r0]
 221:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 461              		.loc 1 221 33 is_stmt 0 view .LVU171
 462 00e8 23F00803 		bic	r3, r3, #8
 463 00ec 0360     		str	r3, [r0]
 464 00ee D8E7     		b	.L34
 465              	.L47:
 227:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 466              		.loc 1 227 13 is_stmt 1 view .LVU172
 467 00f0 0368     		ldr	r3, [r0]
 227:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 468              		.loc 1 227 33 is_stmt 0 view .LVU173
 469 00f2 43F00403 		orr	r3, r3, #4
 470 00f6 0360     		str	r3, [r0]
 471 00f8 DAE7     		b	.L36
 472              	.LVL23:
 473              	.L39:
 236:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 474              		.loc 1 236 13 is_stmt 1 view .LVU174
 475              		.loc 1 236 20 is_stmt 0 view .LVU175
 476 00fa 013B     		subs	r3, r3, #1
 477              	.LVL24:
 478              	.L37:
 235:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 479              		.loc 1 235 71 is_stmt 1 view .LVU176
 235:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 480              		.loc 1 235 33 is_stmt 0 view .LVU177
 481 00fc DCF80020 		ldr	r2, [ip]
 235:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 482              		.loc 1 235 71 view .LVU178
 483 0100 12F0010F 		tst	r2, #1
 484 0104 01D0     		beq	.L38
 235:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 485              		.loc 1 235 71 discriminator 1 view .LVU179
 486 0106 002B     		cmp	r3, #0
 487 0108 F7D1     		bne	.L39
 488              	.L38:
 237:../system/src/gd32f10x/gd32f10x_can.c ****         }
 238:../system/src/gd32f10x/gd32f10x_can.c ****         /* check exit initialize mode */
 239:../system/src/gd32f10x/gd32f10x_can.c ****         if(0U != timeout){
 489              		.loc 1 239 9 is_stmt 1 view .LVU180
 490              		.loc 1 239 11 is_stmt 0 view .LVU181
 491 010a 1BB9     		cbnz	r3, .L41
 174:../system/src/gd32f10x/gd32f10x_can.c ****     
 492              		.loc 1 174 15 view .LVU182
 493 010c 0020     		movs	r0, #0
 494              	.LVL25:
 174:../system/src/gd32f10x/gd32f10x_can.c ****     
 495              		.loc 1 174 15 view .LVU183
 496 010e 7047     		bx	lr
 497              	.LVL26:
 498              	.L40:
 186:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 499              		.loc 1 186 14 view .LVU184
 500 0110 0020     		movs	r0, #0
 501              	.LVL27:
 186:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 502              		.loc 1 186 14 view .LVU185
 503 0112 7047     		bx	lr
 504              	.LVL28:
 505              	.L41:
 240:../system/src/gd32f10x/gd32f10x_can.c ****             flag = SUCCESS;
 506              		.loc 1 240 18 view .LVU186
 507 0114 0120     		movs	r0, #1
 508              	.LVL29:
 241:../system/src/gd32f10x/gd32f10x_can.c ****         }
 242:../system/src/gd32f10x/gd32f10x_can.c ****     }  
 243:../system/src/gd32f10x/gd32f10x_can.c ****     return flag;
 509              		.loc 1 243 5 is_stmt 1 view .LVU187
 244:../system/src/gd32f10x/gd32f10x_can.c **** }
 510              		.loc 1 244 1 is_stmt 0 view .LVU188
 511 0116 7047     		bx	lr
 512              		.cfi_endproc
 513              	.LFE58:
 515              		.section	.text.can_filter_init,"ax",%progbits
 516              		.align	1
 517              		.global	can_filter_init
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 522              	can_filter_init:
 523              	.LVL30:
 524              	.LFB59:
 245:../system/src/gd32f10x/gd32f10x_can.c **** 
 246:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 247:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      initialize CAN filter 
 248:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_filter_parameter_init: struct for CAN filter initialization
 249:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        filter_list_high: 0x0000 - 0xFFFF
 250:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        filter_list_low: 0x0000 - 0xFFFF
 251:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        filter_mask_high: 0x0000 - 0xFFFF
 252:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        filter_mask_low: 0x0000 - 0xFFFF
 253:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        filter_fifo_number: CAN_FIFO0, CAN_FIFO1 
 254:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        filter_number: 0 - 27
 255:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        filter_mode: CAN_FILTERMODE_MASK, CAN_FILTERMODE_LIST
 256:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        filter_bits: CAN_FILTERBITS_32BIT, CAN_FILTERBITS_16BIT 
 257:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        filter_enable: ENABLE or DISABLE
 258:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 259:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
 260:../system/src/gd32f10x/gd32f10x_can.c **** */
 261:../system/src/gd32f10x/gd32f10x_can.c **** void can_filter_init(can_filter_parameter_struct* can_filter_parameter_init)
 262:../system/src/gd32f10x/gd32f10x_can.c **** {
 525              		.loc 1 262 1 is_stmt 1 view -0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 0
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 529              		.loc 1 262 1 is_stmt 0 view .LVU190
 530 0000 00B5     		push	{lr}
 531              		.cfi_def_cfa_offset 4
 532              		.cfi_offset 14, -4
 263:../system/src/gd32f10x/gd32f10x_can.c ****     uint32_t val = 0U;
 533              		.loc 1 263 5 is_stmt 1 view .LVU191
 534              	.LVL31:
 264:../system/src/gd32f10x/gd32f10x_can.c ****     
 265:../system/src/gd32f10x/gd32f10x_can.c ****     val = ((uint32_t)1) << (can_filter_parameter_init->filter_number);
 535              		.loc 1 265 5 view .LVU192
 536              		.loc 1 265 54 is_stmt 0 view .LVU193
 537 0002 4289     		ldrh	r2, [r0, #10]
 538              		.loc 1 265 9 view .LVU194
 539 0004 0123     		movs	r3, #1
 540 0006 9340     		lsls	r3, r3, r2
 541              	.LVL32:
 266:../system/src/gd32f10x/gd32f10x_can.c ****     /* filter lock disable */
 267:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_FCTL(CAN0) |= CAN_FCTL_FLD;
 542              		.loc 1 267 5 is_stmt 1 view .LVU195
 543 0008 434A     		ldr	r2, .L59
 544 000a D2F80016 		ldr	r1, [r2, #1536]
 545              		.loc 1 267 20 is_stmt 0 view .LVU196
 546 000e 41F00101 		orr	r1, r1, #1
 547 0012 C2F80016 		str	r1, [r2, #1536]
 268:../system/src/gd32f10x/gd32f10x_can.c ****     /* disable filter */
 269:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_FW(CAN0) &= ~(uint32_t)val;
 548              		.loc 1 269 5 is_stmt 1 view .LVU197
 549 0016 D2F81C16 		ldr	r1, [r2, #1564]
 550              		.loc 1 269 21 is_stmt 0 view .LVU198
 551 001a 6FEA030C 		mvn	ip, r3
 552              		.loc 1 269 18 view .LVU199
 553 001e 21EA0301 		bic	r1, r1, r3
 554 0022 C2F81C16 		str	r1, [r2, #1564]
 270:../system/src/gd32f10x/gd32f10x_can.c ****     
 271:../system/src/gd32f10x/gd32f10x_can.c ****     /* filter 16 bits */
 272:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN_FILTERBITS_16BIT == can_filter_parameter_init->filter_bits){
 555              		.loc 1 272 5 is_stmt 1 view .LVU200
 556              		.loc 1 272 57 is_stmt 0 view .LVU201
 557 0026 C289     		ldrh	r2, [r0, #14]
 558              		.loc 1 272 7 view .LVU202
 559 0028 F2B9     		cbnz	r2, .L49
 273:../system/src/gd32f10x/gd32f10x_can.c ****         /* set filter 16 bits */
 274:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_FSCFG(CAN0) &= ~(uint32_t)val;
 560              		.loc 1 274 9 is_stmt 1 view .LVU203
 561 002a 3B49     		ldr	r1, .L59
 562 002c D1F80C26 		ldr	r2, [r1, #1548]
 563              		.loc 1 274 25 is_stmt 0 view .LVU204
 564 0030 0CEA0202 		and	r2, ip, r2
 565 0034 C1F80C26 		str	r2, [r1, #1548]
 275:../system/src/gd32f10x/gd32f10x_can.c ****         /* first 16 bits list and first 16 bits mask or first 16 bits list and second 16 bits list 
 276:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_FDATA0(CAN0, can_filter_parameter_init->filter_number) = \
 566              		.loc 1 276 9 is_stmt 1 view .LVU205
 277:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_
 567              		.loc 1 277 33 is_stmt 0 view .LVU206
 568 0038 B0F806E0 		ldrh	lr, [r0, #6]
 278:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_F
 569              		.loc 1 278 33 view .LVU207
 570 003c 4188     		ldrh	r1, [r0, #2]
 276:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_
 571              		.loc 1 276 9 view .LVU208
 572 003e 4289     		ldrh	r2, [r0, #10]
 573 0040 02F10062 		add	r2, r2, #134217728
 574 0044 02F6C842 		addw	r2, r2, #3272
 575 0048 D200     		lsls	r2, r2, #3
 277:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_
 576              		.loc 1 277 120 view .LVU209
 577 004a 41EA0E41 		orr	r1, r1, lr, lsl #16
 276:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_
 578              		.loc 1 276 68 view .LVU210
 579 004e 1160     		str	r1, [r2]
 279:../system/src/gd32f10x/gd32f10x_can.c ****         /* second 16 bits list and second 16 bits mask or third 16 bits list and fourth 16 bits lis
 280:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_FDATA1(CAN0, can_filter_parameter_init->filter_number) = \
 580              		.loc 1 280 9 is_stmt 1 view .LVU211
 281:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN
 581              		.loc 1 281 33 is_stmt 0 view .LVU212
 582 0050 B0F804E0 		ldrh	lr, [r0, #4]
 282:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_high) & CAN_
 583              		.loc 1 282 33 view .LVU213
 584 0054 0188     		ldrh	r1, [r0]
 280:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN
 585              		.loc 1 280 9 view .LVU214
 586 0056 4289     		ldrh	r2, [r0, #10]
 587 0058 02F10062 		add	r2, r2, #134217728
 588 005c 02F6C842 		addw	r2, r2, #3272
 589 0060 D200     		lsls	r2, r2, #3
 281:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN
 590              		.loc 1 281 121 view .LVU215
 591 0062 41EA0E41 		orr	r1, r1, lr, lsl #16
 280:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN
 592              		.loc 1 280 68 view .LVU216
 593 0066 5160     		str	r1, [r2, #4]
 594              	.L49:
 283:../system/src/gd32f10x/gd32f10x_can.c ****     }
 284:../system/src/gd32f10x/gd32f10x_can.c ****     /* filter 32 bits */
 285:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN_FILTERBITS_32BIT == can_filter_parameter_init->filter_bits){
 595              		.loc 1 285 5 is_stmt 1 view .LVU217
 596              		.loc 1 285 57 is_stmt 0 view .LVU218
 597 0068 C289     		ldrh	r2, [r0, #14]
 598              		.loc 1 285 7 view .LVU219
 599 006a 012A     		cmp	r2, #1
 600 006c 1FD0     		beq	.L57
 601              	.L50:
 286:../system/src/gd32f10x/gd32f10x_can.c ****         /* set filter 32 bits */
 287:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_FSCFG(CAN0) |= (uint32_t)val;
 288:../system/src/gd32f10x/gd32f10x_can.c ****         /* 32 bits list or first 32 bits list */
 289:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_FDATA0(CAN0, can_filter_parameter_init->filter_number) = \
 290:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN
 291:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_F
 292:../system/src/gd32f10x/gd32f10x_can.c ****         /* 32 bits mask or second 32 bits list */
 293:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_FDATA1(CAN0, can_filter_parameter_init->filter_number) = \
 294:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN
 295:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_F
 296:../system/src/gd32f10x/gd32f10x_can.c ****     }
 297:../system/src/gd32f10x/gd32f10x_can.c ****     
 298:../system/src/gd32f10x/gd32f10x_can.c ****     /* filter mode */
 299:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN_FILTERMODE_MASK == can_filter_parameter_init->filter_mode){
 602              		.loc 1 299 5 is_stmt 1 view .LVU220
 603              		.loc 1 299 56 is_stmt 0 view .LVU221
 604 006e 8289     		ldrh	r2, [r0, #12]
 605              		.loc 1 299 7 view .LVU222
 606 0070 002A     		cmp	r2, #0
 607 0072 3BD1     		bne	.L51
 300:../system/src/gd32f10x/gd32f10x_can.c ****         /* mask mode */
 301:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_FMCFG(CAN0) &= ~(uint32_t)val;
 608              		.loc 1 301 9 is_stmt 1 view .LVU223
 609 0074 2849     		ldr	r1, .L59
 610 0076 D1F80426 		ldr	r2, [r1, #1540]
 611              		.loc 1 301 25 is_stmt 0 view .LVU224
 612 007a 0CEA0202 		and	r2, ip, r2
 613 007e C1F80426 		str	r2, [r1, #1540]
 614              	.L52:
 302:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 303:../system/src/gd32f10x/gd32f10x_can.c ****         /* list mode */
 304:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_FMCFG(CAN0) |= (uint32_t)val;
 305:../system/src/gd32f10x/gd32f10x_can.c ****     }
 306:../system/src/gd32f10x/gd32f10x_can.c ****     
 307:../system/src/gd32f10x/gd32f10x_can.c ****     /* filter FIFO */
 308:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN_FIFO0 == (can_filter_parameter_init->filter_fifo_number)){
 615              		.loc 1 308 5 is_stmt 1 view .LVU225
 616              		.loc 1 308 47 is_stmt 0 view .LVU226
 617 0082 0289     		ldrh	r2, [r0, #8]
 618              		.loc 1 308 7 view .LVU227
 619 0084 002A     		cmp	r2, #0
 620 0086 38D1     		bne	.L53
 309:../system/src/gd32f10x/gd32f10x_can.c ****         /* FIFO0 */
 310:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_FAFIFO(CAN0) &= ~(uint32_t)val;
 621              		.loc 1 310 9 is_stmt 1 view .LVU228
 622 0088 2349     		ldr	r1, .L59
 623 008a D1F81426 		ldr	r2, [r1, #1556]
 624              		.loc 1 310 26 is_stmt 0 view .LVU229
 625 008e 0CEA0202 		and	r2, ip, r2
 626 0092 C1F81426 		str	r2, [r1, #1556]
 627              	.L54:
 311:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 312:../system/src/gd32f10x/gd32f10x_can.c ****         /* FIFO1 */
 313:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_FAFIFO(CAN0) |= (uint32_t)val;
 314:../system/src/gd32f10x/gd32f10x_can.c ****     }
 315:../system/src/gd32f10x/gd32f10x_can.c ****     
 316:../system/src/gd32f10x/gd32f10x_can.c ****     /* filter working */
 317:../system/src/gd32f10x/gd32f10x_can.c ****     if(ENABLE == can_filter_parameter_init->filter_enable){
 628              		.loc 1 317 5 is_stmt 1 view .LVU230
 629              		.loc 1 317 43 is_stmt 0 view .LVU231
 630 0096 027C     		ldrb	r2, [r0, #16]	@ zero_extendqisi2
 631              		.loc 1 317 7 view .LVU232
 632 0098 012A     		cmp	r2, #1
 633 009a 35D0     		beq	.L58
 634              	.LVL33:
 635              	.L55:
 318:../system/src/gd32f10x/gd32f10x_can.c ****         
 319:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_FW(CAN0) |= (uint32_t)val;
 320:../system/src/gd32f10x/gd32f10x_can.c ****     }
 321:../system/src/gd32f10x/gd32f10x_can.c ****     
 322:../system/src/gd32f10x/gd32f10x_can.c ****     /* filter lock enable */
 323:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_FCTL(CAN0) &= ~CAN_FCTL_FLD;
 636              		.loc 1 323 5 is_stmt 1 view .LVU233
 637 009c 1E4A     		ldr	r2, .L59
 638 009e D2F80036 		ldr	r3, [r2, #1536]
 639              		.loc 1 323 20 is_stmt 0 view .LVU234
 640 00a2 23F00103 		bic	r3, r3, #1
 641 00a6 C2F80036 		str	r3, [r2, #1536]
 324:../system/src/gd32f10x/gd32f10x_can.c **** }
 642              		.loc 1 324 1 view .LVU235
 643 00aa 5DF804FB 		ldr	pc, [sp], #4
 644              	.LVL34:
 645              	.L57:
 287:../system/src/gd32f10x/gd32f10x_can.c ****         /* 32 bits list or first 32 bits list */
 646              		.loc 1 287 9 is_stmt 1 view .LVU236
 647 00ae 1A49     		ldr	r1, .L59
 648 00b0 D1F80C26 		ldr	r2, [r1, #1548]
 287:../system/src/gd32f10x/gd32f10x_can.c ****         /* 32 bits list or first 32 bits list */
 649              		.loc 1 287 25 is_stmt 0 view .LVU237
 650 00b4 1A43     		orrs	r2, r2, r3
 651 00b6 C1F80C26 		str	r2, [r1, #1548]
 289:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN
 652              		.loc 1 289 9 is_stmt 1 view .LVU238
 290:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_F
 653              		.loc 1 290 33 is_stmt 0 view .LVU239
 654 00ba B0F800E0 		ldrh	lr, [r0]
 291:../system/src/gd32f10x/gd32f10x_can.c ****         /* 32 bits mask or second 32 bits list */
 655              		.loc 1 291 33 view .LVU240
 656 00be 4188     		ldrh	r1, [r0, #2]
 289:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN
 657              		.loc 1 289 9 view .LVU241
 658 00c0 4289     		ldrh	r2, [r0, #10]
 659 00c2 02F10062 		add	r2, r2, #134217728
 660 00c6 02F6C842 		addw	r2, r2, #3272
 661 00ca D200     		lsls	r2, r2, #3
 290:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_F
 662              		.loc 1 290 121 view .LVU242
 663 00cc 41EA0E41 		orr	r1, r1, lr, lsl #16
 289:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN
 664              		.loc 1 289 68 view .LVU243
 665 00d0 1160     		str	r1, [r2]
 293:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN
 666              		.loc 1 293 9 is_stmt 1 view .LVU244
 294:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_F
 667              		.loc 1 294 33 is_stmt 0 view .LVU245
 668 00d2 B0F804E0 		ldrh	lr, [r0, #4]
 295:../system/src/gd32f10x/gd32f10x_can.c ****     }
 669              		.loc 1 295 33 view .LVU246
 670 00d6 C188     		ldrh	r1, [r0, #6]
 293:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN
 671              		.loc 1 293 9 view .LVU247
 672 00d8 4289     		ldrh	r2, [r0, #10]
 673 00da 02F10062 		add	r2, r2, #134217728
 674 00de 02F6C842 		addw	r2, r2, #3272
 675 00e2 D200     		lsls	r2, r2, #3
 294:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_F
 676              		.loc 1 294 121 view .LVU248
 677 00e4 41EA0E41 		orr	r1, r1, lr, lsl #16
 293:../system/src/gd32f10x/gd32f10x_can.c ****                                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN
 678              		.loc 1 293 68 view .LVU249
 679 00e8 5160     		str	r1, [r2, #4]
 680 00ea C0E7     		b	.L50
 681              	.L51:
 304:../system/src/gd32f10x/gd32f10x_can.c ****     }
 682              		.loc 1 304 9 is_stmt 1 view .LVU250
 683 00ec 0A49     		ldr	r1, .L59
 684 00ee D1F80426 		ldr	r2, [r1, #1540]
 304:../system/src/gd32f10x/gd32f10x_can.c ****     }
 685              		.loc 1 304 25 is_stmt 0 view .LVU251
 686 00f2 1A43     		orrs	r2, r2, r3
 687 00f4 C1F80426 		str	r2, [r1, #1540]
 688 00f8 C3E7     		b	.L52
 689              	.L53:
 313:../system/src/gd32f10x/gd32f10x_can.c ****     }
 690              		.loc 1 313 9 is_stmt 1 view .LVU252
 691 00fa 0749     		ldr	r1, .L59
 692 00fc D1F81426 		ldr	r2, [r1, #1556]
 313:../system/src/gd32f10x/gd32f10x_can.c ****     }
 693              		.loc 1 313 26 is_stmt 0 view .LVU253
 694 0100 1A43     		orrs	r2, r2, r3
 695 0102 C1F81426 		str	r2, [r1, #1556]
 696 0106 C6E7     		b	.L54
 697              	.L58:
 319:../system/src/gd32f10x/gd32f10x_can.c ****     }
 698              		.loc 1 319 9 is_stmt 1 view .LVU254
 699 0108 0349     		ldr	r1, .L59
 700 010a D1F81C26 		ldr	r2, [r1, #1564]
 319:../system/src/gd32f10x/gd32f10x_can.c ****     }
 701              		.loc 1 319 22 is_stmt 0 view .LVU255
 702 010e 1343     		orrs	r3, r3, r2
 703              	.LVL35:
 319:../system/src/gd32f10x/gd32f10x_can.c ****     }
 704              		.loc 1 319 22 view .LVU256
 705 0110 C1F81C36 		str	r3, [r1, #1564]
 706 0114 C2E7     		b	.L55
 707              	.L60:
 708 0116 00BF     		.align	2
 709              	.L59:
 710 0118 00600040 		.word	1073766400
 711              		.cfi_endproc
 712              	.LFE59:
 714              		.section	.text.can1_filter_start_bank,"ax",%progbits
 715              		.align	1
 716              		.global	can1_filter_start_bank
 717              		.syntax unified
 718              		.thumb
 719              		.thumb_func
 721              	can1_filter_start_bank:
 722              	.LVL36:
 723              	.LFB60:
 325:../system/src/gd32f10x/gd32f10x_can.c **** 
 326:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 327:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      set CAN1 fliter start bank number
 328:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  start_bank: CAN1 start bank number
 329:../system/src/gd32f10x/gd32f10x_can.c ****                 only one parameter can be selected which is shown as below:
 330:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        (1..27)
 331:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 332:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
 333:../system/src/gd32f10x/gd32f10x_can.c **** */
 334:../system/src/gd32f10x/gd32f10x_can.c **** void can1_filter_start_bank(uint8_t start_bank)
 335:../system/src/gd32f10x/gd32f10x_can.c **** {
 724              		.loc 1 335 1 is_stmt 1 view -0
 725              		.cfi_startproc
 726              		@ args = 0, pretend = 0, frame = 0
 727              		@ frame_needed = 0, uses_anonymous_args = 0
 728              		@ link register save eliminated.
 336:../system/src/gd32f10x/gd32f10x_can.c ****     /* filter lock disable */
 337:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_FCTL(CAN0) |= CAN_FCTL_FLD;
 729              		.loc 1 337 5 view .LVU258
 730 0000 0D4B     		ldr	r3, .L62
 731 0002 D3F80026 		ldr	r2, [r3, #1536]
 732              		.loc 1 337 20 is_stmt 0 view .LVU259
 733 0006 42F00102 		orr	r2, r2, #1
 734 000a C3F80026 		str	r2, [r3, #1536]
 338:../system/src/gd32f10x/gd32f10x_can.c ****     /* set CAN1 filter start number */
 339:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_FCTL(CAN0) &= ~(uint32_t)CAN_FCTL_HBC1F;
 735              		.loc 1 339 5 is_stmt 1 view .LVU260
 736 000e D3F80026 		ldr	r2, [r3, #1536]
 737              		.loc 1 339 20 is_stmt 0 view .LVU261
 738 0012 22F47C52 		bic	r2, r2, #16128
 739 0016 C3F80026 		str	r2, [r3, #1536]
 340:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_FCTL(CAN0) |= FCTL_HBC1F(start_bank);
 740              		.loc 1 340 5 is_stmt 1 view .LVU262
 741 001a D3F80026 		ldr	r2, [r3, #1536]
 742              		.loc 1 340 23 is_stmt 0 view .LVU263
 743 001e 0002     		lsls	r0, r0, #8
 744              	.LVL37:
 745              		.loc 1 340 23 view .LVU264
 746 0020 00F47C50 		and	r0, r0, #16128
 747              		.loc 1 340 20 view .LVU265
 748 0024 0243     		orrs	r2, r2, r0
 749 0026 C3F80026 		str	r2, [r3, #1536]
 341:../system/src/gd32f10x/gd32f10x_can.c ****     /* filter lock enaable */
 342:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_FCTL(CAN0) &= ~CAN_FCTL_FLD;
 750              		.loc 1 342 5 is_stmt 1 view .LVU266
 751 002a D3F80026 		ldr	r2, [r3, #1536]
 752              		.loc 1 342 20 is_stmt 0 view .LVU267
 753 002e 22F00102 		bic	r2, r2, #1
 754 0032 C3F80026 		str	r2, [r3, #1536]
 343:../system/src/gd32f10x/gd32f10x_can.c **** }
 755              		.loc 1 343 1 view .LVU268
 756 0036 7047     		bx	lr
 757              	.L63:
 758              		.align	2
 759              	.L62:
 760 0038 00600040 		.word	1073766400
 761              		.cfi_endproc
 762              	.LFE60:
 764              		.section	.text.can_debug_freeze_enable,"ax",%progbits
 765              		.align	1
 766              		.global	can_debug_freeze_enable
 767              		.syntax unified
 768              		.thumb
 769              		.thumb_func
 771              	can_debug_freeze_enable:
 772              	.LVL38:
 773              	.LFB61:
 344:../system/src/gd32f10x/gd32f10x_can.c **** 
 345:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 346:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      enable CAN debug freeze
 347:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 348:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 349:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 350:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
 351:../system/src/gd32f10x/gd32f10x_can.c **** */
 352:../system/src/gd32f10x/gd32f10x_can.c **** void can_debug_freeze_enable(uint32_t can_periph)
 353:../system/src/gd32f10x/gd32f10x_can.c **** {
 774              		.loc 1 353 1 is_stmt 1 view -0
 775              		.cfi_startproc
 776              		@ args = 0, pretend = 0, frame = 0
 777              		@ frame_needed = 0, uses_anonymous_args = 0
 778              		.loc 1 353 1 is_stmt 0 view .LVU270
 779 0000 08B5     		push	{r3, lr}
 780              		.cfi_def_cfa_offset 8
 781              		.cfi_offset 3, -8
 782              		.cfi_offset 14, -4
 354:../system/src/gd32f10x/gd32f10x_can.c ****     /* set DFZ bit */
 355:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_DFZ;
 783              		.loc 1 355 5 is_stmt 1 view .LVU271
 784 0002 0368     		ldr	r3, [r0]
 785              		.loc 1 355 25 is_stmt 0 view .LVU272
 786 0004 43F48033 		orr	r3, r3, #65536
 787 0008 0360     		str	r3, [r0]
 356:../system/src/gd32f10x/gd32f10x_can.c **** #ifdef GD32F10x_CL
 357:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN0 == can_periph){
 358:../system/src/gd32f10x/gd32f10x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 359:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 360:../system/src/gd32f10x/gd32f10x_can.c ****         dbg_periph_enable(DBG_CAN1_HOLD);
 361:../system/src/gd32f10x/gd32f10x_can.c ****     }
 362:../system/src/gd32f10x/gd32f10x_can.c **** #else
 363:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN0 == can_periph){
 788              		.loc 1 363 5 is_stmt 1 view .LVU273
 789              		.loc 1 363 7 is_stmt 0 view .LVU274
 790 000a 044B     		ldr	r3, .L68
 791 000c 9842     		cmp	r0, r3
 792 000e 00D0     		beq	.L67
 793              	.LVL39:
 794              	.L64:
 364:../system/src/gd32f10x/gd32f10x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 365:../system/src/gd32f10x/gd32f10x_can.c ****     }
 366:../system/src/gd32f10x/gd32f10x_can.c **** #endif
 367:../system/src/gd32f10x/gd32f10x_can.c **** }
 795              		.loc 1 367 1 view .LVU275
 796 0010 08BD     		pop	{r3, pc}
 797              	.LVL40:
 798              	.L67:
 364:../system/src/gd32f10x/gd32f10x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 799              		.loc 1 364 9 is_stmt 1 view .LVU276
 800 0012 4FF48040 		mov	r0, #16384
 801              	.LVL41:
 364:../system/src/gd32f10x/gd32f10x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 802              		.loc 1 364 9 is_stmt 0 view .LVU277
 803 0016 FFF7FEFF 		bl	dbg_periph_enable
 804              	.LVL42:
 805              		.loc 1 367 1 view .LVU278
 806 001a F9E7     		b	.L64
 807              	.L69:
 808              		.align	2
 809              	.L68:
 810 001c 00640040 		.word	1073767424
 811              		.cfi_endproc
 812              	.LFE61:
 814              		.section	.text.can_debug_freeze_disable,"ax",%progbits
 815              		.align	1
 816              		.global	can_debug_freeze_disable
 817              		.syntax unified
 818              		.thumb
 819              		.thumb_func
 821              	can_debug_freeze_disable:
 822              	.LVL43:
 823              	.LFB62:
 368:../system/src/gd32f10x/gd32f10x_can.c **** 
 369:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 370:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      disable CAN debug freeze
 371:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 372:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 373:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 374:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
 375:../system/src/gd32f10x/gd32f10x_can.c **** */
 376:../system/src/gd32f10x/gd32f10x_can.c **** void can_debug_freeze_disable(uint32_t can_periph)
 377:../system/src/gd32f10x/gd32f10x_can.c **** {
 824              		.loc 1 377 1 is_stmt 1 view -0
 825              		.cfi_startproc
 826              		@ args = 0, pretend = 0, frame = 0
 827              		@ frame_needed = 0, uses_anonymous_args = 0
 828              		.loc 1 377 1 is_stmt 0 view .LVU280
 829 0000 08B5     		push	{r3, lr}
 830              		.cfi_def_cfa_offset 8
 831              		.cfi_offset 3, -8
 832              		.cfi_offset 14, -4
 378:../system/src/gd32f10x/gd32f10x_can.c ****     /* set DFZ bit */
 379:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_DFZ;
 833              		.loc 1 379 5 is_stmt 1 view .LVU281
 834 0002 0368     		ldr	r3, [r0]
 835              		.loc 1 379 25 is_stmt 0 view .LVU282
 836 0004 23F48033 		bic	r3, r3, #65536
 837 0008 0360     		str	r3, [r0]
 380:../system/src/gd32f10x/gd32f10x_can.c **** #ifdef GD32F10x_CL
 381:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN0 == can_periph){
 382:../system/src/gd32f10x/gd32f10x_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 383:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 384:../system/src/gd32f10x/gd32f10x_can.c ****         dbg_periph_disable(DBG_CAN1_HOLD);
 385:../system/src/gd32f10x/gd32f10x_can.c ****     }
 386:../system/src/gd32f10x/gd32f10x_can.c **** #else
 387:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN0 == can_periph){
 838              		.loc 1 387 5 is_stmt 1 view .LVU283
 839              		.loc 1 387 7 is_stmt 0 view .LVU284
 840 000a 044B     		ldr	r3, .L74
 841 000c 9842     		cmp	r0, r3
 842 000e 00D0     		beq	.L73
 843              	.LVL44:
 844              	.L70:
 388:../system/src/gd32f10x/gd32f10x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 389:../system/src/gd32f10x/gd32f10x_can.c ****     }
 390:../system/src/gd32f10x/gd32f10x_can.c **** #endif
 391:../system/src/gd32f10x/gd32f10x_can.c **** }
 845              		.loc 1 391 1 view .LVU285
 846 0010 08BD     		pop	{r3, pc}
 847              	.LVL45:
 848              	.L73:
 388:../system/src/gd32f10x/gd32f10x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 849              		.loc 1 388 9 is_stmt 1 view .LVU286
 850 0012 4FF48040 		mov	r0, #16384
 851              	.LVL46:
 388:../system/src/gd32f10x/gd32f10x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 852              		.loc 1 388 9 is_stmt 0 view .LVU287
 853 0016 FFF7FEFF 		bl	dbg_periph_enable
 854              	.LVL47:
 855              		.loc 1 391 1 view .LVU288
 856 001a F9E7     		b	.L70
 857              	.L75:
 858              		.align	2
 859              	.L74:
 860 001c 00640040 		.word	1073767424
 861              		.cfi_endproc
 862              	.LFE62:
 864              		.section	.text.can_time_trigger_mode_enable,"ax",%progbits
 865              		.align	1
 866              		.global	can_time_trigger_mode_enable
 867              		.syntax unified
 868              		.thumb
 869              		.thumb_func
 871              	can_time_trigger_mode_enable:
 872              	.LVL48:
 873              	.LFB63:
 392:../system/src/gd32f10x/gd32f10x_can.c **** 
 393:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 394:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      enable CAN time trigger mode
 395:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 396:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 397:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 398:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
 399:../system/src/gd32f10x/gd32f10x_can.c **** */
 400:../system/src/gd32f10x/gd32f10x_can.c **** void can_time_trigger_mode_enable(uint32_t can_periph)
 401:../system/src/gd32f10x/gd32f10x_can.c **** {
 874              		.loc 1 401 1 is_stmt 1 view -0
 875              		.cfi_startproc
 876              		@ args = 0, pretend = 0, frame = 0
 877              		@ frame_needed = 0, uses_anonymous_args = 0
 878              		@ link register save eliminated.
 402:../system/src/gd32f10x/gd32f10x_can.c ****     uint8_t mailbox_number;
 879              		.loc 1 402 5 view .LVU290
 403:../system/src/gd32f10x/gd32f10x_can.c ****     
 404:../system/src/gd32f10x/gd32f10x_can.c ****     /* enable the tcc mode */
 405:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_TTC;
 880              		.loc 1 405 5 view .LVU291
 881 0000 0368     		ldr	r3, [r0]
 882              		.loc 1 405 25 is_stmt 0 view .LVU292
 883 0002 43F08003 		orr	r3, r3, #128
 884 0006 0360     		str	r3, [r0]
 406:../system/src/gd32f10x/gd32f10x_can.c ****     /* enable time stamp */
 407:../system/src/gd32f10x/gd32f10x_can.c ****     for(mailbox_number = 0U; mailbox_number < 3U; mailbox_number++){
 885              		.loc 1 407 5 is_stmt 1 view .LVU293
 886              	.LVL49:
 887              		.loc 1 407 24 is_stmt 0 view .LVU294
 888 0008 0023     		movs	r3, #0
 889              		.loc 1 407 5 view .LVU295
 890 000a 09E0     		b	.L77
 891              	.LVL50:
 892              	.L78:
 408:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 893              		.loc 1 408 9 is_stmt 1 discriminator 3 view .LVU296
 894 000c 00EB0311 		add	r1, r0, r3, lsl #4
 895 0010 D1F88421 		ldr	r2, [r1, #388]
 896              		.loc 1 408 45 is_stmt 0 discriminator 3 view .LVU297
 897 0014 42F48072 		orr	r2, r2, #256
 898 0018 C1F88421 		str	r2, [r1, #388]
 407:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 899              		.loc 1 407 65 is_stmt 1 discriminator 3 view .LVU298
 900 001c 0133     		adds	r3, r3, #1
 901              	.LVL51:
 407:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 902              		.loc 1 407 65 is_stmt 0 discriminator 3 view .LVU299
 903 001e DBB2     		uxtb	r3, r3
 904              	.LVL52:
 905              	.L77:
 407:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 906              		.loc 1 407 45 is_stmt 1 discriminator 1 view .LVU300
 907 0020 022B     		cmp	r3, #2
 908 0022 F3D9     		bls	.L78
 409:../system/src/gd32f10x/gd32f10x_can.c ****     }
 410:../system/src/gd32f10x/gd32f10x_can.c **** }
 909              		.loc 1 410 1 is_stmt 0 view .LVU301
 910 0024 7047     		bx	lr
 911              		.cfi_endproc
 912              	.LFE63:
 914              		.section	.text.can_time_trigger_mode_disable,"ax",%progbits
 915              		.align	1
 916              		.global	can_time_trigger_mode_disable
 917              		.syntax unified
 918              		.thumb
 919              		.thumb_func
 921              	can_time_trigger_mode_disable:
 922              	.LVL53:
 923              	.LFB64:
 411:../system/src/gd32f10x/gd32f10x_can.c **** 
 412:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 413:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      disable CAN time trigger mode
 414:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 415:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 416:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 417:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
 418:../system/src/gd32f10x/gd32f10x_can.c **** */
 419:../system/src/gd32f10x/gd32f10x_can.c **** void can_time_trigger_mode_disable(uint32_t can_periph)
 420:../system/src/gd32f10x/gd32f10x_can.c **** {
 924              		.loc 1 420 1 is_stmt 1 view -0
 925              		.cfi_startproc
 926              		@ args = 0, pretend = 0, frame = 0
 927              		@ frame_needed = 0, uses_anonymous_args = 0
 928              		@ link register save eliminated.
 421:../system/src/gd32f10x/gd32f10x_can.c ****     uint8_t mailbox_number; 
 929              		.loc 1 421 5 view .LVU303
 422:../system/src/gd32f10x/gd32f10x_can.c ****     
 423:../system/src/gd32f10x/gd32f10x_can.c ****     /* disable the TCC mode */
 424:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_TTC;
 930              		.loc 1 424 5 view .LVU304
 931 0000 0368     		ldr	r3, [r0]
 932              		.loc 1 424 25 is_stmt 0 view .LVU305
 933 0002 23F08003 		bic	r3, r3, #128
 934 0006 0360     		str	r3, [r0]
 425:../system/src/gd32f10x/gd32f10x_can.c ****     /* reset TSEN bits */
 426:../system/src/gd32f10x/gd32f10x_can.c ****     for(mailbox_number = 0U; mailbox_number < 3U; mailbox_number++){
 935              		.loc 1 426 5 is_stmt 1 view .LVU306
 936              	.LVL54:
 937              		.loc 1 426 24 is_stmt 0 view .LVU307
 938 0008 0023     		movs	r3, #0
 939              		.loc 1 426 5 view .LVU308
 940 000a 09E0     		b	.L80
 941              	.LVL55:
 942              	.L81:
 427:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 943              		.loc 1 427 9 is_stmt 1 discriminator 3 view .LVU309
 944 000c 00EB0311 		add	r1, r0, r3, lsl #4
 945 0010 D1F88421 		ldr	r2, [r1, #388]
 946              		.loc 1 427 45 is_stmt 0 discriminator 3 view .LVU310
 947 0014 22F48072 		bic	r2, r2, #256
 948 0018 C1F88421 		str	r2, [r1, #388]
 426:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 949              		.loc 1 426 65 is_stmt 1 discriminator 3 view .LVU311
 950 001c 0133     		adds	r3, r3, #1
 951              	.LVL56:
 426:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 952              		.loc 1 426 65 is_stmt 0 discriminator 3 view .LVU312
 953 001e DBB2     		uxtb	r3, r3
 954              	.LVL57:
 955              	.L80:
 426:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 956              		.loc 1 426 45 is_stmt 1 discriminator 1 view .LVU313
 957 0020 022B     		cmp	r3, #2
 958 0022 F3D9     		bls	.L81
 428:../system/src/gd32f10x/gd32f10x_can.c ****     }
 429:../system/src/gd32f10x/gd32f10x_can.c **** }
 959              		.loc 1 429 1 is_stmt 0 view .LVU314
 960 0024 7047     		bx	lr
 961              		.cfi_endproc
 962              	.LFE64:
 964              		.section	.text.can_message_transmit,"ax",%progbits
 965              		.align	1
 966              		.global	can_message_transmit
 967              		.syntax unified
 968              		.thumb
 969              		.thumb_func
 971              	can_message_transmit:
 972              	.LVL58:
 973              	.LFB65:
 430:../system/src/gd32f10x/gd32f10x_can.c **** 
 431:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 432:../system/src/gd32f10x/gd32f10x_can.c ****     \brief       transmit CAN message
 433:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 434:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 435:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  transmit_message: struct for CAN transmit message
 436:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        tx_sfid: 0x00000000 - 0x000007FF
 437:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        tx_efid: 0x00000000 - 0x1FFFFFFF
 438:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        tx_ff: CAN_FF_STANDARD, CAN_FF_EXTENDED
 439:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        tx_ft: CAN_FT_DATA, CAN_FT_REMOTE
 440:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        tx_dlen: 0 - 8
 441:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        tx_data[]: 0x00 - 0xFF
 442:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 443:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     mailbox_number
 444:../system/src/gd32f10x/gd32f10x_can.c **** */
 445:../system/src/gd32f10x/gd32f10x_can.c **** uint8_t can_message_transmit(uint32_t can_periph, can_trasnmit_message_struct* transmit_message)
 446:../system/src/gd32f10x/gd32f10x_can.c **** {
 974              		.loc 1 446 1 is_stmt 1 view -0
 975              		.cfi_startproc
 976              		@ args = 0, pretend = 0, frame = 0
 977              		@ frame_needed = 0, uses_anonymous_args = 0
 978              		@ link register save eliminated.
 979              		.loc 1 446 1 is_stmt 0 view .LVU316
 980 0000 0346     		mov	r3, r0
 447:../system/src/gd32f10x/gd32f10x_can.c ****     uint8_t mailbox_number = CAN_MAILBOX0;
 981              		.loc 1 447 5 is_stmt 1 view .LVU317
 982              	.LVL59:
 448:../system/src/gd32f10x/gd32f10x_can.c **** 
 449:../system/src/gd32f10x/gd32f10x_can.c ****     /* select one empty mailbox */
 450:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN_TSTAT_TME0 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME0)){
 983              		.loc 1 450 5 view .LVU318
 984              		.loc 1 450 27 is_stmt 0 view .LVU319
 985 0002 8268     		ldr	r2, [r0, #8]
 986              		.loc 1 450 7 view .LVU320
 987 0004 12F0806F 		tst	r2, #67108864
 988 0008 09D1     		bne	.L87
 451:../system/src/gd32f10x/gd32f10x_can.c ****         mailbox_number = CAN_MAILBOX0;
 452:../system/src/gd32f10x/gd32f10x_can.c ****     }else if(CAN_TSTAT_TME1 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME1)){
 989              		.loc 1 452 11 is_stmt 1 view .LVU321
 990              		.loc 1 452 33 is_stmt 0 view .LVU322
 991 000a 8268     		ldr	r2, [r0, #8]
 992              		.loc 1 452 13 view .LVU323
 993 000c 12F0006F 		tst	r2, #134217728
 994 0010 50D1     		bne	.L88
 453:../system/src/gd32f10x/gd32f10x_can.c ****         mailbox_number = CAN_MAILBOX1;
 454:../system/src/gd32f10x/gd32f10x_can.c ****     }else if(CAN_TSTAT_TME2 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME2)){
 995              		.loc 1 454 11 is_stmt 1 view .LVU324
 996              		.loc 1 454 33 is_stmt 0 view .LVU325
 997 0012 8268     		ldr	r2, [r0, #8]
 998              		.loc 1 454 13 view .LVU326
 999 0014 12F0805F 		tst	r2, #268435456
 1000 0018 5CD0     		beq	.L89
 455:../system/src/gd32f10x/gd32f10x_can.c ****         mailbox_number = CAN_MAILBOX2;
 1001              		.loc 1 455 24 view .LVU327
 1002 001a 0220     		movs	r0, #2
 1003              	.LVL60:
 1004              		.loc 1 455 24 view .LVU328
 1005 001c 00E0     		b	.L83
 1006              	.LVL61:
 1007              	.L87:
 451:../system/src/gd32f10x/gd32f10x_can.c ****         mailbox_number = CAN_MAILBOX0;
 1008              		.loc 1 451 24 view .LVU329
 1009 001e 0020     		movs	r0, #0
 1010              	.LVL62:
 1011              	.L83:
 446:../system/src/gd32f10x/gd32f10x_can.c ****     uint8_t mailbox_number = CAN_MAILBOX0;
 1012              		.loc 1 446 1 view .LVU330
 1013 0020 10B4     		push	{r4}
 1014              		.cfi_def_cfa_offset 4
 1015              		.cfi_offset 4, -4
 1016              	.LVL63:
 456:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 457:../system/src/gd32f10x/gd32f10x_can.c ****         mailbox_number = CAN_NOMAILBOX;
 458:../system/src/gd32f10x/gd32f10x_can.c ****     }
 459:../system/src/gd32f10x/gd32f10x_can.c ****     /* return no mailbox empty */
 460:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN_NOMAILBOX == mailbox_number){
 461:../system/src/gd32f10x/gd32f10x_can.c ****         return CAN_NOMAILBOX;
 462:../system/src/gd32f10x/gd32f10x_can.c ****     }
 463:../system/src/gd32f10x/gd32f10x_can.c ****     
 464:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_TMI(can_periph, mailbox_number) &= CAN_TMI_TEN;
 1017              		.loc 1 464 5 is_stmt 1 view .LVU331
 1018 0022 03EB0013 		add	r3, r3, r0, lsl #4
 1019              	.LVL64:
 1020              		.loc 1 464 5 is_stmt 0 view .LVU332
 1021 0026 D3F88021 		ldr	r2, [r3, #384]
 1022              		.loc 1 464 41 view .LVU333
 1023 002a 02F00102 		and	r2, r2, #1
 1024 002e C3F88021 		str	r2, [r3, #384]
 465:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN_FF_STANDARD == transmit_message->tx_ff){
 1025              		.loc 1 465 5 is_stmt 1 view .LVU334
 1026              		.loc 1 465 43 is_stmt 0 view .LVU335
 1027 0032 0A7A     		ldrb	r2, [r1, #8]	@ zero_extendqisi2
 1028              		.loc 1 465 7 view .LVU336
 1029 0034 002A     		cmp	r2, #0
 1030 0036 3FD1     		bne	.L85
 466:../system/src/gd32f10x/gd32f10x_can.c ****         /* set transmit mailbox standard identifier */
 467:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TMI(can_periph, mailbox_number) |= (uint32_t)(TMI_SFID(transmit_message->tx_sfid) | \
 1031              		.loc 1 467 9 is_stmt 1 view .LVU337
 1032 0038 D3F88021 		ldr	r2, [r3, #384]
 468:../system/src/gd32f10x/gd32f10x_can.c ****                                                 transmit_message->tx_ft);
 1033              		.loc 1 468 65 is_stmt 0 view .LVU338
 1034 003c 4C7A     		ldrb	r4, [r1, #9]	@ zero_extendqisi2
 467:../system/src/gd32f10x/gd32f10x_can.c ****                                                 transmit_message->tx_ft);
 1035              		.loc 1 467 48 view .LVU339
 1036 003e D1F800C0 		ldr	ip, [r1]
 1037 0042 44EA4C54 		orr	r4, r4, ip, lsl #21
 467:../system/src/gd32f10x/gd32f10x_can.c ****                                                 transmit_message->tx_ft);
 1038              		.loc 1 467 45 view .LVU340
 1039 0046 2243     		orrs	r2, r2, r4
 1040 0048 C3F88021 		str	r2, [r3, #384]
 1041              	.L86:
 469:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 470:../system/src/gd32f10x/gd32f10x_can.c ****         /* set transmit mailbox extended identifier */
 471:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TMI(can_periph, mailbox_number) |= (uint32_t)(TMI_EFID(transmit_message->tx_efid) | \
 472:../system/src/gd32f10x/gd32f10x_can.c ****                                                 transmit_message->tx_ff | \
 473:../system/src/gd32f10x/gd32f10x_can.c ****                                                 transmit_message->tx_ft);
 474:../system/src/gd32f10x/gd32f10x_can.c ****     }
 475:../system/src/gd32f10x/gd32f10x_can.c ****     /* set the data length */
 476:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_DLENC;
 1042              		.loc 1 476 5 is_stmt 1 view .LVU341
 1043 004c D3F88421 		ldr	r2, [r3, #388]
 1044              		.loc 1 476 41 is_stmt 0 view .LVU342
 1045 0050 22F00F02 		bic	r2, r2, #15
 1046 0054 C3F88421 		str	r2, [r3, #388]
 477:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_TMP(can_periph, mailbox_number) |= transmit_message->tx_dlen;
 1047              		.loc 1 477 5 is_stmt 1 view .LVU343
 1048 0058 D3F88421 		ldr	r2, [r3, #388]
 1049              		.loc 1 477 60 is_stmt 0 view .LVU344
 1050 005c 91F80AC0 		ldrb	ip, [r1, #10]	@ zero_extendqisi2
 1051              		.loc 1 477 41 view .LVU345
 1052 0060 42EA0C02 		orr	r2, r2, ip
 1053 0064 C3F88421 		str	r2, [r3, #388]
 478:../system/src/gd32f10x/gd32f10x_can.c ****     /* set the data */
 479:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_TMDATA0(can_periph, mailbox_number) = TMDATA0_DB3(transmit_message->tx_data[3]) | \
 1054              		.loc 1 479 5 is_stmt 1 view .LVU346
 1055              		.loc 1 479 47 is_stmt 0 view .LVU347
 1056 0068 91F80EC0 		ldrb	ip, [r1, #14]	@ zero_extendqisi2
 480:../system/src/gd32f10x/gd32f10x_can.c ****                                               TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1057              		.loc 1 480 47 view .LVU348
 1058 006c 4A7B     		ldrb	r2, [r1, #13]	@ zero_extendqisi2
 1059 006e 1204     		lsls	r2, r2, #16
 479:../system/src/gd32f10x/gd32f10x_can.c ****                                               TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1060              		.loc 1 479 89 view .LVU349
 1061 0070 42EA0C62 		orr	r2, r2, ip, lsl #24
 481:../system/src/gd32f10x/gd32f10x_can.c ****                                               TMDATA0_DB1(transmit_message->tx_data[1]) | \
 1062              		.loc 1 481 47 view .LVU350
 1063 0074 91F80CC0 		ldrb	ip, [r1, #12]	@ zero_extendqisi2
 480:../system/src/gd32f10x/gd32f10x_can.c ****                                               TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1064              		.loc 1 480 89 view .LVU351
 1065 0078 42EA0C22 		orr	r2, r2, ip, lsl #8
 482:../system/src/gd32f10x/gd32f10x_can.c ****                                               TMDATA0_DB0(transmit_message->tx_data[0]);
 1066              		.loc 1 482 47 view .LVU352
 1067 007c 91F80BC0 		ldrb	ip, [r1, #11]	@ zero_extendqisi2
 481:../system/src/gd32f10x/gd32f10x_can.c ****                                               TMDATA0_DB1(transmit_message->tx_data[1]) | \
 1068              		.loc 1 481 89 view .LVU353
 1069 0080 42EA0C02 		orr	r2, r2, ip
 479:../system/src/gd32f10x/gd32f10x_can.c ****                                               TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1070              		.loc 1 479 45 view .LVU354
 1071 0084 C3F88821 		str	r2, [r3, #392]
 483:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_TMDATA1(can_periph, mailbox_number) = TMDATA1_DB7(transmit_message->tx_data[7]) | \
 1072              		.loc 1 483 5 is_stmt 1 view .LVU355
 1073              		.loc 1 483 47 is_stmt 0 view .LVU356
 1074 0088 91F812C0 		ldrb	ip, [r1, #18]	@ zero_extendqisi2
 484:../system/src/gd32f10x/gd32f10x_can.c ****                                               TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1075              		.loc 1 484 47 view .LVU357
 1076 008c 4A7C     		ldrb	r2, [r1, #17]	@ zero_extendqisi2
 1077 008e 1204     		lsls	r2, r2, #16
 483:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_TMDATA1(can_periph, mailbox_number) = TMDATA1_DB7(transmit_message->tx_data[7]) | \
 1078              		.loc 1 483 89 view .LVU358
 1079 0090 42EA0C62 		orr	r2, r2, ip, lsl #24
 485:../system/src/gd32f10x/gd32f10x_can.c ****                                               TMDATA1_DB5(transmit_message->tx_data[5]) | \
 1080              		.loc 1 485 47 view .LVU359
 1081 0094 91F810C0 		ldrb	ip, [r1, #16]	@ zero_extendqisi2
 484:../system/src/gd32f10x/gd32f10x_can.c ****                                               TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1082              		.loc 1 484 89 view .LVU360
 1083 0098 42EA0C22 		orr	r2, r2, ip, lsl #8
 486:../system/src/gd32f10x/gd32f10x_can.c ****                                               TMDATA1_DB4(transmit_message->tx_data[4]);
 1084              		.loc 1 486 47 view .LVU361
 1085 009c C97B     		ldrb	r1, [r1, #15]	@ zero_extendqisi2
 1086              	.LVL65:
 485:../system/src/gd32f10x/gd32f10x_can.c ****                                               TMDATA1_DB5(transmit_message->tx_data[5]) | \
 1087              		.loc 1 485 89 view .LVU362
 1088 009e 0A43     		orrs	r2, r2, r1
 483:../system/src/gd32f10x/gd32f10x_can.c ****                                               TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1089              		.loc 1 483 45 view .LVU363
 1090 00a0 C3F88C21 		str	r2, [r3, #396]
 487:../system/src/gd32f10x/gd32f10x_can.c ****     /* enable transmission */
 488:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_TMI(can_periph, mailbox_number) |= CAN_TMI_TEN;
 1091              		.loc 1 488 5 is_stmt 1 view .LVU364
 1092 00a4 D3F88021 		ldr	r2, [r3, #384]
 1093              		.loc 1 488 41 is_stmt 0 view .LVU365
 1094 00a8 42F00102 		orr	r2, r2, #1
 1095 00ac C3F88021 		str	r2, [r3, #384]
 489:../system/src/gd32f10x/gd32f10x_can.c **** 
 490:../system/src/gd32f10x/gd32f10x_can.c ****     return mailbox_number;
 1096              		.loc 1 490 5 is_stmt 1 view .LVU366
 491:../system/src/gd32f10x/gd32f10x_can.c **** }
 1097              		.loc 1 491 1 is_stmt 0 view .LVU367
 1098 00b0 10BC     		pop	{r4}
 1099              		.cfi_restore 4
 1100              		.cfi_def_cfa_offset 0
 1101 00b2 7047     		bx	lr
 1102              	.LVL66:
 1103              	.L88:
 453:../system/src/gd32f10x/gd32f10x_can.c ****     }else if(CAN_TSTAT_TME2 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME2)){
 1104              		.loc 1 453 24 view .LVU368
 1105 00b4 0120     		movs	r0, #1
 1106              	.LVL67:
 453:../system/src/gd32f10x/gd32f10x_can.c ****     }else if(CAN_TSTAT_TME2 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME2)){
 1107              		.loc 1 453 24 view .LVU369
 1108 00b6 B3E7     		b	.L83
 1109              	.LVL68:
 1110              	.L85:
 1111              		.cfi_def_cfa_offset 4
 1112              		.cfi_offset 4, -4
 471:../system/src/gd32f10x/gd32f10x_can.c ****                                                 transmit_message->tx_ff | \
 1113              		.loc 1 471 9 is_stmt 1 view .LVU370
 1114 00b8 D3F88041 		ldr	r4, [r3, #384]
 471:../system/src/gd32f10x/gd32f10x_can.c ****                                                 transmit_message->tx_ff | \
 1115              		.loc 1 471 95 is_stmt 0 view .LVU371
 1116 00bc D1F804C0 		ldr	ip, [r1, #4]
 1117 00c0 42EACC02 		orr	r2, r2, ip, lsl #3
 473:../system/src/gd32f10x/gd32f10x_can.c ****     }
 1118              		.loc 1 473 65 view .LVU372
 1119 00c4 91F809C0 		ldrb	ip, [r1, #9]	@ zero_extendqisi2
 471:../system/src/gd32f10x/gd32f10x_can.c ****                                                 transmit_message->tx_ff | \
 1120              		.loc 1 471 48 view .LVU373
 1121 00c8 42EA0C02 		orr	r2, r2, ip
 471:../system/src/gd32f10x/gd32f10x_can.c ****                                                 transmit_message->tx_ff | \
 1122              		.loc 1 471 45 view .LVU374
 1123 00cc 2243     		orrs	r2, r2, r4
 1124 00ce C3F88021 		str	r2, [r3, #384]
 1125 00d2 BBE7     		b	.L86
 1126              	.LVL69:
 1127              	.L89:
 1128              		.cfi_def_cfa_offset 0
 1129              		.cfi_restore 4
 461:../system/src/gd32f10x/gd32f10x_can.c ****     }
 1130              		.loc 1 461 16 view .LVU375
 1131 00d4 0320     		movs	r0, #3
 1132              	.LVL70:
 1133              		.loc 1 491 1 view .LVU376
 1134 00d6 7047     		bx	lr
 1135              		.cfi_endproc
 1136              	.LFE65:
 1138              		.section	.text.can_transmit_states,"ax",%progbits
 1139              		.align	1
 1140              		.global	can_transmit_states
 1141              		.syntax unified
 1142              		.thumb
 1143              		.thumb_func
 1145              	can_transmit_states:
 1146              	.LVL71:
 1147              	.LFB66:
 492:../system/src/gd32f10x/gd32f10x_can.c **** 
 493:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 494:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      get CAN transmit state 
 495:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 496:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 497:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  mailbox_number
 498:../system/src/gd32f10x/gd32f10x_can.c ****                 only one parameter can be selected which is shown as below:
 499:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_MAILBOX(x=0,1,2)
 500:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 501:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     can_transmit_state_enum
 502:../system/src/gd32f10x/gd32f10x_can.c **** */
 503:../system/src/gd32f10x/gd32f10x_can.c **** can_transmit_state_enum can_transmit_states(uint32_t can_periph, uint8_t mailbox_number)
 504:../system/src/gd32f10x/gd32f10x_can.c **** {
 1148              		.loc 1 504 1 is_stmt 1 view -0
 1149              		.cfi_startproc
 1150              		@ args = 0, pretend = 0, frame = 0
 1151              		@ frame_needed = 0, uses_anonymous_args = 0
 1152              		@ link register save eliminated.
 505:../system/src/gd32f10x/gd32f10x_can.c ****     can_transmit_state_enum state = CAN_TRANSMIT_FAILED;
 1153              		.loc 1 505 5 view .LVU378
 506:../system/src/gd32f10x/gd32f10x_can.c ****     uint32_t val = 0U;
 1154              		.loc 1 506 5 view .LVU379
 507:../system/src/gd32f10x/gd32f10x_can.c ****     
 508:../system/src/gd32f10x/gd32f10x_can.c ****     /* check selected mailbox state */    
 509:../system/src/gd32f10x/gd32f10x_can.c ****     switch(mailbox_number){
 1155              		.loc 1 509 5 view .LVU380
 1156 0000 0129     		cmp	r1, #1
 1157 0002 17D0     		beq	.L94
 1158 0004 0229     		cmp	r1, #2
 1159 0006 19D0     		beq	.L95
 1160 0008 09B1     		cbz	r1, .L104
 1161 000a 0220     		movs	r0, #2
 1162              	.LVL72:
 1163              		.loc 1 509 5 is_stmt 0 view .LVU381
 1164 000c 7047     		bx	lr
 1165              	.LVL73:
 1166              	.L104:
 510:../system/src/gd32f10x/gd32f10x_can.c ****     /* mailbox0 */
 511:../system/src/gd32f10x/gd32f10x_can.c ****     case CAN_MAILBOX0:
 512:../system/src/gd32f10x/gd32f10x_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF0 | CAN_TSTAT_MTFNERR0 | CAN_TSTAT_TME0);
 1167              		.loc 1 512 9 is_stmt 1 view .LVU382
 1168              		.loc 1 512 15 is_stmt 0 view .LVU383
 1169 000e 8368     		ldr	r3, [r0, #8]
 1170              		.loc 1 512 13 view .LVU384
 1171 0010 23F07B43 		bic	r3, r3, #-83886080
 1172 0014 23F47F03 		bic	r3, r3, #16711680
 1173 0018 23F47F43 		bic	r3, r3, #65280
 1174 001c 23F0FC03 		bic	r3, r3, #252
 1175              	.LVL74:
 513:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 1176              		.loc 1 513 9 is_stmt 1 view .LVU385
 1177              	.L97:
 514:../system/src/gd32f10x/gd32f10x_can.c ****     /* mailbox1 */
 515:../system/src/gd32f10x/gd32f10x_can.c ****     case CAN_MAILBOX1:
 516:../system/src/gd32f10x/gd32f10x_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF1 | CAN_TSTAT_MTFNERR1 | CAN_TSTAT_TME1);
 517:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 518:../system/src/gd32f10x/gd32f10x_can.c ****     /* mailbox2 */
 519:../system/src/gd32f10x/gd32f10x_can.c ****     case CAN_MAILBOX2:
 520:../system/src/gd32f10x/gd32f10x_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF2 | CAN_TSTAT_MTFNERR2 | CAN_TSTAT_TME2);
 521:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 522:../system/src/gd32f10x/gd32f10x_can.c ****     default:
 523:../system/src/gd32f10x/gd32f10x_can.c ****         val = CAN_TRANSMIT_FAILED;
 524:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 525:../system/src/gd32f10x/gd32f10x_can.c ****     }
 526:../system/src/gd32f10x/gd32f10x_can.c ****     
 527:../system/src/gd32f10x/gd32f10x_can.c ****     switch(val){
 1178              		.loc 1 527 5 view .LVU386
 1179 0020 114A     		ldr	r2, .L105
 1180 0022 9342     		cmp	r3, r2
 1181 0024 17D0     		beq	.L100
 1182              		.loc 1 527 5 is_stmt 0 view .LVU387
 1183 0026 11D8     		bhi	.L98
 1184 0028 BBB1     		cbz	r3, .L101
 1185 002a 104A     		ldr	r2, .L105+4
 1186 002c 9342     		cmp	r3, r2
 1187 002e 16D1     		bne	.L102
 528:../system/src/gd32f10x/gd32f10x_can.c ****         /* transmit pending */
 529:../system/src/gd32f10x/gd32f10x_can.c ****     case (CAN_STATE_PENDING): 
 530:../system/src/gd32f10x/gd32f10x_can.c ****         state = CAN_TRANSMIT_PENDING;
 531:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 532:../system/src/gd32f10x/gd32f10x_can.c ****         /* mailbox0 transmit succeeded */
 533:../system/src/gd32f10x/gd32f10x_can.c ****     case (CAN_TSTAT_MTF0 | CAN_TSTAT_MTFNERR0 | CAN_TSTAT_TME0):
 534:../system/src/gd32f10x/gd32f10x_can.c ****         state = CAN_TRANSMIT_OK;
 1188              		.loc 1 534 15 view .LVU388
 1189 0030 0120     		movs	r0, #1
 1190              	.LVL75:
 1191              		.loc 1 534 15 view .LVU389
 1192 0032 7047     		bx	lr
 1193              	.LVL76:
 1194              	.L94:
 516:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 1195              		.loc 1 516 9 is_stmt 1 view .LVU390
 516:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 1196              		.loc 1 516 15 is_stmt 0 view .LVU391
 1197 0034 8268     		ldr	r2, [r0, #8]
 516:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 1198              		.loc 1 516 13 view .LVU392
 1199 0036 0C4B     		ldr	r3, .L105
 1200 0038 1340     		ands	r3, r3, r2
 1201              	.LVL77:
 517:../system/src/gd32f10x/gd32f10x_can.c ****     /* mailbox2 */
 1202              		.loc 1 517 9 is_stmt 1 view .LVU393
 1203 003a F1E7     		b	.L97
 1204              	.LVL78:
 1205              	.L95:
 520:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 1206              		.loc 1 520 9 view .LVU394
 520:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 1207              		.loc 1 520 15 is_stmt 0 view .LVU395
 1208 003c 8368     		ldr	r3, [r0, #8]
 520:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 1209              		.loc 1 520 13 view .LVU396
 1210 003e 23F06F43 		bic	r3, r3, #-285212672
 1211 0042 23F47C03 		bic	r3, r3, #16515072
 1212 0046 1B0C     		lsrs	r3, r3, #16
 1213 0048 1B04     		lsls	r3, r3, #16
 1214              	.LVL79:
 521:../system/src/gd32f10x/gd32f10x_can.c ****     default:
 1215              		.loc 1 521 9 is_stmt 1 view .LVU397
 1216 004a E9E7     		b	.L97
 1217              	.L98:
 527:../system/src/gd32f10x/gd32f10x_can.c ****         /* transmit pending */
 1218              		.loc 1 527 5 is_stmt 0 view .LVU398
 1219 004c 084A     		ldr	r2, .L105+8
 1220 004e 9342     		cmp	r3, r2
 1221 0050 07D1     		bne	.L103
 535:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 536:../system/src/gd32f10x/gd32f10x_can.c ****         /* mailbox1 transmit succeeded */
 537:../system/src/gd32f10x/gd32f10x_can.c ****     case (CAN_TSTAT_MTF1 | CAN_TSTAT_MTFNERR1 | CAN_TSTAT_TME1):
 538:../system/src/gd32f10x/gd32f10x_can.c ****         state = CAN_TRANSMIT_OK;
 539:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 540:../system/src/gd32f10x/gd32f10x_can.c ****         /* mailbox2 transmit succeeded */
 541:../system/src/gd32f10x/gd32f10x_can.c ****     case (CAN_TSTAT_MTF2 | CAN_TSTAT_MTFNERR2 | CAN_TSTAT_TME2):
 542:../system/src/gd32f10x/gd32f10x_can.c ****         state = CAN_TRANSMIT_OK;
 1222              		.loc 1 542 15 view .LVU399
 1223 0052 0120     		movs	r0, #1
 1224              	.LVL80:
 1225              		.loc 1 542 15 view .LVU400
 1226 0054 7047     		bx	lr
 1227              	.LVL81:
 1228              	.L100:
 538:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 1229              		.loc 1 538 15 view .LVU401
 1230 0056 0120     		movs	r0, #1
 1231              	.LVL82:
 538:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 1232              		.loc 1 538 15 view .LVU402
 1233 0058 7047     		bx	lr
 1234              	.LVL83:
 1235              	.L101:
 527:../system/src/gd32f10x/gd32f10x_can.c ****         /* transmit pending */
 1236              		.loc 1 527 5 view .LVU403
 1237 005a 0220     		movs	r0, #2
 1238              	.LVL84:
 527:../system/src/gd32f10x/gd32f10x_can.c ****         /* transmit pending */
 1239              		.loc 1 527 5 view .LVU404
 1240 005c 7047     		bx	lr
 1241              	.LVL85:
 1242              	.L102:
 543:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 544:../system/src/gd32f10x/gd32f10x_can.c ****         /* transmit failed */
 545:../system/src/gd32f10x/gd32f10x_can.c ****     default: 
 546:../system/src/gd32f10x/gd32f10x_can.c ****         state = CAN_TRANSMIT_FAILED;
 1243              		.loc 1 546 15 view .LVU405
 1244 005e 0020     		movs	r0, #0
 1245              	.LVL86:
 1246              		.loc 1 546 15 view .LVU406
 1247 0060 7047     		bx	lr
 1248              	.LVL87:
 1249              	.L103:
 1250              		.loc 1 546 15 view .LVU407
 1251 0062 0020     		movs	r0, #0
 1252              	.LVL88:
 547:../system/src/gd32f10x/gd32f10x_can.c ****         break;
 548:../system/src/gd32f10x/gd32f10x_can.c ****     }
 549:../system/src/gd32f10x/gd32f10x_can.c ****     return state;
 1253              		.loc 1 549 5 is_stmt 1 view .LVU408
 550:../system/src/gd32f10x/gd32f10x_can.c **** }
 1254              		.loc 1 550 1 is_stmt 0 view .LVU409
 1255 0064 7047     		bx	lr
 1256              	.L106:
 1257 0066 00BF     		.align	2
 1258              	.L105:
 1259 0068 00030008 		.word	134218496
 1260 006c 03000004 		.word	67108867
 1261 0070 00000310 		.word	268632064
 1262              		.cfi_endproc
 1263              	.LFE66:
 1265              		.section	.text.can_transmission_stop,"ax",%progbits
 1266              		.align	1
 1267              		.global	can_transmission_stop
 1268              		.syntax unified
 1269              		.thumb
 1270              		.thumb_func
 1272              	can_transmission_stop:
 1273              	.LVL89:
 1274              	.LFB67:
 551:../system/src/gd32f10x/gd32f10x_can.c **** 
 552:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 553:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      stop CAN transmission
 554:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 555:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 556:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  mailbox_number
 557:../system/src/gd32f10x/gd32f10x_can.c ****                 only one parameter can be selected which is shown as below:
 558:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_MAILBOXx(x=0,1,2)
 559:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 560:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
 561:../system/src/gd32f10x/gd32f10x_can.c **** */
 562:../system/src/gd32f10x/gd32f10x_can.c **** void can_transmission_stop(uint32_t can_periph, uint8_t mailbox_number)
 563:../system/src/gd32f10x/gd32f10x_can.c **** {
 1275              		.loc 1 563 1 is_stmt 1 view -0
 1276              		.cfi_startproc
 1277              		@ args = 0, pretend = 0, frame = 0
 1278              		@ frame_needed = 0, uses_anonymous_args = 0
 1279              		@ link register save eliminated.
 564:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN_MAILBOX0 == mailbox_number){
 1280              		.loc 1 564 5 view .LVU411
 1281              		.loc 1 564 7 is_stmt 0 view .LVU412
 1282 0000 51B9     		cbnz	r1, .L108
 565:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST0;
 1283              		.loc 1 565 9 is_stmt 1 view .LVU413
 1284 0002 00F10802 		add	r2, r0, #8
 1285 0006 8368     		ldr	r3, [r0, #8]
 1286              		.loc 1 565 31 is_stmt 0 view .LVU414
 1287 0008 43F08003 		orr	r3, r3, #128
 1288 000c 8360     		str	r3, [r0, #8]
 566:../system/src/gd32f10x/gd32f10x_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)){
 1289              		.loc 1 566 9 is_stmt 1 view .LVU415
 1290              	.L109:
 567:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1291              		.loc 1 567 9 discriminator 1 view .LVU416
 566:../system/src/gd32f10x/gd32f10x_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)){
 1292              		.loc 1 566 30 discriminator 1 view .LVU417
 566:../system/src/gd32f10x/gd32f10x_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)){
 1293              		.loc 1 566 34 is_stmt 0 discriminator 1 view .LVU418
 1294 000e 1368     		ldr	r3, [r2]
 566:../system/src/gd32f10x/gd32f10x_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)){
 1295              		.loc 1 566 30 discriminator 1 view .LVU419
 1296 0010 13F0800F 		tst	r3, #128
 1297 0014 FBD1     		bne	.L109
 1298 0016 7047     		bx	lr
 1299              	.L108:
 568:../system/src/gd32f10x/gd32f10x_can.c ****     }else if(CAN_MAILBOX1 == mailbox_number){
 1300              		.loc 1 568 11 is_stmt 1 view .LVU420
 1301              		.loc 1 568 13 is_stmt 0 view .LVU421
 1302 0018 0129     		cmp	r1, #1
 1303 001a 02D0     		beq	.L114
 569:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 570:../system/src/gd32f10x/gd32f10x_can.c ****         while(CAN_TSTAT_MST1 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST1)){
 571:../system/src/gd32f10x/gd32f10x_can.c ****         }
 572:../system/src/gd32f10x/gd32f10x_can.c ****     }else if(CAN_MAILBOX2 == mailbox_number){
 1304              		.loc 1 572 11 is_stmt 1 view .LVU422
 1305              		.loc 1 572 13 is_stmt 0 view .LVU423
 1306 001c 0229     		cmp	r1, #2
 1307 001e 0BD0     		beq	.L115
 1308              	.L107:
 573:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 574:../system/src/gd32f10x/gd32f10x_can.c ****         while(CAN_TSTAT_MST2 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST2)){
 575:../system/src/gd32f10x/gd32f10x_can.c ****         }
 576:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 577:../system/src/gd32f10x/gd32f10x_can.c ****         /* illegal parameters */
 578:../system/src/gd32f10x/gd32f10x_can.c ****     }
 579:../system/src/gd32f10x/gd32f10x_can.c **** }
 1309              		.loc 1 579 1 view .LVU424
 1310 0020 7047     		bx	lr
 1311              	.L114:
 569:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 1312              		.loc 1 569 9 is_stmt 1 view .LVU425
 1313 0022 00F10802 		add	r2, r0, #8
 1314 0026 8368     		ldr	r3, [r0, #8]
 569:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 1315              		.loc 1 569 31 is_stmt 0 view .LVU426
 1316 0028 43F40043 		orr	r3, r3, #32768
 1317 002c 8360     		str	r3, [r0, #8]
 570:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1318              		.loc 1 570 9 is_stmt 1 view .LVU427
 1319              	.L112:
 571:../system/src/gd32f10x/gd32f10x_can.c ****     }else if(CAN_MAILBOX2 == mailbox_number){
 1320              		.loc 1 571 9 discriminator 1 view .LVU428
 570:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1321              		.loc 1 570 30 discriminator 1 view .LVU429
 570:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1322              		.loc 1 570 34 is_stmt 0 discriminator 1 view .LVU430
 1323 002e 1368     		ldr	r3, [r2]
 570:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1324              		.loc 1 570 30 discriminator 1 view .LVU431
 1325 0030 13F4004F 		tst	r3, #32768
 1326 0034 FBD1     		bne	.L112
 1327 0036 7047     		bx	lr
 1328              	.L115:
 573:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 1329              		.loc 1 573 9 is_stmt 1 view .LVU432
 1330 0038 00F10802 		add	r2, r0, #8
 1331 003c 8368     		ldr	r3, [r0, #8]
 573:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 1332              		.loc 1 573 31 is_stmt 0 view .LVU433
 1333 003e 43F40003 		orr	r3, r3, #8388608
 1334 0042 8360     		str	r3, [r0, #8]
 574:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1335              		.loc 1 574 9 is_stmt 1 view .LVU434
 1336              	.L113:
 575:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 1337              		.loc 1 575 9 discriminator 1 view .LVU435
 574:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1338              		.loc 1 574 30 discriminator 1 view .LVU436
 574:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1339              		.loc 1 574 34 is_stmt 0 discriminator 1 view .LVU437
 1340 0044 1368     		ldr	r3, [r2]
 574:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1341              		.loc 1 574 30 discriminator 1 view .LVU438
 1342 0046 13F4000F 		tst	r3, #8388608
 1343 004a FBD1     		bne	.L113
 1344 004c E8E7     		b	.L107
 1345              		.cfi_endproc
 1346              	.LFE67:
 1348              		.section	.text.can_message_receive,"ax",%progbits
 1349              		.align	1
 1350              		.global	can_message_receive
 1351              		.syntax unified
 1352              		.thumb
 1353              		.thumb_func
 1355              	can_message_receive:
 1356              	.LVL90:
 1357              	.LFB68:
 580:../system/src/gd32f10x/gd32f10x_can.c **** 
 581:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 582:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      CAN receive message
 583:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 584:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 585:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  fifo_number
 586:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FIFOx(x=0,1)
 587:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] receive_message: struct for CAN receive message
 588:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        rx_sfid: 0x00000000 - 0x000007FF
 589:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        rx_efid: 0x00000000 - 0x1FFFFFFF
 590:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        rx_ff: CAN_FF_STANDARD, CAN_FF_EXTENDED
 591:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        rx_ft: CAN_FT_DATA, CAN_FT_REMOTE
 592:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        rx_dlen: 0 - 8
 593:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        rx_data[]: 0x00 - 0xFF
 594:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        rx_fi: 0 - 27
 595:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
 596:../system/src/gd32f10x/gd32f10x_can.c **** */
 597:../system/src/gd32f10x/gd32f10x_can.c **** void can_message_receive(uint32_t can_periph, uint8_t fifo_number, can_receive_message_struct* rece
 598:../system/src/gd32f10x/gd32f10x_can.c **** {
 1358              		.loc 1 598 1 is_stmt 1 view -0
 1359              		.cfi_startproc
 1360              		@ args = 0, pretend = 0, frame = 0
 1361              		@ frame_needed = 0, uses_anonymous_args = 0
 1362              		@ link register save eliminated.
 1363              		.loc 1 598 1 is_stmt 0 view .LVU440
 1364 0000 10B4     		push	{r4}
 1365              		.cfi_def_cfa_offset 4
 1366              		.cfi_offset 4, -4
 599:../system/src/gd32f10x/gd32f10x_can.c ****     /* get the frame format */
 600:../system/src/gd32f10x/gd32f10x_can.c ****     receive_message->rx_ff = (uint8_t)(CAN_RFIFOMI_FF & CAN_RFIFOMI(can_periph, fifo_number));
 1367              		.loc 1 600 5 is_stmt 1 view .LVU441
 1368              		.loc 1 600 57 is_stmt 0 view .LVU442
 1369 0002 00EB0113 		add	r3, r0, r1, lsl #4
 1370 0006 D3F8B041 		ldr	r4, [r3, #432]
 1371              		.loc 1 600 30 view .LVU443
 1372 000a 04F00404 		and	r4, r4, #4
 1373              		.loc 1 600 28 view .LVU444
 1374 000e 1472     		strb	r4, [r2, #8]
 601:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN_FF_STANDARD == receive_message->rx_ff){
 1375              		.loc 1 601 5 is_stmt 1 view .LVU445
 1376              		.loc 1 601 7 is_stmt 0 view .LVU446
 1377 0010 002C     		cmp	r4, #0
 1378 0012 3CD1     		bne	.L117
 602:../system/src/gd32f10x/gd32f10x_can.c ****         /* get standard identifier */
 603:../system/src/gd32f10x/gd32f10x_can.c ****         receive_message->rx_sfid = (uint32_t)(GET_RFIFOMI_SFID(CAN_RFIFOMI(can_periph, fifo_number)
 1379              		.loc 1 603 9 is_stmt 1 view .LVU447
 1380              		.loc 1 603 47 is_stmt 0 view .LVU448
 1381 0014 D3F8B041 		ldr	r4, [r3, #432]
 1382              		.loc 1 603 36 view .LVU449
 1383 0018 640D     		lsrs	r4, r4, #21
 1384              		.loc 1 603 34 view .LVU450
 1385 001a 1460     		str	r4, [r2]
 1386              	.L118:
 604:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 605:../system/src/gd32f10x/gd32f10x_can.c ****         /* get extended identifier */
 606:../system/src/gd32f10x/gd32f10x_can.c ****         receive_message->rx_efid = (uint32_t)(GET_RFIFOMI_EFID(CAN_RFIFOMI(can_periph, fifo_number)
 607:../system/src/gd32f10x/gd32f10x_can.c ****     }
 608:../system/src/gd32f10x/gd32f10x_can.c ****     
 609:../system/src/gd32f10x/gd32f10x_can.c ****     /* get frame type */
 610:../system/src/gd32f10x/gd32f10x_can.c ****     receive_message->rx_ft = (uint8_t)(CAN_RFIFOMI_FT & CAN_RFIFOMI(can_periph, fifo_number));     
 1387              		.loc 1 610 5 is_stmt 1 view .LVU451
 1388              		.loc 1 610 57 is_stmt 0 view .LVU452
 1389 001c D3F8B041 		ldr	r4, [r3, #432]
 1390              		.loc 1 610 30 view .LVU453
 1391 0020 04F00204 		and	r4, r4, #2
 1392              		.loc 1 610 28 view .LVU454
 1393 0024 5472     		strb	r4, [r2, #9]
 611:../system/src/gd32f10x/gd32f10x_can.c ****     /* filtering index */
 612:../system/src/gd32f10x/gd32f10x_can.c ****     receive_message->rx_fi = (uint8_t)(GET_RFIFOMP_FI(CAN_RFIFOMP(can_periph, fifo_number)));
 1394              		.loc 1 612 5 is_stmt 1 view .LVU455
 1395              		.loc 1 612 40 is_stmt 0 view .LVU456
 1396 0026 D3F8B441 		ldr	r4, [r3, #436]
 1397              		.loc 1 612 30 view .LVU457
 1398 002a C4F30724 		ubfx	r4, r4, #8, #8
 1399              		.loc 1 612 28 view .LVU458
 1400 002e 82F84B40 		strb	r4, [r2, #75]
 613:../system/src/gd32f10x/gd32f10x_can.c ****     /* get recevie data length */
 614:../system/src/gd32f10x/gd32f10x_can.c ****     receive_message->rx_dlen = (uint8_t)(GET_RFIFOMP_DLENC(CAN_RFIFOMP(can_periph, fifo_number)));
 1401              		.loc 1 614 5 is_stmt 1 view .LVU459
 1402              		.loc 1 614 42 is_stmt 0 view .LVU460
 1403 0032 D3F8B441 		ldr	r4, [r3, #436]
 1404              		.loc 1 614 32 view .LVU461
 1405 0036 04F00F04 		and	r4, r4, #15
 1406              		.loc 1 614 30 view .LVU462
 1407 003a 9472     		strb	r4, [r2, #10]
 615:../system/src/gd32f10x/gd32f10x_can.c ****     
 616:../system/src/gd32f10x/gd32f10x_can.c ****     /* receive data */
 617:../system/src/gd32f10x/gd32f10x_can.c ****     receive_message -> rx_data[0] = (uint8_t)(GET_RFIFOMDATA0_DB0(CAN_RFIFOMDATA0(can_periph, fifo_
 1408              		.loc 1 617 5 is_stmt 1 view .LVU463
 1409              		.loc 1 617 47 is_stmt 0 view .LVU464
 1410 003c D3F8B841 		ldr	r4, [r3, #440]
 1411              		.loc 1 617 35 view .LVU465
 1412 0040 D472     		strb	r4, [r2, #11]
 618:../system/src/gd32f10x/gd32f10x_can.c ****     receive_message -> rx_data[1] = (uint8_t)(GET_RFIFOMDATA0_DB1(CAN_RFIFOMDATA0(can_periph, fifo_
 1413              		.loc 1 618 5 is_stmt 1 view .LVU466
 1414              		.loc 1 618 47 is_stmt 0 view .LVU467
 1415 0042 D3F8B841 		ldr	r4, [r3, #440]
 1416              		.loc 1 618 37 view .LVU468
 1417 0046 C4F30724 		ubfx	r4, r4, #8, #8
 1418              		.loc 1 618 35 view .LVU469
 1419 004a 1473     		strb	r4, [r2, #12]
 619:../system/src/gd32f10x/gd32f10x_can.c ****     receive_message -> rx_data[2] = (uint8_t)(GET_RFIFOMDATA0_DB2(CAN_RFIFOMDATA0(can_periph, fifo_
 1420              		.loc 1 619 5 is_stmt 1 view .LVU470
 1421              		.loc 1 619 47 is_stmt 0 view .LVU471
 1422 004c D3F8B841 		ldr	r4, [r3, #440]
 1423              		.loc 1 619 37 view .LVU472
 1424 0050 C4F30744 		ubfx	r4, r4, #16, #8
 1425              		.loc 1 619 35 view .LVU473
 1426 0054 5473     		strb	r4, [r2, #13]
 620:../system/src/gd32f10x/gd32f10x_can.c ****     receive_message -> rx_data[3] = (uint8_t)(GET_RFIFOMDATA0_DB3(CAN_RFIFOMDATA0(can_periph, fifo_
 1427              		.loc 1 620 5 is_stmt 1 view .LVU474
 1428              		.loc 1 620 47 is_stmt 0 view .LVU475
 1429 0056 D3F8B841 		ldr	r4, [r3, #440]
 1430              		.loc 1 620 37 view .LVU476
 1431 005a 240E     		lsrs	r4, r4, #24
 1432              		.loc 1 620 35 view .LVU477
 1433 005c 9473     		strb	r4, [r2, #14]
 621:../system/src/gd32f10x/gd32f10x_can.c ****     receive_message -> rx_data[4] = (uint8_t)(GET_RFIFOMDATA1_DB4(CAN_RFIFOMDATA1(can_periph, fifo_
 1434              		.loc 1 621 5 is_stmt 1 view .LVU478
 1435              		.loc 1 621 47 is_stmt 0 view .LVU479
 1436 005e D3F8BC41 		ldr	r4, [r3, #444]
 1437              		.loc 1 621 35 view .LVU480
 1438 0062 D473     		strb	r4, [r2, #15]
 622:../system/src/gd32f10x/gd32f10x_can.c ****     receive_message -> rx_data[5] = (uint8_t)(GET_RFIFOMDATA1_DB5(CAN_RFIFOMDATA1(can_periph, fifo_
 1439              		.loc 1 622 5 is_stmt 1 view .LVU481
 1440              		.loc 1 622 47 is_stmt 0 view .LVU482
 1441 0064 D3F8BC41 		ldr	r4, [r3, #444]
 1442              		.loc 1 622 37 view .LVU483
 1443 0068 C4F30724 		ubfx	r4, r4, #8, #8
 1444              		.loc 1 622 35 view .LVU484
 1445 006c 1474     		strb	r4, [r2, #16]
 623:../system/src/gd32f10x/gd32f10x_can.c ****     receive_message -> rx_data[6] = (uint8_t)(GET_RFIFOMDATA1_DB6(CAN_RFIFOMDATA1(can_periph, fifo_
 1446              		.loc 1 623 5 is_stmt 1 view .LVU485
 1447              		.loc 1 623 47 is_stmt 0 view .LVU486
 1448 006e D3F8BC41 		ldr	r4, [r3, #444]
 1449              		.loc 1 623 37 view .LVU487
 1450 0072 C4F30744 		ubfx	r4, r4, #16, #8
 1451              		.loc 1 623 35 view .LVU488
 1452 0076 5474     		strb	r4, [r2, #17]
 624:../system/src/gd32f10x/gd32f10x_can.c ****     receive_message -> rx_data[7] = (uint8_t)(GET_RFIFOMDATA1_DB7(CAN_RFIFOMDATA1(can_periph, fifo_
 1453              		.loc 1 624 5 is_stmt 1 view .LVU489
 1454              		.loc 1 624 47 is_stmt 0 view .LVU490
 1455 0078 D3F8BC31 		ldr	r3, [r3, #444]
 1456              		.loc 1 624 37 view .LVU491
 1457 007c 1B0E     		lsrs	r3, r3, #24
 1458              		.loc 1 624 35 view .LVU492
 1459 007e 9374     		strb	r3, [r2, #18]
 625:../system/src/gd32f10x/gd32f10x_can.c ****     
 626:../system/src/gd32f10x/gd32f10x_can.c ****     /* release FIFO */
 627:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN_FIFO0 == fifo_number){
 1460              		.loc 1 627 5 is_stmt 1 view .LVU493
 1461              		.loc 1 627 7 is_stmt 0 view .LVU494
 1462 0080 51B9     		cbnz	r1, .L119
 628:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
 1463              		.loc 1 628 9 is_stmt 1 view .LVU495
 1464 0082 C368     		ldr	r3, [r0, #12]
 1465              		.loc 1 628 32 is_stmt 0 view .LVU496
 1466 0084 43F02003 		orr	r3, r3, #32
 1467 0088 C360     		str	r3, [r0, #12]
 1468              	.L116:
 629:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 630:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 631:../system/src/gd32f10x/gd32f10x_can.c ****     }
 632:../system/src/gd32f10x/gd32f10x_can.c **** }
 1469              		.loc 1 632 1 view .LVU497
 1470 008a 10BC     		pop	{r4}
 1471              		.cfi_remember_state
 1472              		.cfi_restore 4
 1473              		.cfi_def_cfa_offset 0
 1474 008c 7047     		bx	lr
 1475              	.L117:
 1476              		.cfi_restore_state
 606:../system/src/gd32f10x/gd32f10x_can.c ****     }
 1477              		.loc 1 606 9 is_stmt 1 view .LVU498
 606:../system/src/gd32f10x/gd32f10x_can.c ****     }
 1478              		.loc 1 606 47 is_stmt 0 view .LVU499
 1479 008e D3F8B041 		ldr	r4, [r3, #432]
 606:../system/src/gd32f10x/gd32f10x_can.c ****     }
 1480              		.loc 1 606 36 view .LVU500
 1481 0092 E408     		lsrs	r4, r4, #3
 606:../system/src/gd32f10x/gd32f10x_can.c ****     }
 1482              		.loc 1 606 34 view .LVU501
 1483 0094 5460     		str	r4, [r2, #4]
 1484 0096 C1E7     		b	.L118
 1485              	.L119:
 630:../system/src/gd32f10x/gd32f10x_can.c ****     }
 1486              		.loc 1 630 9 is_stmt 1 view .LVU502
 1487 0098 0369     		ldr	r3, [r0, #16]
 630:../system/src/gd32f10x/gd32f10x_can.c ****     }
 1488              		.loc 1 630 32 is_stmt 0 view .LVU503
 1489 009a 43F02003 		orr	r3, r3, #32
 1490 009e 0361     		str	r3, [r0, #16]
 1491              		.loc 1 632 1 view .LVU504
 1492 00a0 F3E7     		b	.L116
 1493              		.cfi_endproc
 1494              	.LFE68:
 1496              		.section	.text.can_fifo_release,"ax",%progbits
 1497              		.align	1
 1498              		.global	can_fifo_release
 1499              		.syntax unified
 1500              		.thumb
 1501              		.thumb_func
 1503              	can_fifo_release:
 1504              	.LVL91:
 1505              	.LFB69:
 633:../system/src/gd32f10x/gd32f10x_can.c **** 
 634:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 635:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      release FIFO0
 636:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 637:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 638:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  fifo_number
 639:../system/src/gd32f10x/gd32f10x_can.c ****                 only one parameter can be selected which is shown as below:
 640:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FIFOx(x=0,1)
 641:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 642:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
 643:../system/src/gd32f10x/gd32f10x_can.c **** */
 644:../system/src/gd32f10x/gd32f10x_can.c **** void can_fifo_release(uint32_t can_periph, uint8_t fifo_number)
 645:../system/src/gd32f10x/gd32f10x_can.c **** {
 1506              		.loc 1 645 1 is_stmt 1 view -0
 1507              		.cfi_startproc
 1508              		@ args = 0, pretend = 0, frame = 0
 1509              		@ frame_needed = 0, uses_anonymous_args = 0
 1510              		@ link register save eliminated.
 646:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN_FIFO0 == fifo_number){
 1511              		.loc 1 646 5 view .LVU506
 1512              		.loc 1 646 7 is_stmt 0 view .LVU507
 1513 0000 21B9     		cbnz	r1, .L123
 647:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
 1514              		.loc 1 647 9 is_stmt 1 view .LVU508
 1515 0002 C368     		ldr	r3, [r0, #12]
 1516              		.loc 1 647 32 is_stmt 0 view .LVU509
 1517 0004 43F02003 		orr	r3, r3, #32
 1518 0008 C360     		str	r3, [r0, #12]
 1519 000a 7047     		bx	lr
 1520              	.L123:
 648:../system/src/gd32f10x/gd32f10x_can.c ****     }else if(CAN_FIFO1 == fifo_number){
 1521              		.loc 1 648 11 is_stmt 1 view .LVU510
 1522              		.loc 1 648 13 is_stmt 0 view .LVU511
 1523 000c 0129     		cmp	r1, #1
 1524 000e 00D0     		beq	.L126
 1525              	.L125:
 649:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 650:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 651:../system/src/gd32f10x/gd32f10x_can.c ****         /* illegal parameters */
 652:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_ERROR_HANDLE("CAN FIFO NUM is invalid \r\n");
 1526              		.loc 1 652 9 is_stmt 1 discriminator 1 view .LVU512
 1527              		.loc 1 652 9 discriminator 1 view .LVU513
 1528              		.loc 1 652 9 discriminator 1 view .LVU514
 1529 0010 FEE7     		b	.L125
 1530              	.L126:
 649:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 1531              		.loc 1 649 9 view .LVU515
 1532 0012 0369     		ldr	r3, [r0, #16]
 649:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 1533              		.loc 1 649 32 is_stmt 0 view .LVU516
 1534 0014 43F02003 		orr	r3, r3, #32
 1535 0018 0361     		str	r3, [r0, #16]
 653:../system/src/gd32f10x/gd32f10x_can.c ****     }
 654:../system/src/gd32f10x/gd32f10x_can.c **** }
 1536              		.loc 1 654 1 view .LVU517
 1537 001a 7047     		bx	lr
 1538              		.cfi_endproc
 1539              	.LFE69:
 1541              		.section	.text.can_receive_message_length_get,"ax",%progbits
 1542              		.align	1
 1543              		.global	can_receive_message_length_get
 1544              		.syntax unified
 1545              		.thumb
 1546              		.thumb_func
 1548              	can_receive_message_length_get:
 1549              	.LVL92:
 1550              	.LFB70:
 655:../system/src/gd32f10x/gd32f10x_can.c **** 
 656:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 657:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      CAN receive message length
 658:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 659:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 660:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  fifo_number
 661:../system/src/gd32f10x/gd32f10x_can.c ****                 only one parameter can be selected which is shown as below:
 662:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FIFOx(x=0,1) 
 663:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 664:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     message length
 665:../system/src/gd32f10x/gd32f10x_can.c **** */
 666:../system/src/gd32f10x/gd32f10x_can.c **** uint8_t can_receive_message_length_get(uint32_t can_periph, uint8_t fifo_number)
 667:../system/src/gd32f10x/gd32f10x_can.c **** {
 1551              		.loc 1 667 1 is_stmt 1 view -0
 1552              		.cfi_startproc
 1553              		@ args = 0, pretend = 0, frame = 0
 1554              		@ frame_needed = 0, uses_anonymous_args = 0
 1555              		@ link register save eliminated.
 668:../system/src/gd32f10x/gd32f10x_can.c ****     uint8_t val = 0U;
 1556              		.loc 1 668 5 view .LVU519
 669:../system/src/gd32f10x/gd32f10x_can.c ****     
 670:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN_FIFO0 == fifo_number){
 1557              		.loc 1 670 5 view .LVU520
 1558              		.loc 1 670 7 is_stmt 0 view .LVU521
 1559 0000 19B9     		cbnz	r1, .L128
 671:../system/src/gd32f10x/gd32f10x_can.c ****         /* FIFO0 */
 672:../system/src/gd32f10x/gd32f10x_can.c ****         val = (uint8_t)(CAN_RFIFO0(can_periph) & CAN_RFIF_RFL_MASK);
 1560              		.loc 1 672 9 is_stmt 1 view .LVU522
 1561              		.loc 1 672 25 is_stmt 0 view .LVU523
 1562 0002 C068     		ldr	r0, [r0, #12]
 1563              	.LVL93:
 1564              		.loc 1 672 13 view .LVU524
 1565 0004 00F00300 		and	r0, r0, #3
 1566              	.LVL94:
 1567              		.loc 1 672 13 view .LVU525
 1568 0008 7047     		bx	lr
 1569              	.LVL95:
 1570              	.L128:
 673:../system/src/gd32f10x/gd32f10x_can.c ****     }else if(CAN_FIFO1 == fifo_number){
 1571              		.loc 1 673 11 is_stmt 1 view .LVU526
 1572              		.loc 1 673 13 is_stmt 0 view .LVU527
 1573 000a 0129     		cmp	r1, #1
 1574 000c 01D0     		beq	.L131
 668:../system/src/gd32f10x/gd32f10x_can.c ****     
 1575              		.loc 1 668 13 view .LVU528
 1576 000e 0020     		movs	r0, #0
 1577              	.LVL96:
 674:../system/src/gd32f10x/gd32f10x_can.c ****         /* FIFO1 */
 675:../system/src/gd32f10x/gd32f10x_can.c ****         val = (uint8_t)(CAN_RFIFO1(can_periph) & CAN_RFIF_RFL_MASK);
 676:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 677:../system/src/gd32f10x/gd32f10x_can.c ****         /* illegal parameters */
 678:../system/src/gd32f10x/gd32f10x_can.c ****     }
 1578              		.loc 1 678 5 is_stmt 1 view .LVU529
 679:../system/src/gd32f10x/gd32f10x_can.c ****     return val;
 1579              		.loc 1 679 5 view .LVU530
 680:../system/src/gd32f10x/gd32f10x_can.c **** }
 1580              		.loc 1 680 1 is_stmt 0 view .LVU531
 1581 0010 7047     		bx	lr
 1582              	.LVL97:
 1583              	.L131:
 675:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 1584              		.loc 1 675 9 is_stmt 1 view .LVU532
 675:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 1585              		.loc 1 675 25 is_stmt 0 view .LVU533
 1586 0012 0069     		ldr	r0, [r0, #16]
 1587              	.LVL98:
 675:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 1588              		.loc 1 675 13 view .LVU534
 1589 0014 00F00300 		and	r0, r0, #3
 1590              	.LVL99:
 675:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 1591              		.loc 1 675 13 view .LVU535
 1592 0018 7047     		bx	lr
 1593              		.cfi_endproc
 1594              	.LFE70:
 1596              		.section	.text.can_working_mode_set,"ax",%progbits
 1597              		.align	1
 1598              		.global	can_working_mode_set
 1599              		.syntax unified
 1600              		.thumb
 1601              		.thumb_func
 1603              	can_working_mode_set:
 1604              	.LVL100:
 1605              	.LFB71:
 681:../system/src/gd32f10x/gd32f10x_can.c **** 
 682:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 683:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      set CAN working mode
 684:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 685:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 686:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_working_mode
 687:../system/src/gd32f10x/gd32f10x_can.c ****                 only one parameter can be selected which is shown as below:
 688:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_MODE_INITIALIZE
 689:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_MODE_NORMAL
 690:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_MODE_SLEEP
 691:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 692:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 693:../system/src/gd32f10x/gd32f10x_can.c **** */
 694:../system/src/gd32f10x/gd32f10x_can.c **** ErrStatus can_working_mode_set(uint32_t can_periph, uint8_t working_mode)
 695:../system/src/gd32f10x/gd32f10x_can.c **** {
 1606              		.loc 1 695 1 is_stmt 1 view -0
 1607              		.cfi_startproc
 1608              		@ args = 0, pretend = 0, frame = 0
 1609              		@ frame_needed = 0, uses_anonymous_args = 0
 1610              		@ link register save eliminated.
 696:../system/src/gd32f10x/gd32f10x_can.c ****     ErrStatus flag = ERROR;
 1611              		.loc 1 696 5 view .LVU537
 697:../system/src/gd32f10x/gd32f10x_can.c ****     /* timeout for IWS or also for SLPWS bits */
 698:../system/src/gd32f10x/gd32f10x_can.c ****     uint32_t timeout = CAN_TIMEOUT; 
 1612              		.loc 1 698 5 view .LVU538
 699:../system/src/gd32f10x/gd32f10x_can.c ****     
 700:../system/src/gd32f10x/gd32f10x_can.c ****     if(CAN_MODE_INITIALIZE == working_mode){
 1613              		.loc 1 700 5 view .LVU539
 1614              		.loc 1 700 7 is_stmt 0 view .LVU540
 1615 0000 0129     		cmp	r1, #1
 1616 0002 05D0     		beq	.L149
 701:../system/src/gd32f10x/gd32f10x_can.c ****         /* disable sleep mode */
 702:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_CTL(can_periph) &= (~(uint32_t)CAN_CTL_SLPWMOD);
 703:../system/src/gd32f10x/gd32f10x_can.c ****         /* set initialize mode */
 704:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_CTL(can_periph) |= (uint8_t)CAN_CTL_IWMOD;
 705:../system/src/gd32f10x/gd32f10x_can.c ****         /* wait the acknowledge */
 706:../system/src/gd32f10x/gd32f10x_can.c ****         while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)){
 707:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 708:../system/src/gd32f10x/gd32f10x_can.c ****         }
 709:../system/src/gd32f10x/gd32f10x_can.c ****         if(CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)){
 710:../system/src/gd32f10x/gd32f10x_can.c ****             flag = ERROR;
 711:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 712:../system/src/gd32f10x/gd32f10x_can.c ****             flag = SUCCESS;
 713:../system/src/gd32f10x/gd32f10x_can.c ****         }
 714:../system/src/gd32f10x/gd32f10x_can.c ****     }else if(CAN_MODE_NORMAL == working_mode){
 1617              		.loc 1 714 11 is_stmt 1 view .LVU541
 1618              		.loc 1 714 13 is_stmt 0 view .LVU542
 1619 0004 0229     		cmp	r1, #2
 1620 0006 1BD0     		beq	.L150
 715:../system/src/gd32f10x/gd32f10x_can.c ****         /* enter normal mode */
 716:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_CTL(can_periph) &= ~(uint32_t)(CAN_CTL_SLPWMOD | CAN_CTL_IWMOD);
 717:../system/src/gd32f10x/gd32f10x_can.c ****         /* wait the acknowledge */
 718:../system/src/gd32f10x/gd32f10x_can.c ****         while((0U != (CAN_STAT(can_periph) & (CAN_STAT_IWS | CAN_STAT_SLPWS))) && (0U != timeout)){
 719:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 720:../system/src/gd32f10x/gd32f10x_can.c ****         }
 721:../system/src/gd32f10x/gd32f10x_can.c ****         if(0U != (CAN_STAT(can_periph) & (CAN_STAT_IWS | CAN_STAT_SLPWS))){
 722:../system/src/gd32f10x/gd32f10x_can.c ****             flag = ERROR;
 723:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 724:../system/src/gd32f10x/gd32f10x_can.c ****             flag = SUCCESS;
 725:../system/src/gd32f10x/gd32f10x_can.c ****         }
 726:../system/src/gd32f10x/gd32f10x_can.c ****     }else if(CAN_MODE_SLEEP == working_mode){
 1621              		.loc 1 726 11 is_stmt 1 view .LVU543
 1622              		.loc 1 726 13 is_stmt 0 view .LVU544
 1623 0008 0429     		cmp	r1, #4
 1624 000a 2CD0     		beq	.L151
 727:../system/src/gd32f10x/gd32f10x_can.c ****         /* disable initialize mode */
 728:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_CTL(can_periph) &= (~(uint32_t)CAN_CTL_IWMOD);
 729:../system/src/gd32f10x/gd32f10x_can.c ****         /* set sleep mode */
 730:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_CTL(can_periph) |= (uint8_t)CAN_CTL_SLPWMOD;
 731:../system/src/gd32f10x/gd32f10x_can.c ****         /* wait the acknowledge */
 732:../system/src/gd32f10x/gd32f10x_can.c ****         while((CAN_STAT_SLPWS != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) && (0U != timeout)){
 733:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 734:../system/src/gd32f10x/gd32f10x_can.c ****         }
 735:../system/src/gd32f10x/gd32f10x_can.c ****         if(CAN_STAT_SLPWS != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)){
 736:../system/src/gd32f10x/gd32f10x_can.c ****             flag = ERROR;
 737:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 738:../system/src/gd32f10x/gd32f10x_can.c ****             flag = SUCCESS;
 739:../system/src/gd32f10x/gd32f10x_can.c ****         }
 740:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 741:../system/src/gd32f10x/gd32f10x_can.c ****         flag = ERROR;
 1625              		.loc 1 741 14 view .LVU545
 1626 000c 0020     		movs	r0, #0
 1627              	.LVL101:
 1628              		.loc 1 741 14 view .LVU546
 1629 000e 7047     		bx	lr
 1630              	.LVL102:
 1631              	.L149:
 702:../system/src/gd32f10x/gd32f10x_can.c ****         /* set initialize mode */
 1632              		.loc 1 702 9 is_stmt 1 view .LVU547
 1633 0010 0368     		ldr	r3, [r0]
 702:../system/src/gd32f10x/gd32f10x_can.c ****         /* set initialize mode */
 1634              		.loc 1 702 29 is_stmt 0 view .LVU548
 1635 0012 23F00203 		bic	r3, r3, #2
 1636 0016 0360     		str	r3, [r0]
 704:../system/src/gd32f10x/gd32f10x_can.c ****         /* wait the acknowledge */
 1637              		.loc 1 704 9 is_stmt 1 view .LVU549
 1638 0018 0368     		ldr	r3, [r0]
 704:../system/src/gd32f10x/gd32f10x_can.c ****         /* wait the acknowledge */
 1639              		.loc 1 704 29 is_stmt 0 view .LVU550
 1640 001a 43F00103 		orr	r3, r3, #1
 1641 001e 0360     		str	r3, [r0]
 706:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1642              		.loc 1 706 9 is_stmt 1 view .LVU551
 698:../system/src/gd32f10x/gd32f10x_can.c ****     
 1643              		.loc 1 698 14 is_stmt 0 view .LVU552
 1644 0020 4FF6FF73 		movw	r3, #65535
 706:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1645              		.loc 1 706 14 view .LVU553
 1646 0024 00E0     		b	.L134
 1647              	.LVL103:
 1648              	.L136:
 707:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1649              		.loc 1 707 13 is_stmt 1 view .LVU554
 707:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1650              		.loc 1 707 20 is_stmt 0 view .LVU555
 1651 0026 013B     		subs	r3, r3, #1
 1652              	.LVL104:
 1653              	.L134:
 706:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1654              		.loc 1 706 71 is_stmt 1 view .LVU556
 706:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1655              		.loc 1 706 33 is_stmt 0 view .LVU557
 1656 0028 4268     		ldr	r2, [r0, #4]
 706:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1657              		.loc 1 706 71 view .LVU558
 1658 002a 12F0010F 		tst	r2, #1
 1659 002e 01D1     		bne	.L135
 706:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1660              		.loc 1 706 71 discriminator 1 view .LVU559
 1661 0030 002B     		cmp	r3, #0
 1662 0032 F8D1     		bne	.L136
 1663              	.L135:
 709:../system/src/gd32f10x/gd32f10x_can.c ****             flag = ERROR;
 1664              		.loc 1 709 9 is_stmt 1 view .LVU560
 709:../system/src/gd32f10x/gd32f10x_can.c ****             flag = ERROR;
 1665              		.loc 1 709 29 is_stmt 0 view .LVU561
 1666 0034 4368     		ldr	r3, [r0, #4]
 1667              	.LVL105:
 709:../system/src/gd32f10x/gd32f10x_can.c ****             flag = ERROR;
 1668              		.loc 1 709 11 view .LVU562
 1669 0036 13F0010F 		tst	r3, #1
 1670 003a 2BD1     		bne	.L145
 710:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 1671              		.loc 1 710 18 view .LVU563
 1672 003c 0020     		movs	r0, #0
 1673              	.LVL106:
 710:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 1674              		.loc 1 710 18 view .LVU564
 1675 003e 7047     		bx	lr
 1676              	.LVL107:
 1677              	.L150:
 716:../system/src/gd32f10x/gd32f10x_can.c ****         /* wait the acknowledge */
 1678              		.loc 1 716 9 is_stmt 1 view .LVU565
 1679 0040 0368     		ldr	r3, [r0]
 716:../system/src/gd32f10x/gd32f10x_can.c ****         /* wait the acknowledge */
 1680              		.loc 1 716 29 is_stmt 0 view .LVU566
 1681 0042 23F00303 		bic	r3, r3, #3
 1682 0046 0360     		str	r3, [r0]
 718:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1683              		.loc 1 718 9 is_stmt 1 view .LVU567
 698:../system/src/gd32f10x/gd32f10x_can.c ****     
 1684              		.loc 1 698 14 is_stmt 0 view .LVU568
 1685 0048 4FF6FF73 		movw	r3, #65535
 1686              	.LVL108:
 1687              	.L139:
 718:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1688              		.loc 1 718 80 is_stmt 1 view .LVU569
 718:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1689              		.loc 1 718 23 is_stmt 0 view .LVU570
 1690 004c 4268     		ldr	r2, [r0, #4]
 718:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1691              		.loc 1 718 80 view .LVU571
 1692 004e 12F0030F 		tst	r2, #3
 1693 0052 02D0     		beq	.L140
 718:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1694              		.loc 1 718 80 discriminator 1 view .LVU572
 1695 0054 0BB1     		cbz	r3, .L140
 719:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1696              		.loc 1 719 13 is_stmt 1 view .LVU573
 719:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1697              		.loc 1 719 20 is_stmt 0 view .LVU574
 1698 0056 013B     		subs	r3, r3, #1
 1699              	.LVL109:
 719:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1700              		.loc 1 719 20 view .LVU575
 1701 0058 F8E7     		b	.L139
 1702              	.L140:
 721:../system/src/gd32f10x/gd32f10x_can.c ****             flag = ERROR;
 1703              		.loc 1 721 9 is_stmt 1 view .LVU576
 721:../system/src/gd32f10x/gd32f10x_can.c ****             flag = ERROR;
 1704              		.loc 1 721 19 is_stmt 0 view .LVU577
 1705 005a 4368     		ldr	r3, [r0, #4]
 1706              	.LVL110:
 721:../system/src/gd32f10x/gd32f10x_can.c ****             flag = ERROR;
 1707              		.loc 1 721 11 view .LVU578
 1708 005c 13F0030F 		tst	r3, #3
 1709 0060 1AD0     		beq	.L146
 722:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 1710              		.loc 1 722 18 view .LVU579
 1711 0062 0020     		movs	r0, #0
 1712              	.LVL111:
 722:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 1713              		.loc 1 722 18 view .LVU580
 1714 0064 7047     		bx	lr
 1715              	.LVL112:
 1716              	.L151:
 728:../system/src/gd32f10x/gd32f10x_can.c ****         /* set sleep mode */
 1717              		.loc 1 728 9 is_stmt 1 view .LVU581
 1718 0066 0368     		ldr	r3, [r0]
 728:../system/src/gd32f10x/gd32f10x_can.c ****         /* set sleep mode */
 1719              		.loc 1 728 29 is_stmt 0 view .LVU582
 1720 0068 23F00103 		bic	r3, r3, #1
 1721 006c 0360     		str	r3, [r0]
 730:../system/src/gd32f10x/gd32f10x_can.c ****         /* wait the acknowledge */
 1722              		.loc 1 730 9 is_stmt 1 view .LVU583
 1723 006e 0368     		ldr	r3, [r0]
 730:../system/src/gd32f10x/gd32f10x_can.c ****         /* wait the acknowledge */
 1724              		.loc 1 730 29 is_stmt 0 view .LVU584
 1725 0070 43F00203 		orr	r3, r3, #2
 1726 0074 0360     		str	r3, [r0]
 732:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1727              		.loc 1 732 9 is_stmt 1 view .LVU585
 698:../system/src/gd32f10x/gd32f10x_can.c ****     
 1728              		.loc 1 698 14 is_stmt 0 view .LVU586
 1729 0076 4FF6FF73 		movw	r3, #65535
 1730              	.LVL113:
 1731              	.L142:
 732:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1732              		.loc 1 732 75 is_stmt 1 view .LVU587
 732:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1733              		.loc 1 732 35 is_stmt 0 view .LVU588
 1734 007a 4268     		ldr	r2, [r0, #4]
 732:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1735              		.loc 1 732 75 view .LVU589
 1736 007c 12F0020F 		tst	r2, #2
 1737 0080 02D1     		bne	.L143
 732:../system/src/gd32f10x/gd32f10x_can.c ****             timeout--;
 1738              		.loc 1 732 75 discriminator 1 view .LVU590
 1739 0082 0BB1     		cbz	r3, .L143
 733:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1740              		.loc 1 733 13 is_stmt 1 view .LVU591
 733:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1741              		.loc 1 733 20 is_stmt 0 view .LVU592
 1742 0084 013B     		subs	r3, r3, #1
 1743              	.LVL114:
 733:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1744              		.loc 1 733 20 view .LVU593
 1745 0086 F8E7     		b	.L142
 1746              	.L143:
 735:../system/src/gd32f10x/gd32f10x_can.c ****             flag = ERROR;
 1747              		.loc 1 735 9 is_stmt 1 view .LVU594
 735:../system/src/gd32f10x/gd32f10x_can.c ****             flag = ERROR;
 1748              		.loc 1 735 31 is_stmt 0 view .LVU595
 1749 0088 4368     		ldr	r3, [r0, #4]
 1750              	.LVL115:
 735:../system/src/gd32f10x/gd32f10x_can.c ****             flag = ERROR;
 1751              		.loc 1 735 11 view .LVU596
 1752 008a 13F0020F 		tst	r3, #2
 1753 008e 05D1     		bne	.L148
 736:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 1754              		.loc 1 736 18 view .LVU597
 1755 0090 0020     		movs	r0, #0
 1756              	.LVL116:
 736:../system/src/gd32f10x/gd32f10x_can.c ****         }else{
 1757              		.loc 1 736 18 view .LVU598
 1758 0092 7047     		bx	lr
 1759              	.LVL117:
 1760              	.L145:
 712:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1761              		.loc 1 712 18 view .LVU599
 1762 0094 0846     		mov	r0, r1
 1763              	.LVL118:
 712:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1764              		.loc 1 712 18 view .LVU600
 1765 0096 7047     		bx	lr
 1766              	.LVL119:
 1767              	.L146:
 724:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1768              		.loc 1 724 18 view .LVU601
 1769 0098 0120     		movs	r0, #1
 1770              	.LVL120:
 724:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1771              		.loc 1 724 18 view .LVU602
 1772 009a 7047     		bx	lr
 1773              	.LVL121:
 1774              	.L148:
 738:../system/src/gd32f10x/gd32f10x_can.c ****         }
 1775              		.loc 1 738 18 view .LVU603
 1776 009c 0120     		movs	r0, #1
 1777              	.LVL122:
 742:../system/src/gd32f10x/gd32f10x_can.c ****     }
 743:../system/src/gd32f10x/gd32f10x_can.c ****     return flag;
 1778              		.loc 1 743 5 is_stmt 1 view .LVU604
 744:../system/src/gd32f10x/gd32f10x_can.c **** }
 1779              		.loc 1 744 1 is_stmt 0 view .LVU605
 1780 009e 7047     		bx	lr
 1781              		.cfi_endproc
 1782              	.LFE71:
 1784              		.section	.text.can_wakeup,"ax",%progbits
 1785              		.align	1
 1786              		.global	can_wakeup
 1787              		.syntax unified
 1788              		.thumb
 1789              		.thumb_func
 1791              	can_wakeup:
 1792              	.LVL123:
 1793              	.LFB72:
 745:../system/src/gd32f10x/gd32f10x_can.c **** 
 746:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 747:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      wake up CAN
 748:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 749:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 750:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 751:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 752:../system/src/gd32f10x/gd32f10x_can.c **** */
 753:../system/src/gd32f10x/gd32f10x_can.c **** ErrStatus can_wakeup(uint32_t can_periph)
 754:../system/src/gd32f10x/gd32f10x_can.c **** {
 1794              		.loc 1 754 1 is_stmt 1 view -0
 1795              		.cfi_startproc
 1796              		@ args = 0, pretend = 0, frame = 0
 1797              		@ frame_needed = 0, uses_anonymous_args = 0
 1798              		@ link register save eliminated.
 755:../system/src/gd32f10x/gd32f10x_can.c ****     ErrStatus flag = ERROR;
 1799              		.loc 1 755 5 view .LVU607
 756:../system/src/gd32f10x/gd32f10x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 1800              		.loc 1 756 5 view .LVU608
 757:../system/src/gd32f10x/gd32f10x_can.c ****     
 758:../system/src/gd32f10x/gd32f10x_can.c ****     /* wakeup */
 759:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_SLPWMOD;
 1801              		.loc 1 759 5 view .LVU609
 1802 0000 0368     		ldr	r3, [r0]
 1803              		.loc 1 759 25 is_stmt 0 view .LVU610
 1804 0002 23F00203 		bic	r3, r3, #2
 1805 0006 0360     		str	r3, [r0]
 760:../system/src/gd32f10x/gd32f10x_can.c ****     
 761:../system/src/gd32f10x/gd32f10x_can.c ****     while((0U != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) && (0x00U != timeout)){
 1806              		.loc 1 761 5 is_stmt 1 view .LVU611
 756:../system/src/gd32f10x/gd32f10x_can.c ****     
 1807              		.loc 1 756 14 is_stmt 0 view .LVU612
 1808 0008 4FF6FF73 		movw	r3, #65535
 1809              	.LVL124:
 1810              	.L153:
 1811              		.loc 1 761 59 is_stmt 1 view .LVU613
 1812              		.loc 1 761 19 is_stmt 0 view .LVU614
 1813 000c 4268     		ldr	r2, [r0, #4]
 1814              		.loc 1 761 59 view .LVU615
 1815 000e 12F0020F 		tst	r2, #2
 1816 0012 02D0     		beq	.L154
 1817              		.loc 1 761 59 discriminator 1 view .LVU616
 1818 0014 0BB1     		cbz	r3, .L154
 762:../system/src/gd32f10x/gd32f10x_can.c ****         timeout--;
 1819              		.loc 1 762 9 is_stmt 1 view .LVU617
 1820              		.loc 1 762 16 is_stmt 0 view .LVU618
 1821 0016 013B     		subs	r3, r3, #1
 1822              	.LVL125:
 1823              		.loc 1 762 16 view .LVU619
 1824 0018 F8E7     		b	.L153
 1825              	.L154:
 763:../system/src/gd32f10x/gd32f10x_can.c ****     }
 764:../system/src/gd32f10x/gd32f10x_can.c ****     /* check state */
 765:../system/src/gd32f10x/gd32f10x_can.c ****     if(0U != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)){
 1826              		.loc 1 765 5 is_stmt 1 view .LVU620
 1827              		.loc 1 765 15 is_stmt 0 view .LVU621
 1828 001a 4368     		ldr	r3, [r0, #4]
 1829              	.LVL126:
 1830              		.loc 1 765 7 view .LVU622
 1831 001c 13F0020F 		tst	r3, #2
 1832 0020 01D0     		beq	.L157
 766:../system/src/gd32f10x/gd32f10x_can.c ****         flag = ERROR;
 1833              		.loc 1 766 14 view .LVU623
 1834 0022 0020     		movs	r0, #0
 1835              	.LVL127:
 1836              		.loc 1 766 14 view .LVU624
 1837 0024 7047     		bx	lr
 1838              	.LVL128:
 1839              	.L157:
 767:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 768:../system/src/gd32f10x/gd32f10x_can.c ****         flag = SUCCESS;
 1840              		.loc 1 768 14 view .LVU625
 1841 0026 0120     		movs	r0, #1
 1842              	.LVL129:
 769:../system/src/gd32f10x/gd32f10x_can.c ****     }
 770:../system/src/gd32f10x/gd32f10x_can.c ****     return flag;
 1843              		.loc 1 770 5 is_stmt 1 view .LVU626
 771:../system/src/gd32f10x/gd32f10x_can.c **** }
 1844              		.loc 1 771 1 is_stmt 0 view .LVU627
 1845 0028 7047     		bx	lr
 1846              		.cfi_endproc
 1847              	.LFE72:
 1849              		.section	.text.can_error_get,"ax",%progbits
 1850              		.align	1
 1851              		.global	can_error_get
 1852              		.syntax unified
 1853              		.thumb
 1854              		.thumb_func
 1856              	can_error_get:
 1857              	.LVL130:
 1858              	.LFB73:
 772:../system/src/gd32f10x/gd32f10x_can.c **** 
 773:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 774:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      get CAN error type
 775:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 776:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 777:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 778:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     can_error_enum
 779:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_ERROR_NONE: no error
 780:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_ERROR_FILL: fill error
 781:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_ERROR_FORMATE: format error
 782:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_ERROR_ACK: ACK error
 783:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_ERROR_BITRECESSIVE: bit recessive
 784:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_ERROR_BITDOMINANTER: bit dominant error
 785:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_ERROR_CRC: CRC error
 786:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_ERROR_SOFTWARECFG: software configure
 787:../system/src/gd32f10x/gd32f10x_can.c **** */
 788:../system/src/gd32f10x/gd32f10x_can.c **** can_error_enum can_error_get(uint32_t can_periph)
 789:../system/src/gd32f10x/gd32f10x_can.c **** {
 1859              		.loc 1 789 1 is_stmt 1 view -0
 1860              		.cfi_startproc
 1861              		@ args = 0, pretend = 0, frame = 0
 1862              		@ frame_needed = 0, uses_anonymous_args = 0
 1863              		@ link register save eliminated.
 790:../system/src/gd32f10x/gd32f10x_can.c ****     can_error_enum error;
 1864              		.loc 1 790 5 view .LVU629
 791:../system/src/gd32f10x/gd32f10x_can.c ****     error = CAN_ERROR_NONE;
 1865              		.loc 1 791 5 view .LVU630
 792:../system/src/gd32f10x/gd32f10x_can.c ****     
 793:../system/src/gd32f10x/gd32f10x_can.c ****     /* get error type */
 794:../system/src/gd32f10x/gd32f10x_can.c ****     error = (can_error_enum)(GET_ERR_ERRN(CAN_ERR(can_periph)));
 1866              		.loc 1 794 5 view .LVU631
 1867              		.loc 1 794 30 is_stmt 0 view .LVU632
 1868 0000 8069     		ldr	r0, [r0, #24]
 1869              	.LVL131:
 795:../system/src/gd32f10x/gd32f10x_can.c ****     return error;
 1870              		.loc 1 795 5 is_stmt 1 view .LVU633
 796:../system/src/gd32f10x/gd32f10x_can.c **** }
 1871              		.loc 1 796 1 is_stmt 0 view .LVU634
 1872 0002 C0F30210 		ubfx	r0, r0, #4, #3
 1873              	.LVL132:
 1874              		.loc 1 796 1 view .LVU635
 1875 0006 7047     		bx	lr
 1876              		.cfi_endproc
 1877              	.LFE73:
 1879              		.section	.text.can_receive_error_number_get,"ax",%progbits
 1880              		.align	1
 1881              		.global	can_receive_error_number_get
 1882              		.syntax unified
 1883              		.thumb
 1884              		.thumb_func
 1886              	can_receive_error_number_get:
 1887              	.LVL133:
 1888              	.LFB74:
 797:../system/src/gd32f10x/gd32f10x_can.c **** 
 798:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 799:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      get CAN receive error number
 800:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 801:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 802:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 803:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     error number
 804:../system/src/gd32f10x/gd32f10x_can.c **** */
 805:../system/src/gd32f10x/gd32f10x_can.c **** uint8_t can_receive_error_number_get(uint32_t can_periph)
 806:../system/src/gd32f10x/gd32f10x_can.c **** {
 1889              		.loc 1 806 1 is_stmt 1 view -0
 1890              		.cfi_startproc
 1891              		@ args = 0, pretend = 0, frame = 0
 1892              		@ frame_needed = 0, uses_anonymous_args = 0
 1893              		@ link register save eliminated.
 807:../system/src/gd32f10x/gd32f10x_can.c ****     uint8_t val;
 1894              		.loc 1 807 5 view .LVU637
 808:../system/src/gd32f10x/gd32f10x_can.c ****     
 809:../system/src/gd32f10x/gd32f10x_can.c ****     /* get error count */
 810:../system/src/gd32f10x/gd32f10x_can.c ****     val = (uint8_t)(GET_ERR_RECNT(CAN_ERR(can_periph)));
 1895              		.loc 1 810 5 view .LVU638
 1896              		.loc 1 810 21 is_stmt 0 view .LVU639
 1897 0000 8069     		ldr	r0, [r0, #24]
 1898              	.LVL134:
 811:../system/src/gd32f10x/gd32f10x_can.c ****     return val;
 1899              		.loc 1 811 5 is_stmt 1 view .LVU640
 812:../system/src/gd32f10x/gd32f10x_can.c **** }
 1900              		.loc 1 812 1 is_stmt 0 view .LVU641
 1901 0002 000E     		lsrs	r0, r0, #24
 1902              	.LVL135:
 1903              		.loc 1 812 1 view .LVU642
 1904 0004 7047     		bx	lr
 1905              		.cfi_endproc
 1906              	.LFE74:
 1908              		.section	.text.can_transmit_error_number_get,"ax",%progbits
 1909              		.align	1
 1910              		.global	can_transmit_error_number_get
 1911              		.syntax unified
 1912              		.thumb
 1913              		.thumb_func
 1915              	can_transmit_error_number_get:
 1916              	.LVL136:
 1917              	.LFB75:
 813:../system/src/gd32f10x/gd32f10x_can.c **** 
 814:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 815:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      get CAN transmit error number
 816:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 817:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 818:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 819:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     error number
 820:../system/src/gd32f10x/gd32f10x_can.c **** */
 821:../system/src/gd32f10x/gd32f10x_can.c **** uint8_t can_transmit_error_number_get(uint32_t can_periph)
 822:../system/src/gd32f10x/gd32f10x_can.c **** {
 1918              		.loc 1 822 1 is_stmt 1 view -0
 1919              		.cfi_startproc
 1920              		@ args = 0, pretend = 0, frame = 0
 1921              		@ frame_needed = 0, uses_anonymous_args = 0
 1922              		@ link register save eliminated.
 823:../system/src/gd32f10x/gd32f10x_can.c ****     uint8_t val;
 1923              		.loc 1 823 5 view .LVU644
 824:../system/src/gd32f10x/gd32f10x_can.c ****     
 825:../system/src/gd32f10x/gd32f10x_can.c ****     val = (uint8_t)(GET_ERR_TECNT(CAN_ERR(can_periph)));
 1924              		.loc 1 825 5 view .LVU645
 1925              		.loc 1 825 21 is_stmt 0 view .LVU646
 1926 0000 8069     		ldr	r0, [r0, #24]
 1927              	.LVL137:
 826:../system/src/gd32f10x/gd32f10x_can.c ****     return val;
 1928              		.loc 1 826 5 is_stmt 1 view .LVU647
 827:../system/src/gd32f10x/gd32f10x_can.c **** }
 1929              		.loc 1 827 1 is_stmt 0 view .LVU648
 1930 0002 C0F30740 		ubfx	r0, r0, #16, #8
 1931              	.LVL138:
 1932              		.loc 1 827 1 view .LVU649
 1933 0006 7047     		bx	lr
 1934              		.cfi_endproc
 1935              	.LFE75:
 1937              		.section	.text.can_interrupt_enable,"ax",%progbits
 1938              		.align	1
 1939              		.global	can_interrupt_enable
 1940              		.syntax unified
 1941              		.thumb
 1942              		.thumb_func
 1944              	can_interrupt_enable:
 1945              	.LVL139:
 1946              	.LFB76:
 828:../system/src/gd32f10x/gd32f10x_can.c **** 
 829:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 830:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      enable CAN interrupt 
 831:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 832:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 833:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  interrupt 
 834:../system/src/gd32f10x/gd32f10x_can.c ****                 one or more parameters can be selected which are shown as below:
 835:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_TME: transmit mailbox empty interrupt enable
 836:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_RFNE0: receive FIFO0 not empty interrupt enable
 837:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_RFF0: receive FIFO0 full interrupt enable
 838:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_RFO0: receive FIFO0 overfull interrupt enable
 839:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_RFNE1: receive FIFO1 not empty interrupt enable
 840:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_RFF1: receive FIFO1 full interrupt enable
 841:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_RFO1: receive FIFO1 overfull interrupt enable
 842:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_WERR: warning error interrupt enable
 843:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_PERR: passive error interrupt enable
 844:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_BO: bus-off interrupt enable
 845:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_ERRN: error number interrupt enable
 846:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_ERR: error interrupt enable
 847:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_WAKEUP: wakeup interrupt enable
 848:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_SLPW: sleep working interrupt enable
 849:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 850:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
 851:../system/src/gd32f10x/gd32f10x_can.c **** */
 852:../system/src/gd32f10x/gd32f10x_can.c **** void can_interrupt_enable(uint32_t can_periph, uint32_t interrupt)
 853:../system/src/gd32f10x/gd32f10x_can.c **** {
 1947              		.loc 1 853 1 is_stmt 1 view -0
 1948              		.cfi_startproc
 1949              		@ args = 0, pretend = 0, frame = 0
 1950              		@ frame_needed = 0, uses_anonymous_args = 0
 1951              		@ link register save eliminated.
 854:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_INTEN(can_periph) |= interrupt;
 1952              		.loc 1 854 5 view .LVU651
 1953 0000 4369     		ldr	r3, [r0, #20]
 1954              		.loc 1 854 27 is_stmt 0 view .LVU652
 1955 0002 0B43     		orrs	r3, r3, r1
 1956 0004 4361     		str	r3, [r0, #20]
 855:../system/src/gd32f10x/gd32f10x_can.c **** }
 1957              		.loc 1 855 1 view .LVU653
 1958 0006 7047     		bx	lr
 1959              		.cfi_endproc
 1960              	.LFE76:
 1962              		.section	.text.can_interrupt_disable,"ax",%progbits
 1963              		.align	1
 1964              		.global	can_interrupt_disable
 1965              		.syntax unified
 1966              		.thumb
 1967              		.thumb_func
 1969              	can_interrupt_disable:
 1970              	.LVL140:
 1971              	.LFB77:
 856:../system/src/gd32f10x/gd32f10x_can.c **** 
 857:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 858:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      disable CAN interrupt 
 859:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 860:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 861:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  interrupt
 862:../system/src/gd32f10x/gd32f10x_can.c ****                 one or more parameters can be selected which are shown as below:
 863:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_TME: transmit mailbox empty interrupt enable
 864:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_RFNE0: receive FIFO0 not empty interrupt enable
 865:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_RFF0: receive FIFO0 full interrupt enable
 866:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_RFO0: receive FIFO0 overfull interrupt enable
 867:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_RFNE1: receive FIFO1 not empty interrupt enable
 868:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_RFF1: receive FIFO1 full interrupt enable
 869:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_RFO1: receive FIFO1 overfull interrupt enable
 870:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_WERR: warning error interrupt enable
 871:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_PERR: passive error interrupt enable
 872:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_BO: bus-off interrupt enable
 873:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_ERRN: error number interrupt enable
 874:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_ERR: error interrupt enable
 875:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_WAKEUP: wakeup interrupt enable
 876:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_SLPW: sleep working interrupt enable
 877:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 878:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
 879:../system/src/gd32f10x/gd32f10x_can.c **** */
 880:../system/src/gd32f10x/gd32f10x_can.c **** void can_interrupt_disable(uint32_t can_periph, uint32_t interrupt)
 881:../system/src/gd32f10x/gd32f10x_can.c **** {
 1972              		.loc 1 881 1 is_stmt 1 view -0
 1973              		.cfi_startproc
 1974              		@ args = 0, pretend = 0, frame = 0
 1975              		@ frame_needed = 0, uses_anonymous_args = 0
 1976              		@ link register save eliminated.
 882:../system/src/gd32f10x/gd32f10x_can.c ****     CAN_INTEN(can_periph) &= ~interrupt;
 1977              		.loc 1 882 5 view .LVU655
 1978 0000 4369     		ldr	r3, [r0, #20]
 1979              		.loc 1 882 27 is_stmt 0 view .LVU656
 1980 0002 23EA0103 		bic	r3, r3, r1
 1981 0006 4361     		str	r3, [r0, #20]
 883:../system/src/gd32f10x/gd32f10x_can.c **** }
 1982              		.loc 1 883 1 view .LVU657
 1983 0008 7047     		bx	lr
 1984              		.cfi_endproc
 1985              	.LFE77:
 1987              		.section	.text.can_flag_get,"ax",%progbits
 1988              		.align	1
 1989              		.global	can_flag_get
 1990              		.syntax unified
 1991              		.thumb
 1992              		.thumb_func
 1994              	can_flag_get:
 1995              	.LVL141:
 1996              	.LFB78:
 884:../system/src/gd32f10x/gd32f10x_can.c **** 
 885:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 886:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      get CAN flag state
 887:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 888:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 889:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  flag: CAN flags, refer to can_flag_enum
 890:../system/src/gd32f10x/gd32f10x_can.c ****                 only one parameter can be selected which is shown as below:
 891:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_RXL: RX level
 892:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_LASTRX: last sample value of RX pin
 893:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_RS: receiving state
 894:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_TS: transmitting state
 895:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_SLPIF: status change flag of entering sleep working mode
 896:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_WUIF: status change flag of wakeup from sleep working mode
 897:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_ERRIF: error flag
 898:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_SLPWS: sleep working state
 899:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_IWS: initial working state
 900:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_TMLS2: transmit mailbox 2 last sending in Tx FIFO
 901:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_TMLS1: transmit mailbox 1 last sending in Tx FIFO
 902:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_TMLS0: transmit mailbox 0 last sending in Tx FIFO
 903:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_TME2: transmit mailbox 2 empty
 904:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_TME1: transmit mailbox 1 empty
 905:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_TME0: transmit mailbox 0 empty
 906:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTE2: mailbox 2 transmit error
 907:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTE1: mailbox 1 transmit error
 908:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTE0: mailbox 0 transmit error
 909:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MAL2: mailbox 2 arbitration lost
 910:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MAL1: mailbox 1 arbitration lost
 911:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MAL0: mailbox 0 arbitration lost
 912:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTFNERR2: mailbox 2 transmit finished with no error
 913:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTFNERR1: mailbox 1 transmit finished with no error
 914:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTFNERR0: mailbox 0 transmit finished with no error
 915:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTF2: mailbox 2 transmit finished
 916:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTF1: mailbox 1 transmit finished
 917:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTF0: mailbox 0 transmit finished
 918:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_RFO0: receive FIFO0 overfull
 919:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_RFF0: receive FIFO0 full
 920:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_RFO1: receive FIFO1 overfull
 921:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_RFF1: receive FIFO1 full
 922:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_BOERR: bus-off error
 923:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_PERR: passive error
 924:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_WERR: warning error
 925:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 926:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     FlagStatus: SET or RESET
 927:../system/src/gd32f10x/gd32f10x_can.c **** */
 928:../system/src/gd32f10x/gd32f10x_can.c **** FlagStatus can_flag_get(uint32_t can_periph, can_flag_enum flag)
 929:../system/src/gd32f10x/gd32f10x_can.c **** {  
 1997              		.loc 1 929 1 is_stmt 1 view -0
 1998              		.cfi_startproc
 1999              		@ args = 0, pretend = 0, frame = 0
 2000              		@ frame_needed = 0, uses_anonymous_args = 0
 2001              		@ link register save eliminated.
 930:../system/src/gd32f10x/gd32f10x_can.c ****     /* get flag and interrupt enable state */
 931:../system/src/gd32f10x/gd32f10x_can.c ****     if(RESET != (CAN_REG_VAL(can_periph, flag) & BIT(CAN_BIT_POS(flag)))){
 2002              		.loc 1 931 5 view .LVU659
 2003              		.loc 1 931 18 is_stmt 0 view .LVU660
 2004 0000 8B09     		lsrs	r3, r1, #6
 2005 0002 1B58     		ldr	r3, [r3, r0]
 2006              		.loc 1 931 50 view .LVU661
 2007 0004 01F01F01 		and	r1, r1, #31
 2008              	.LVL142:
 2009              		.loc 1 931 14 view .LVU662
 2010 0008 CB40     		lsrs	r3, r3, r1
 2011              		.loc 1 931 7 view .LVU663
 2012 000a 13F0010F 		tst	r3, #1
 2013 000e 01D0     		beq	.L165
 932:../system/src/gd32f10x/gd32f10x_can.c ****         return SET;
 2014              		.loc 1 932 16 view .LVU664
 2015 0010 0120     		movs	r0, #1
 2016              	.LVL143:
 2017              		.loc 1 932 16 view .LVU665
 2018 0012 7047     		bx	lr
 2019              	.LVL144:
 2020              	.L165:
 933:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 934:../system/src/gd32f10x/gd32f10x_can.c ****         return RESET;
 2021              		.loc 1 934 16 view .LVU666
 2022 0014 0020     		movs	r0, #0
 2023              	.LVL145:
 935:../system/src/gd32f10x/gd32f10x_can.c ****     }
 936:../system/src/gd32f10x/gd32f10x_can.c **** }
 2024              		.loc 1 936 1 view .LVU667
 2025 0016 7047     		bx	lr
 2026              		.cfi_endproc
 2027              	.LFE78:
 2029              		.section	.text.can_flag_clear,"ax",%progbits
 2030              		.align	1
 2031              		.global	can_flag_clear
 2032              		.syntax unified
 2033              		.thumb
 2034              		.thumb_func
 2036              	can_flag_clear:
 2037              	.LVL146:
 2038              	.LFB79:
 937:../system/src/gd32f10x/gd32f10x_can.c **** 
 938:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 939:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      clear CAN flag state
 940:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 941:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 942:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  flag: CAN flags, refer to can_flag_enum
 943:../system/src/gd32f10x/gd32f10x_can.c ****                 only one parameter can be selected which is shown as below:
 944:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_SLPIF: status change flag of entering sleep working mode
 945:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_WUIF: status change flag of wakeup from sleep working mode
 946:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_ERRIF: error flag
 947:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTE2: mailbox 2 transmit error
 948:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTE1: mailbox 1 transmit error
 949:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTE0: mailbox 0 transmit error
 950:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MAL2: mailbox 2 arbitration lost
 951:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MAL1: mailbox 1 arbitration lost
 952:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MAL0: mailbox 0 arbitration lost
 953:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTFNERR2: mailbox 2 transmit finished with no error
 954:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTFNERR1: mailbox 1 transmit finished with no error
 955:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTFNERR0: mailbox 0 transmit finished with no error
 956:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTF2: mailbox 2 transmit finished
 957:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTF1: mailbox 1 transmit finished
 958:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_MTF0: mailbox 0 transmit finished
 959:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_RFO0: receive FIFO0 overfull
 960:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_RFF0: receive FIFO0 full
 961:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_RFO1: receive FIFO1 overfull
 962:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_FLAG_RFF1: receive FIFO1 full
 963:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
 964:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
 965:../system/src/gd32f10x/gd32f10x_can.c **** */
 966:../system/src/gd32f10x/gd32f10x_can.c **** void can_flag_clear(uint32_t can_periph, can_flag_enum flag)
 967:../system/src/gd32f10x/gd32f10x_can.c **** {
 2039              		.loc 1 967 1 is_stmt 1 view -0
 2040              		.cfi_startproc
 2041              		@ args = 0, pretend = 0, frame = 0
 2042              		@ frame_needed = 0, uses_anonymous_args = 0
 2043              		@ link register save eliminated.
 968:../system/src/gd32f10x/gd32f10x_can.c ****     if (flag == CAN_FLAG_RFO1){
 2044              		.loc 1 968 5 view .LVU669
 2045              		.loc 1 968 8 is_stmt 0 view .LVU670
 2046 0000 40F20443 		movw	r3, #1028
 2047 0004 9942     		cmp	r1, r3
 2048 0006 0AD0     		beq	.L170
 969:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_REG_VAL(can_periph, flag) = RFO1_CLEAR_VAL;
 970:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_FLAG_RFF1){
 2049              		.loc 1 970 12 is_stmt 1 view .LVU671
 2050              		.loc 1 970 15 is_stmt 0 view .LVU672
 2051 0008 40F20343 		movw	r3, #1027
 2052 000c 9942     		cmp	r1, r3
 2053 000e 0AD0     		beq	.L171
 971:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_REG_VAL(can_periph, flag) = RFF1_CLEAR_VAL;
 972:../system/src/gd32f10x/gd32f10x_can.c ****     } else {
 973:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_REG_VAL(can_periph, flag) = BIT(CAN_BIT_POS(flag));
 2054              		.loc 1 973 9 is_stmt 1 view .LVU673
 2055              		.loc 1 973 41 is_stmt 0 view .LVU674
 2056 0010 01F01F02 		and	r2, r1, #31
 2057              		.loc 1 973 9 view .LVU675
 2058 0014 8909     		lsrs	r1, r1, #6
 2059              	.LVL147:
 2060              		.loc 1 973 41 view .LVU676
 2061 0016 0123     		movs	r3, #1
 2062 0018 9340     		lsls	r3, r3, r2
 2063              		.loc 1 973 39 view .LVU677
 2064 001a 0B50     		str	r3, [r1, r0]
 974:../system/src/gd32f10x/gd32f10x_can.c ****     }
 975:../system/src/gd32f10x/gd32f10x_can.c **** }
 2065              		.loc 1 975 1 view .LVU678
 2066 001c 7047     		bx	lr
 2067              	.LVL148:
 2068              	.L170:
 969:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_FLAG_RFF1){
 2069              		.loc 1 969 9 is_stmt 1 view .LVU679
 2070 001e 8909     		lsrs	r1, r1, #6
 2071              	.LVL149:
 969:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_FLAG_RFF1){
 2072              		.loc 1 969 39 is_stmt 0 view .LVU680
 2073 0020 0023     		movs	r3, #0
 2074 0022 0B50     		str	r3, [r1, r0]
 2075 0024 7047     		bx	lr
 2076              	.LVL150:
 2077              	.L171:
 971:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_REG_VAL(can_periph, flag) = RFF1_CLEAR_VAL;
 2078              		.loc 1 971 9 is_stmt 1 view .LVU681
 2079 0026 8909     		lsrs	r1, r1, #6
 2080              	.LVL151:
 971:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_REG_VAL(can_periph, flag) = RFF1_CLEAR_VAL;
 2081              		.loc 1 971 39 is_stmt 0 view .LVU682
 2082 0028 1823     		movs	r3, #24
 2083 002a 0B50     		str	r3, [r1, r0]
 2084 002c 7047     		bx	lr
 2085              		.cfi_endproc
 2086              	.LFE79:
 2088              		.section	.text.can_interrupt_flag_get,"ax",%progbits
 2089              		.align	1
 2090              		.global	can_interrupt_flag_get
 2091              		.syntax unified
 2092              		.thumb
 2093              		.thumb_func
 2095              	can_interrupt_flag_get:
 2096              	.LVL152:
 2097              	.LFB80:
 976:../system/src/gd32f10x/gd32f10x_can.c **** 
 977:../system/src/gd32f10x/gd32f10x_can.c **** /*!
 978:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      get CAN interrupt flag state
 979:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
 980:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
 981:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  flag: CAN interrupt flags, refer to can_interrupt_flag_enum
 982:../system/src/gd32f10x/gd32f10x_can.c ****                 only one parameter can be selected which is shown as below:
 983:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_SLPIF: status change interrupt flag of sleep working mode entering
 984:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_WUIF: status change interrupt flag of wakeup from sleep working mode
 985:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_ERRIF: error interrupt flag
 986:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_MTF2: mailbox 2 transmit finished interrupt flag
 987:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_MTF1: mailbox 1 transmit finished interrupt flag
 988:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_MTF0: mailbox 0 transmit finished interrupt flag
 989:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_RFO0: receive FIFO0 overfull interrupt flag
 990:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_RFF0: receive FIFO0 full interrupt flag
 991:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_RFL0: receive FIFO0 not empty interrupt flag
 992:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_RFO1: receive FIFO1 overfull interrupt flag
 993:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_RFF1: receive FIFO1 full interrupt flag
 994:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_RFL1: receive FIFO1 not empty interrupt flag
 995:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_ERRN: error number interrupt flag
 996:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_BOERR: bus-off error interrupt flag
 997:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_PERR: passive error interrupt flag
 998:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_WERR: warning error interrupt flag
 999:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
1000:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     FlagStatus: SET or RESET
1001:../system/src/gd32f10x/gd32f10x_can.c **** */
1002:../system/src/gd32f10x/gd32f10x_can.c **** FlagStatus can_interrupt_flag_get(uint32_t can_periph, can_interrupt_flag_enum flag)
1003:../system/src/gd32f10x/gd32f10x_can.c **** {
 2098              		.loc 1 1003 1 is_stmt 1 view -0
 2099              		.cfi_startproc
 2100              		@ args = 0, pretend = 0, frame = 0
 2101              		@ frame_needed = 0, uses_anonymous_args = 0
 2102              		.loc 1 1003 1 is_stmt 0 view .LVU684
 2103 0000 38B5     		push	{r3, r4, r5, lr}
 2104              		.cfi_def_cfa_offset 16
 2105              		.cfi_offset 3, -16
 2106              		.cfi_offset 4, -12
 2107              		.cfi_offset 5, -8
 2108              		.cfi_offset 14, -4
 2109 0002 0546     		mov	r5, r0
 2110 0004 0C46     		mov	r4, r1
1004:../system/src/gd32f10x/gd32f10x_can.c ****     uint32_t ret1 = RESET;
 2111              		.loc 1 1004 5 is_stmt 1 view .LVU685
 2112              	.LVL153:
1005:../system/src/gd32f10x/gd32f10x_can.c ****     uint32_t ret2 = RESET;
 2113              		.loc 1 1005 5 view .LVU686
1006:../system/src/gd32f10x/gd32f10x_can.c ****     
1007:../system/src/gd32f10x/gd32f10x_can.c ****     /* get the staus of interrupt flag */
1008:../system/src/gd32f10x/gd32f10x_can.c ****     if (flag == CAN_INT_FLAG_RFL0) {
 2114              		.loc 1 1008 5 view .LVU687
 2115              		.loc 1 1008 8 is_stmt 0 view .LVU688
 2116 0006 4CF28103 		movw	r3, #49281
 2117 000a 9942     		cmp	r1, r3
 2118 000c 16D0     		beq	.L181
1009:../system/src/gd32f10x/gd32f10x_can.c ****         ret1 = can_receive_message_length_get(can_periph, CAN_FIFO0);
1010:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_INT_FLAG_RFL1) {
 2119              		.loc 1 1010 12 is_stmt 1 view .LVU689
 2120              		.loc 1 1010 15 is_stmt 0 view .LVU690
 2121 000e 134B     		ldr	r3, .L184
 2122 0010 9942     		cmp	r1, r3
 2123 0012 17D0     		beq	.L182
1011:../system/src/gd32f10x/gd32f10x_can.c ****         ret1 = can_receive_message_length_get(can_periph, CAN_FIFO1);
1012:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_INT_FLAG_ERRN) {
 2124              		.loc 1 1012 12 is_stmt 1 view .LVU691
 2125              		.loc 1 1012 15 is_stmt 0 view .LVU692
 2126 0014 124B     		ldr	r3, .L184+4
 2127 0016 9942     		cmp	r1, r3
 2128 0018 18D0     		beq	.L183
1013:../system/src/gd32f10x/gd32f10x_can.c ****         ret1 = can_error_get(can_periph);
1014:../system/src/gd32f10x/gd32f10x_can.c ****     } else {
1015:../system/src/gd32f10x/gd32f10x_can.c ****         ret1 = CAN_REG_VALS(can_periph, flag) & BIT(CAN_BIT_POS0(flag));
 2129              		.loc 1 1015 9 is_stmt 1 view .LVU693
 2130              		.loc 1 1015 16 is_stmt 0 view .LVU694
 2131 001a 0B0B     		lsrs	r3, r1, #12
 2132 001c 1858     		ldr	r0, [r3, r0]
 2133              	.LVL154:
 2134              		.loc 1 1015 49 view .LVU695
 2135 001e C1F38412 		ubfx	r2, r1, #6, #5
 2136 0022 0123     		movs	r3, #1
 2137 0024 9340     		lsls	r3, r3, r2
 2138              		.loc 1 1015 14 view .LVU696
 2139 0026 1840     		ands	r0, r0, r3
 2140              	.LVL155:
 2141              	.L174:
1016:../system/src/gd32f10x/gd32f10x_can.c ****     }
1017:../system/src/gd32f10x/gd32f10x_can.c ****     /* get the staus of interrupt enale bit */
1018:../system/src/gd32f10x/gd32f10x_can.c ****     ret2 = CAN_INTEN(can_periph) & BIT(CAN_BIT_POS1(flag));
 2142              		.loc 1 1018 5 is_stmt 1 view .LVU697
 2143              		.loc 1 1018 12 is_stmt 0 view .LVU698
 2144 0028 6A69     		ldr	r2, [r5, #20]
 2145              		.loc 1 1018 36 view .LVU699
 2146 002a 04F01F04 		and	r4, r4, #31
 2147              	.LVL156:
 2148              		.loc 1 1018 36 view .LVU700
 2149 002e 0123     		movs	r3, #1
 2150 0030 A340     		lsls	r3, r3, r4
 2151              		.loc 1 1018 10 view .LVU701
 2152 0032 1A40     		ands	r2, r2, r3
 2153              	.LVL157:
1019:../system/src/gd32f10x/gd32f10x_can.c ****     if(ret1 && ret2){
 2154              		.loc 1 1019 5 is_stmt 1 view .LVU702
 2155              		.loc 1 1019 7 is_stmt 0 view .LVU703
 2156 0034 68B1     		cbz	r0, .L178
 2157              		.loc 1 1019 13 discriminator 1 view .LVU704
 2158 0036 72B9     		cbnz	r2, .L179
1020:../system/src/gd32f10x/gd32f10x_can.c ****         return SET;
1021:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
1022:../system/src/gd32f10x/gd32f10x_can.c ****         return RESET;
 2159              		.loc 1 1022 16 view .LVU705
 2160 0038 0020     		movs	r0, #0
 2161              	.LVL158:
 2162              		.loc 1 1022 16 view .LVU706
 2163 003a 0BE0     		b	.L177
 2164              	.LVL159:
 2165              	.L181:
1009:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_INT_FLAG_RFL1) {
 2166              		.loc 1 1009 9 is_stmt 1 view .LVU707
1009:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_INT_FLAG_RFL1) {
 2167              		.loc 1 1009 16 is_stmt 0 view .LVU708
 2168 003c 0021     		movs	r1, #0
 2169              	.LVL160:
1009:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_INT_FLAG_RFL1) {
 2170              		.loc 1 1009 16 view .LVU709
 2171 003e FFF7FEFF 		bl	can_receive_message_length_get
 2172              	.LVL161:
1009:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_INT_FLAG_RFL1) {
 2173              		.loc 1 1009 16 view .LVU710
 2174 0042 F1E7     		b	.L174
 2175              	.LVL162:
 2176              	.L182:
1011:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_INT_FLAG_ERRN) {
 2177              		.loc 1 1011 9 is_stmt 1 view .LVU711
1011:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_INT_FLAG_ERRN) {
 2178              		.loc 1 1011 16 is_stmt 0 view .LVU712
 2179 0044 0121     		movs	r1, #1
 2180              	.LVL163:
1011:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_INT_FLAG_ERRN) {
 2181              		.loc 1 1011 16 view .LVU713
 2182 0046 FFF7FEFF 		bl	can_receive_message_length_get
 2183              	.LVL164:
1011:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_INT_FLAG_ERRN) {
 2184              		.loc 1 1011 16 view .LVU714
 2185 004a EDE7     		b	.L174
 2186              	.LVL165:
 2187              	.L183:
1013:../system/src/gd32f10x/gd32f10x_can.c ****     } else {
 2188              		.loc 1 1013 9 is_stmt 1 view .LVU715
1013:../system/src/gd32f10x/gd32f10x_can.c ****     } else {
 2189              		.loc 1 1013 16 is_stmt 0 view .LVU716
 2190 004c FFF7FEFF 		bl	can_error_get
 2191              	.LVL166:
1013:../system/src/gd32f10x/gd32f10x_can.c ****     } else {
 2192              		.loc 1 1013 16 view .LVU717
 2193 0050 EAE7     		b	.L174
 2194              	.LVL167:
 2195              	.L178:
 2196              		.loc 1 1022 16 view .LVU718
 2197 0052 0020     		movs	r0, #0
 2198              	.LVL168:
 2199              	.L177:
1023:../system/src/gd32f10x/gd32f10x_can.c ****     }
1024:../system/src/gd32f10x/gd32f10x_can.c **** }
 2200              		.loc 1 1024 1 view .LVU719
 2201 0054 38BD     		pop	{r3, r4, r5, pc}
 2202              	.LVL169:
 2203              	.L179:
1020:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 2204              		.loc 1 1020 16 view .LVU720
 2205 0056 0120     		movs	r0, #1
 2206              	.LVL170:
1020:../system/src/gd32f10x/gd32f10x_can.c ****     }else{
 2207              		.loc 1 1020 16 view .LVU721
 2208 0058 FCE7     		b	.L177
 2209              	.L185:
 2210 005a 00BF     		.align	2
 2211              	.L184:
 2212 005c 84000100 		.word	65668
 2213 0060 CB800100 		.word	98507
 2214              		.cfi_endproc
 2215              	.LFE80:
 2217              		.section	.text.can_interrupt_flag_clear,"ax",%progbits
 2218              		.align	1
 2219              		.global	can_interrupt_flag_clear
 2220              		.syntax unified
 2221              		.thumb
 2222              		.thumb_func
 2224              	can_interrupt_flag_clear:
 2225              	.LVL171:
 2226              	.LFB81:
1025:../system/src/gd32f10x/gd32f10x_can.c **** 
1026:../system/src/gd32f10x/gd32f10x_can.c **** /*!
1027:../system/src/gd32f10x/gd32f10x_can.c ****     \brief      clear CAN interrupt flag state
1028:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  can_periph
1029:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F10x_CL 
1030:../system/src/gd32f10x/gd32f10x_can.c ****     \param[in]  flag: CAN interrupt flags, refer to can_interrupt_flag_enum
1031:../system/src/gd32f10x/gd32f10x_can.c ****                 only one parameter can be selected which is shown as below:
1032:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_SLPIF: status change interrupt flag of sleep working mode entering
1033:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_WUIF: status change interrupt flag of wakeup from sleep working mode
1034:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_ERRIF: error interrupt flag
1035:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_MTF2: mailbox 2 transmit finished interrupt flag
1036:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_MTF1: mailbox 1 transmit finished interrupt flag
1037:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_MTF0: mailbox 0 transmit finished interrupt flag
1038:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_RFO0: receive FIFO0 overfull interrupt flag
1039:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_RFF0: receive FIFO0 full interrupt flag
1040:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_RFO1: receive FIFO1 overfull interrupt flag
1041:../system/src/gd32f10x/gd32f10x_can.c ****       \arg        CAN_INT_FLAG_RFF1: receive FIFO1 full interrupt flag
1042:../system/src/gd32f10x/gd32f10x_can.c ****     \param[out] none
1043:../system/src/gd32f10x/gd32f10x_can.c ****     \retval     none
1044:../system/src/gd32f10x/gd32f10x_can.c **** */
1045:../system/src/gd32f10x/gd32f10x_can.c **** void can_interrupt_flag_clear(uint32_t can_periph, can_interrupt_flag_enum flag)
1046:../system/src/gd32f10x/gd32f10x_can.c **** {
 2227              		.loc 1 1046 1 is_stmt 1 view -0
 2228              		.cfi_startproc
 2229              		@ args = 0, pretend = 0, frame = 0
 2230              		@ frame_needed = 0, uses_anonymous_args = 0
 2231              		@ link register save eliminated.
1047:../system/src/gd32f10x/gd32f10x_can.c ****     if (flag == CAN_INT_FLAG_RFO1){
 2232              		.loc 1 1047 5 view .LVU723
 2233              		.loc 1 1047 8 is_stmt 0 view .LVU724
 2234 0000 0A4B     		ldr	r3, .L192
 2235 0002 9942     		cmp	r1, r3
 2236 0004 09D0     		beq	.L190
1048:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_REG_VALS(can_periph, flag) = RFO1_CLEAR_VAL;
1049:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_INT_FLAG_RFF1){
 2237              		.loc 1 1049 12 is_stmt 1 view .LVU725
 2238              		.loc 1 1049 15 is_stmt 0 view .LVU726
 2239 0006 0A4B     		ldr	r3, .L192+4
 2240 0008 9942     		cmp	r1, r3
 2241 000a 0AD0     		beq	.L191
1050:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_REG_VALS(can_periph, flag) = RFF1_CLEAR_VAL;
1051:../system/src/gd32f10x/gd32f10x_can.c ****     } else {
1052:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_REG_VALS(can_periph, flag) = BIT(CAN_BIT_POS0(flag));
 2242              		.loc 1 1052 9 is_stmt 1 view .LVU727
 2243              		.loc 1 1052 42 is_stmt 0 view .LVU728
 2244 000c C1F38412 		ubfx	r2, r1, #6, #5
 2245              		.loc 1 1052 9 view .LVU729
 2246 0010 090B     		lsrs	r1, r1, #12
 2247              	.LVL172:
 2248              		.loc 1 1052 42 view .LVU730
 2249 0012 0123     		movs	r3, #1
 2250 0014 9340     		lsls	r3, r3, r2
 2251              		.loc 1 1052 40 view .LVU731
 2252 0016 0B50     		str	r3, [r1, r0]
1053:../system/src/gd32f10x/gd32f10x_can.c ****     }
1054:../system/src/gd32f10x/gd32f10x_can.c **** }
 2253              		.loc 1 1054 1 view .LVU732
 2254 0018 7047     		bx	lr
 2255              	.LVL173:
 2256              	.L190:
1048:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_INT_FLAG_RFF1){
 2257              		.loc 1 1048 9 is_stmt 1 view .LVU733
 2258 001a 090B     		lsrs	r1, r1, #12
 2259              	.LVL174:
1048:../system/src/gd32f10x/gd32f10x_can.c ****     } else if (flag == CAN_INT_FLAG_RFF1){
 2260              		.loc 1 1048 40 is_stmt 0 view .LVU734
 2261 001c 0023     		movs	r3, #0
 2262 001e 0B50     		str	r3, [r1, r0]
 2263 0020 7047     		bx	lr
 2264              	.LVL175:
 2265              	.L191:
1050:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_REG_VALS(can_periph, flag) = RFF1_CLEAR_VAL;
 2266              		.loc 1 1050 9 is_stmt 1 view .LVU735
 2267 0022 090B     		lsrs	r1, r1, #12
 2268              	.LVL176:
1050:../system/src/gd32f10x/gd32f10x_can.c ****         CAN_REG_VALS(can_periph, flag) = RFF1_CLEAR_VAL;
 2269              		.loc 1 1050 40 is_stmt 0 view .LVU736
 2270 0024 1823     		movs	r3, #24
 2271 0026 0B50     		str	r3, [r1, r0]
 2272 0028 7047     		bx	lr
 2273              	.L193:
 2274 002a 00BF     		.align	2
 2275              	.L192:
 2276 002c 06010100 		.word	65798
 2277 0030 C5000100 		.word	65733
 2278              		.cfi_endproc
 2279              	.LFE81:
 2281              		.text
 2282              	.Letext0:
 2283              		.file 2 "c:\\users\\dmitriy\\appdata\\roaming\\xpacks\\@xpack-dev-tools\\arm-none-eabi-gcc\\12.3.1
 2284              		.file 3 "../system/inc/cmsis/gd32f10x.h"
 2285              		.file 4 "../system/inc/gd32f10x/gd32f10x_dbg.h"
 2286              		.file 5 "../system/inc/gd32f10x/gd32f10x_rcu.h"
 2287              		.file 6 "../system/inc/gd32f10x/gd32f10x_can.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_can.c
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:19     .text.can_deinit:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:25     .text.can_deinit:00000000 can_deinit
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:63     .text.can_deinit:0000001c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:68     .text.can_struct_para_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:74     .text.can_struct_para_init:00000000 can_struct_para_init
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:88     .text.can_struct_para_init:00000008 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:92     .text.can_struct_para_init:0000000c $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:262    .text.can_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:268    .text.can_init:00000000 can_init
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:516    .text.can_filter_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:522    .text.can_filter_init:00000000 can_filter_init
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:710    .text.can_filter_init:00000118 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:715    .text.can1_filter_start_bank:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:721    .text.can1_filter_start_bank:00000000 can1_filter_start_bank
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:760    .text.can1_filter_start_bank:00000038 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:765    .text.can_debug_freeze_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:771    .text.can_debug_freeze_enable:00000000 can_debug_freeze_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:810    .text.can_debug_freeze_enable:0000001c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:815    .text.can_debug_freeze_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:821    .text.can_debug_freeze_disable:00000000 can_debug_freeze_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:860    .text.can_debug_freeze_disable:0000001c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:865    .text.can_time_trigger_mode_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:871    .text.can_time_trigger_mode_enable:00000000 can_time_trigger_mode_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:915    .text.can_time_trigger_mode_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:921    .text.can_time_trigger_mode_disable:00000000 can_time_trigger_mode_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:965    .text.can_message_transmit:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:971    .text.can_message_transmit:00000000 can_message_transmit
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1139   .text.can_transmit_states:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1145   .text.can_transmit_states:00000000 can_transmit_states
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1259   .text.can_transmit_states:00000068 $d
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1266   .text.can_transmission_stop:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1272   .text.can_transmission_stop:00000000 can_transmission_stop
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1349   .text.can_message_receive:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1355   .text.can_message_receive:00000000 can_message_receive
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1497   .text.can_fifo_release:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1503   .text.can_fifo_release:00000000 can_fifo_release
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1542   .text.can_receive_message_length_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1548   .text.can_receive_message_length_get:00000000 can_receive_message_length_get
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1597   .text.can_working_mode_set:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1603   .text.can_working_mode_set:00000000 can_working_mode_set
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1785   .text.can_wakeup:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1791   .text.can_wakeup:00000000 can_wakeup
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1850   .text.can_error_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1856   .text.can_error_get:00000000 can_error_get
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1880   .text.can_receive_error_number_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1886   .text.can_receive_error_number_get:00000000 can_receive_error_number_get
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1909   .text.can_transmit_error_number_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1915   .text.can_transmit_error_number_get:00000000 can_transmit_error_number_get
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1938   .text.can_interrupt_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1944   .text.can_interrupt_enable:00000000 can_interrupt_enable
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1963   .text.can_interrupt_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1969   .text.can_interrupt_disable:00000000 can_interrupt_disable
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1988   .text.can_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:1994   .text.can_flag_get:00000000 can_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:2030   .text.can_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:2036   .text.can_flag_clear:00000000 can_flag_clear
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:2089   .text.can_interrupt_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:2095   .text.can_interrupt_flag_get:00000000 can_interrupt_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:2212   .text.can_interrupt_flag_get:0000005c $d
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:2218   .text.can_interrupt_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:2224   .text.can_interrupt_flag_clear:00000000 can_interrupt_flag_clear
C:\Users\Dmitriy\AppData\Local\Temp\ccwfVzf5.s:2276   .text.can_interrupt_flag_clear:0000002c $d
                           .group:00000000 wm4.0.3ac34e011645c1b8d95761511e5c0518
                           .group:00000000 wm4.gd32f10x.h.39.34aa79a68d44b3fc31805fff8eeec626
                           .group:00000000 wm4.core_cm3.h.47.f403a0b1a9e3f5bd328e41f4fa5fc23b
                           .group:00000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.core_cmInstr.h.39.c66a1c911732cf6be44e58f2bee25308
                           .group:00000000 wm4.core_cm3.h.155.db3dfdf4b365cc230a717221b218ddd5
                           .group:00000000 wm4.gd32f10x.h.320.528bbe72ec64ad23b6e5473e267247b4
                           .group:00000000 wm4.gd32f10x_adc.h.44.619483e99e32c90a5f7c6ed512bbf95b
                           .group:00000000 wm4.gd32f10x_bkp.h.39.4da6e92b74c7310fa25e26e16145cf9d
                           .group:00000000 wm4.gd32f10x_crc.h.39.4c0c7ace19ba22146d7643de7dde24e0
                           .group:00000000 wm4.gd32f10x_dac.h.39.a3dd044652013a67f3cc1bbd4333b1f5
                           .group:00000000 wm4.gd32f10x_dma.h.40.e0e420e6b56a4398ac3aa49fe3f1eb37
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.185.882514a1a6169ceba9142f401cbe27c6
                           .group:00000000 wm4.stddef.h.39.f07083f9b666a9e5c52a336c758fdd72
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.gd32f10x_enet.h.44.638fb20a727f17a9f45c8bef0e4dc155
                           .group:00000000 wm4.gd32f10x_exmc.h.39.cd31f13ab884fb77a3b2d0dd19135c79
                           .group:00000000 wm4.gd32f10x_exti.h.39.f641ba5efef75aed967e0eca0d908b22
                           .group:00000000 wm4.gd32f10x_fmc.h.39.7e6aa836f91030dd1ff3782a069962bf
                           .group:00000000 wm4.gd32f10x_gpio.h.39.80b4d0c5aa2b4bb9a76b4f0ed7eb4f37
                           .group:00000000 wm4.gd32f10x_i2c.h.40.8897e5891a1cbe807de60657ffffdeb4
                           .group:00000000 wm4.gd32f10x_fwdgt.h.39.98d7bcc523d52c51b47267d3aa630510
                           .group:00000000 wm4.gd32f10x_dbg.h.40.7f011e3bfaf652db4fef79974773282c
                           .group:00000000 wm4.gd32f10x_misc.h.39.02269a148ed2e3625e137e1efd69eb5b
                           .group:00000000 wm4.gd32f10x_pmu.h.39.74926372d4607639ac6680132fe98aa1
                           .group:00000000 wm4.gd32f10x_rcu.h.39.8a90a017c64bad5f5bd02c211060734d
                           .group:00000000 wm4.gd32f10x_rtc.h.39.8a002d392eec882fcd681ea51f1c73a0
                           .group:00000000 wm4.gd32f10x_sdio.h.39.f2faa8e3b059e0ddee4e4ee996fe3269
                           .group:00000000 wm4.gd32f10x_spi.h.39.902664de8fc67c732b453548a8b810bf
                           .group:00000000 wm4.gd32f10x_timer.h.39.bb5f06befe0b01a2e83ec1dec4ea7722
                           .group:00000000 wm4.gd32f10x_usart.h.39.77325e272b5abf9a7b4cf37f2c34644a
                           .group:00000000 wm4.gd32f10x_wwdgt.h.39.3fa1c00ac1b6c8ed1fb1e9f65bb3835a
                           .group:00000000 wm4.gd32f10x_can.h.46.90ed74c7b3ef4383beddf3915dcf27fb

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
dbg_periph_enable
