# do /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Z01-Simulator-RTL/do/sim.do
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:25 on Apr 29,2019
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And16
# -- Compiling architecture arch of And16
# -- Compiling entity BarrelShifter16
# -- Compiling architecture rtl of BarrelShifter16
# -- Compiling entity DMux2Way
# -- Compiling architecture rtl of DMux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture arch of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture arch of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture arch of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture arch of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture arch of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture arch of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture arch of Mux8Way16
# -- Compiling entity nand_z01
# -- Compiling architecture rtl of nand_z01
# -- Compiling entity Nor8Way
# -- Compiling architecture arch of Nor8Way
# -- Compiling entity Not16
# -- Compiling architecture arch of Not16
# -- Compiling entity Or16
# -- Compiling architecture arch of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture arch of Or8Way
# End time: 13:30:25 on Apr 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:25 on Apr 29,2019
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture rtl of BinaryDigit
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4K
# -- Compiling architecture arch of Ram4k
# -- Compiling entity Ram512
# -- Compiling architecture arch of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture arch of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture arch of ram8
# -- Compiling entity Register16
# -- Compiling architecture arch of Register16
# -- Compiling entity Register32
# -- Compiling architecture arch of Register32
# -- Compiling entity Register64
# -- Compiling architecture arch of Register64
# -- Compiling entity Register8
# -- Compiling architecture arch of Register8
# End time: 13:30:25 on Apr 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:25 on Apr 29,2019
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/shiftLeft16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity shiftLeft16
# -- Compiling architecture rtl of shiftLeft16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 13:30:25 on Apr 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:25 on Apr 29,2019
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# ** Error: ../src/rtl/CPU.vhd(120): (vcom-1136) Unknown identifier "muxA".
# ** Error: ../src/rtl/CPU.vhd(120): (vcom-1136) Unknown identifier "M".
# ** Error: ../src/rtl/CPU.vhd(120): near ":": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: ../src/rtl/CPU.vhd(121): (vcom-1136) Unknown identifier "muxAM".
# ** Error: ../src/rtl/CPU.vhd(121): (vcom-1136) Unknown identifier "D".
# ** Error: ../src/rtl/CPU.vhd(121): near ":": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: ../src/rtl/CPU.vhd(122): (vcom-1136) Unknown identifier "muxS".
# ** Error: ../src/rtl/CPU.vhd(122): (vcom-1136) Unknown identifier "D".
# ** Error: ../src/rtl/CPU.vhd(122): near ":": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: ../src/rtl/CPU.vhd(125): Symbol "ALU" has already been declared in this region.
# ** Error (suppressible): ../src/rtl/CPU.vhd(125): (vcom-1141) Identifier "ALU" does not identify a component declaration.
# ** Error: ../src/rtl/CPU.vhd(128): Symbol "pc" has already been declared in this region.
# ** Error (suppressible): ../src/rtl/CPU.vhd(128): (vcom-1141) Identifier "PC" does not identify a component declaration.
# ** Error: ../src/rtl/CPU.vhd(130): Symbol "ControlUnit" has already been declared in this region.
# ** Error (suppressible): ../src/rtl/CPU.vhd(130): (vcom-1141) Identifier "ControlUnit" does not identify a component declaration.
# ** Error (suppressible): ../src/rtl/CPU.vhd(116): (vcom-1272) Length of formal "b" is 16; length of actual is 18.
# ** Error: ../src/rtl/CPU.vhd(143): VHDL Compiler exiting
# End time: 13:30:25 on Apr 29,2019, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Error: /home/borg/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/borg/Desktop/Z01.1-Aperture/Projetos/G-Computador/Z01-Simulator-RTL/do/load.do line 7
# /home/borg/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work ../src/rtl/*.vhd"
# Break key hit
# Break key hit
# Break key hit
# ambiguous command name "c": calcDefaultSignalModeValue case cat catch cd cdbg cdbg_mode cdbg_wait_for_starting cdump chan change check check_svver_available check_viewer checkpoint checkpointDone checkpointError ciid class cleanupGui clock close clp cmdSplit code column2tok compare compareOptionsRule compareSetDefaults compile concat config configbody configure connect_to_kernel console cont context contextOf continue convertVlogExtId cover_save_create_ucdb coverage createArgsForFrames createFrames createSourceInfo create_rpc_server
