// Seed: 3779773073
module module_0 (
    output wor id_0,
    output supply1 id_1,
    output wire id_2,
    inout wor id_3,
    input supply1 id_4,
    output tri0 id_5,
    input wor id_6,
    output tri id_7,
    output tri1 id_8,
    input uwire id_9,
    output supply1 id_10,
    input wor id_11,
    input tri id_12,
    input tri0 id_13
    , id_22,
    output uwire id_14,
    output wor id_15,
    output uwire id_16,
    input wire id_17,
    input supply1 id_18,
    output uwire id_19,
    input wor id_20
);
  assign id_3 = 1'd0;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1,
    output tri   id_2,
    input  uwire id_3,
    output wor   id_4,
    output tri0  id_5
);
  assign id_4 = 1;
  tri id_7 = id_1;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_7,
      id_7,
      id_3,
      id_2,
      id_1,
      id_4,
      id_2,
      id_1,
      id_2,
      id_1,
      id_7,
      id_0,
      id_2,
      id_7,
      id_2,
      id_3,
      id_3,
      id_7,
      id_1
  );
  id_8(
      .id_0(1 - 1)
  );
  wire id_9;
  wire id_10;
endmodule
