// Seed: 1778093172
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    output tri0 id_3,
    output uwire id_4,
    output wire id_5,
    input tri0 id_6,
    output wand id_7,
    input wand id_8,
    input wor id_9,
    output wand id_10
);
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input  wand id_2,
    output tri1 id_3,
    input  wand id_4
);
  assign id_3.id_4 = id_4 | -1;
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1,
      id_2,
      id_0,
      id_4,
      id_4,
      id_1
  );
  logic id_6;
endmodule
