// Seed: 2364181162
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_6;
  assign id_6 = 1 ** 1;
  assign id_6 = id_4 + id_4;
  wire id_7;
  module_2 modCall_1 (
      id_1,
      id_6,
      id_7,
      id_3,
      id_6
  );
  wire id_8;
endmodule
module module_1 ();
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6 = id_6;
endmodule
