module i_PSGChannelSummer(
input [3:0] outctrl,	// channel input enable control
input [21:0] o,		// summed input
input [1:0] sel ,
input clk_i,			// master clock
input [19:0] tmc_i,		// time-multiplexed channel input
input [7:0] cnt		// select counter
);

assert property(@(posedge clk_i) (cnt == 8'd0) |-> (o == 22'd0 + (tmc_i & {20{outctrl[sel]}})); assert property(@(posedge clk_i) (cnt < 8'd4) |-> (o == $past(o) + (tmc_i & {20{outctrl[sel]}}));
endmodule