#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26c51a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26e0630 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x26c5630 .functor NOT 1, L_0x273b670, C4<0>, C4<0>, C4<0>;
L_0x273b400 .functor XOR 12, L_0x273b2c0, L_0x273b360, C4<000000000000>, C4<000000000000>;
L_0x273b560 .functor XOR 12, L_0x273b400, L_0x273b4c0, C4<000000000000>, C4<000000000000>;
v0x27372f0_0 .net *"_ivl_10", 11 0, L_0x273b4c0;  1 drivers
v0x27373f0_0 .net *"_ivl_12", 11 0, L_0x273b560;  1 drivers
v0x27374d0_0 .net *"_ivl_2", 11 0, L_0x273b220;  1 drivers
v0x2737590_0 .net *"_ivl_4", 11 0, L_0x273b2c0;  1 drivers
v0x2737670_0 .net *"_ivl_6", 11 0, L_0x273b360;  1 drivers
v0x27377a0_0 .net *"_ivl_8", 11 0, L_0x273b400;  1 drivers
v0x2737880_0 .var "clk", 0 0;
v0x2737920_0 .net "in", 0 0, v0x27360f0_0;  1 drivers
v0x27379c0_0 .net "next_state_dut", 9 0, v0x2736ca0_0;  1 drivers
v0x2737af0_0 .net "next_state_ref", 9 0, L_0x273aaa0;  1 drivers
v0x2737c00_0 .net "out1_dut", 0 0, v0x2736d60_0;  1 drivers
v0x2737ca0_0 .net "out1_ref", 0 0, L_0x26c8480;  1 drivers
v0x2737d40_0 .net "out2_dut", 0 0, v0x2736e30_0;  1 drivers
v0x2737de0_0 .net "out2_ref", 0 0, L_0x26c9320;  1 drivers
v0x2737eb0_0 .net "state", 9 0, v0x2736420_0;  1 drivers
v0x2737f50_0 .var/2u "stats1", 287 0;
v0x2737ff0_0 .var/2u "strobe", 0 0;
v0x27381a0_0 .net "tb_match", 0 0, L_0x273b670;  1 drivers
v0x2738270_0 .net "tb_mismatch", 0 0, L_0x26c5630;  1 drivers
v0x2738310_0 .net "wavedrom_enable", 0 0, v0x2736660_0;  1 drivers
v0x27383e0_0 .net "wavedrom_title", 511 0, v0x2736720_0;  1 drivers
L_0x273b220 .concat [ 1 1 10 0], L_0x26c9320, L_0x26c8480, L_0x273aaa0;
L_0x273b2c0 .concat [ 1 1 10 0], L_0x26c9320, L_0x26c8480, L_0x273aaa0;
L_0x273b360 .concat [ 1 1 10 0], v0x2736e30_0, v0x2736d60_0, v0x2736ca0_0;
L_0x273b4c0 .concat [ 1 1 10 0], L_0x26c9320, L_0x26c8480, L_0x273aaa0;
L_0x273b670 .cmp/eeq 12, L_0x273b220, L_0x273b560;
S_0x26e07c0 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x26e0630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x26c8480 .functor OR 1, L_0x2738530, L_0x27385d0, C4<0>, C4<0>;
L_0x26c9320 .functor OR 1, L_0x2738760, L_0x2738800, C4<0>, C4<0>;
L_0x26c9a70 .functor OR 1, L_0x2738ce0, L_0x2738d80, C4<0>, C4<0>;
L_0x26c6480 .functor OR 1, L_0x26c9a70, L_0x2738f10, C4<0>, C4<0>;
L_0x26ee220 .functor OR 1, L_0x26c6480, L_0x2739080, C4<0>, C4<0>;
L_0x270c780 .functor AND 1, L_0x27389c0, L_0x26ee220, C4<1>, C4<1>;
L_0x2739460 .functor OR 1, L_0x27392b0, L_0x2739350, C4<0>, C4<0>;
L_0x2739610 .functor OR 1, L_0x2739460, L_0x2739570, C4<0>, C4<0>;
L_0x2739770 .functor AND 1, v0x27360f0_0, L_0x2739610, C4<1>, C4<1>;
L_0x27393f0 .functor AND 1, v0x27360f0_0, L_0x2739830, C4<1>, C4<1>;
L_0x2739cb0 .functor AND 1, v0x27360f0_0, L_0x2739a00, C4<1>, C4<1>;
L_0x2739e50 .functor AND 1, v0x27360f0_0, L_0x2739d20, C4<1>, C4<1>;
L_0x273a020 .functor AND 1, v0x27360f0_0, L_0x2739f80, C4<1>, C4<1>;
L_0x273a250 .functor AND 1, v0x27360f0_0, L_0x273a110, C4<1>, C4<1>;
L_0x2739f10 .functor OR 1, L_0x273a3c0, L_0x273a460, C4<0>, C4<0>;
L_0x273a6b0 .functor AND 1, v0x27360f0_0, L_0x2739f10, C4<1>, C4<1>;
L_0x273a960 .functor AND 1, L_0x273a1b0, L_0x273a800, C4<1>, C4<1>;
L_0x273b020 .functor AND 1, L_0x273ae10, L_0x273af80, C4<1>, C4<1>;
v0x26c8630_0 .net *"_ivl_1", 0 0, L_0x2738530;  1 drivers
v0x26c9430_0 .net *"_ivl_100", 0 0, L_0x273ae10;  1 drivers
v0x26c94d0_0 .net *"_ivl_102", 0 0, L_0x273af80;  1 drivers
v0x26c9ce0_0 .net *"_ivl_104", 0 0, L_0x273b020;  1 drivers
v0x26c9d80_0 .net *"_ivl_15", 0 0, L_0x27389c0;  1 drivers
v0x26c65d0_0 .net *"_ivl_17", 4 0, L_0x2738af0;  1 drivers
v0x26c6670_0 .net *"_ivl_19", 0 0, L_0x2738ce0;  1 drivers
v0x2732bf0_0 .net *"_ivl_21", 0 0, L_0x2738d80;  1 drivers
v0x2732cd0_0 .net *"_ivl_22", 0 0, L_0x26c9a70;  1 drivers
v0x2732db0_0 .net *"_ivl_25", 0 0, L_0x2738f10;  1 drivers
v0x2732e90_0 .net *"_ivl_26", 0 0, L_0x26c6480;  1 drivers
v0x2732f70_0 .net *"_ivl_29", 0 0, L_0x2739080;  1 drivers
v0x2733050_0 .net *"_ivl_3", 0 0, L_0x27385d0;  1 drivers
v0x2733130_0 .net *"_ivl_30", 0 0, L_0x26ee220;  1 drivers
v0x2733210_0 .net *"_ivl_33", 0 0, L_0x270c780;  1 drivers
v0x27332d0_0 .net *"_ivl_37", 0 0, L_0x27392b0;  1 drivers
v0x27333b0_0 .net *"_ivl_39", 0 0, L_0x2739350;  1 drivers
v0x2733490_0 .net *"_ivl_40", 0 0, L_0x2739460;  1 drivers
v0x2733570_0 .net *"_ivl_43", 0 0, L_0x2739570;  1 drivers
v0x2733650_0 .net *"_ivl_44", 0 0, L_0x2739610;  1 drivers
v0x2733730_0 .net *"_ivl_47", 0 0, L_0x2739770;  1 drivers
v0x27337f0_0 .net *"_ivl_51", 0 0, L_0x2739830;  1 drivers
v0x27338d0_0 .net *"_ivl_53", 0 0, L_0x27393f0;  1 drivers
v0x2733990_0 .net *"_ivl_57", 0 0, L_0x2739a00;  1 drivers
v0x2733a70_0 .net *"_ivl_59", 0 0, L_0x2739cb0;  1 drivers
v0x2733b30_0 .net *"_ivl_63", 0 0, L_0x2739d20;  1 drivers
v0x2733c10_0 .net *"_ivl_65", 0 0, L_0x2739e50;  1 drivers
v0x2733cd0_0 .net *"_ivl_69", 0 0, L_0x2739f80;  1 drivers
v0x2733db0_0 .net *"_ivl_7", 0 0, L_0x2738760;  1 drivers
v0x2733e90_0 .net *"_ivl_71", 0 0, L_0x273a020;  1 drivers
v0x2733f50_0 .net *"_ivl_75", 0 0, L_0x273a110;  1 drivers
v0x2734030_0 .net *"_ivl_77", 0 0, L_0x273a250;  1 drivers
v0x27340f0_0 .net *"_ivl_81", 0 0, L_0x273a3c0;  1 drivers
v0x27343e0_0 .net *"_ivl_83", 0 0, L_0x273a460;  1 drivers
v0x27344c0_0 .net *"_ivl_84", 0 0, L_0x2739f10;  1 drivers
v0x27345a0_0 .net *"_ivl_87", 0 0, L_0x273a6b0;  1 drivers
v0x2734660_0 .net *"_ivl_9", 0 0, L_0x2738800;  1 drivers
v0x2734740_0 .net *"_ivl_91", 0 0, L_0x273a1b0;  1 drivers
v0x2734800_0 .net *"_ivl_93", 0 0, L_0x273a800;  1 drivers
v0x27348e0_0 .net *"_ivl_95", 0 0, L_0x273a960;  1 drivers
v0x27349a0_0 .net "in", 0 0, v0x27360f0_0;  alias, 1 drivers
v0x2734a60_0 .net "next_state", 9 0, L_0x273aaa0;  alias, 1 drivers
v0x2734b40_0 .net "out1", 0 0, L_0x26c8480;  alias, 1 drivers
v0x2734c00_0 .net "out2", 0 0, L_0x26c9320;  alias, 1 drivers
v0x2734cc0_0 .net "state", 9 0, v0x2736420_0;  alias, 1 drivers
L_0x2738530 .part v0x2736420_0, 8, 1;
L_0x27385d0 .part v0x2736420_0, 9, 1;
L_0x2738760 .part v0x2736420_0, 7, 1;
L_0x2738800 .part v0x2736420_0, 9, 1;
L_0x27389c0 .reduce/nor v0x27360f0_0;
L_0x2738af0 .part v0x2736420_0, 0, 5;
L_0x2738ce0 .reduce/or L_0x2738af0;
L_0x2738d80 .part v0x2736420_0, 7, 1;
L_0x2738f10 .part v0x2736420_0, 8, 1;
L_0x2739080 .part v0x2736420_0, 9, 1;
L_0x27392b0 .part v0x2736420_0, 0, 1;
L_0x2739350 .part v0x2736420_0, 8, 1;
L_0x2739570 .part v0x2736420_0, 9, 1;
L_0x2739830 .part v0x2736420_0, 1, 1;
L_0x2739a00 .part v0x2736420_0, 2, 1;
L_0x2739d20 .part v0x2736420_0, 3, 1;
L_0x2739f80 .part v0x2736420_0, 4, 1;
L_0x273a110 .part v0x2736420_0, 5, 1;
L_0x273a3c0 .part v0x2736420_0, 6, 1;
L_0x273a460 .part v0x2736420_0, 7, 1;
L_0x273a1b0 .reduce/nor v0x27360f0_0;
L_0x273a800 .part v0x2736420_0, 5, 1;
LS_0x273aaa0_0_0 .concat8 [ 1 1 1 1], L_0x270c780, L_0x2739770, L_0x27393f0, L_0x2739cb0;
LS_0x273aaa0_0_4 .concat8 [ 1 1 1 1], L_0x2739e50, L_0x273a020, L_0x273a250, L_0x273a6b0;
LS_0x273aaa0_0_8 .concat8 [ 1 1 0 0], L_0x273a960, L_0x273b020;
L_0x273aaa0 .concat8 [ 4 4 2 0], LS_0x273aaa0_0_0, LS_0x273aaa0_0_4, LS_0x273aaa0_0_8;
L_0x273ae10 .reduce/nor v0x27360f0_0;
L_0x273af80 .part v0x2736420_0, 6, 1;
S_0x2734e40 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x26e0630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x2735e70_0 .net "clk", 0 0, v0x2737880_0;  1 drivers
v0x2735f50_0 .var/2s "errored1", 31 0;
v0x2736030_0 .var/2s "errored2", 31 0;
v0x27360f0_0 .var "in", 0 0;
v0x2736190_0 .net "next_state_dut", 9 0, v0x2736ca0_0;  alias, 1 drivers
v0x27362a0_0 .net "next_state_ref", 9 0, L_0x273aaa0;  alias, 1 drivers
v0x2736360_0 .var/2s "onehot_error", 31 0;
v0x2736420_0 .var "state", 9 0;
v0x27364e0_0 .var "state_error", 9 0;
v0x27365a0_0 .net "tb_match", 0 0, L_0x273b670;  alias, 1 drivers
v0x2736660_0 .var "wavedrom_enable", 0 0;
v0x2736720_0 .var "wavedrom_title", 511 0;
E_0x26dc470 .event negedge, v0x2735e70_0;
E_0x26dc6c0 .event posedge, v0x2735e70_0;
S_0x2735080 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x2734e40;
 .timescale -12 -12;
v0x27352c0_0 .var/2s "i", 31 0;
E_0x26dbd40/0 .event negedge, v0x2735e70_0;
E_0x26dbd40/1 .event posedge, v0x2735e70_0;
E_0x26dbd40 .event/or E_0x26dbd40/0, E_0x26dbd40/1;
S_0x27353c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x2734e40;
 .timescale -12 -12;
v0x27355c0_0 .var/2s "i", 31 0;
S_0x27356a0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x2734e40;
 .timescale -12 -12;
v0x2735880_0 .var/2s "i", 31 0;
S_0x2735960 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x2734e40;
 .timescale -12 -12;
v0x2735b40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2735c40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x2734e40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2736900 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x26e0630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
v0x2736b90_0 .net "in", 0 0, v0x27360f0_0;  alias, 1 drivers
v0x2736ca0_0 .var "next_state", 9 0;
v0x2736d60_0 .var "out1", 0 0;
v0x2736e30_0 .var "out2", 0 0;
v0x2736ed0_0 .net "state", 9 0, v0x2736420_0;  alias, 1 drivers
E_0x26bba20 .event anyedge, v0x2734cc0_0, v0x27349a0_0;
S_0x27370d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x26e0630;
 .timescale -12 -12;
E_0x2714e40 .event anyedge, v0x2737ff0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2737ff0_0;
    %nor/r;
    %assign/vec4 v0x2737ff0_0, 0;
    %wait E_0x2714e40;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2734e40;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2735f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2736030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2736360_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27364e0_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x2734e40;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26dc6c0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x26dbd40;
    %load/vec4 v0x27364e0_0;
    %load/vec4 v0x27362a0_0;
    %load/vec4 v0x2736190_0;
    %xor;
    %or;
    %assign/vec4 v0x27364e0_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x2734e40;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x2736420_0, 0;
    %wait E_0x26dc470;
    %fork t_1, S_0x2735080;
    %jmp t_0;
    .scope S_0x2735080;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27352c0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27352c0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x26dbd40;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x27352c0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x2736420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27360f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27352c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27352c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2734e40;
t_0 %join;
    %fork t_3, S_0x27353c0;
    %jmp t_2;
    .scope S_0x27353c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27355c0_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x27355c0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x26dbd40;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x27355c0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x2736420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27360f0_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27355c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27355c0_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x2734e40;
t_2 %join;
    %wait E_0x26dc470;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2735c40;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26dbd40;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x2736420_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27360f0_0, 0;
    %load/vec4 v0x27365a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2736360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2736360_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2735f50_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26dbd40;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x2736420_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27360f0_0, 0;
    %load/vec4 v0x27365a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2735f50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2735f50_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x2736360_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x2735f50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2736030_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26dbd40;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x2736420_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27360f0_0, 0;
    %load/vec4 v0x27365a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2736030_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2736030_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x2736360_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x2736030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x2736360_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x2735f50_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x2736030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x27356a0;
    %jmp t_4;
    .scope S_0x27356a0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2735880_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x2735880_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x27364e0_0;
    %load/vec4 v0x2735880_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x2735880_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2735880_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2735880_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x2734e40;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2736900;
T_6 ;
    %wait E_0x26bba20;
    %load/vec4 v0x2736ed0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0x2736b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
T_6.13 ;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0x2736b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %pushi/vec4 4, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
T_6.15 ;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x2736b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 8, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
T_6.17 ;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x2736b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %pushi/vec4 16, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
T_6.19 ;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x2736b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %pushi/vec4 32, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
T_6.21 ;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x2736b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %pushi/vec4 64, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
T_6.23 ;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x2736b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %pushi/vec4 128, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 256, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
T_6.25 ;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x2736b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.26, 8;
    %pushi/vec4 128, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
    %jmp T_6.27;
T_6.26 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
T_6.27 ;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x2736b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.28, 8;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
    %jmp T_6.29;
T_6.28 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
T_6.29 ;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x2736b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.30, 8;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
    %jmp T_6.31;
T_6.30 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x2736ca0_0, 0, 10;
T_6.31 ;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %load/vec4 v0x2736ed0_0;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2736d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2736e30_0, 0, 1;
    %jmp T_6.36;
T_6.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2736d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2736e30_0, 0, 1;
    %jmp T_6.36;
T_6.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2736d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2736e30_0, 0, 1;
    %jmp T_6.36;
T_6.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2736d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2736e30_0, 0, 1;
    %jmp T_6.36;
T_6.36 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x26e0630;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2737880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2737ff0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x26e0630;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x2737880_0;
    %inv;
    %store/vec4 v0x2737880_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x26e0630;
T_9 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2735e70_0, v0x2738270_0, v0x2737920_0, v0x2737eb0_0, v0x2737af0_0, v0x27379c0_0, v0x2737ca0_0, v0x2737c00_0, v0x2737de0_0, v0x2737d40_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x26e0630;
T_10 ;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_10.1 ;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_10.3 ;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_10.5 ;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x26e0630;
T_11 ;
    %wait E_0x26dbd40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2737f50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2737f50_0, 4, 32;
    %load/vec4 v0x27381a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2737f50_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2737f50_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2737f50_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x2737af0_0;
    %load/vec4 v0x2737af0_0;
    %load/vec4 v0x27379c0_0;
    %xor;
    %load/vec4 v0x2737af0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2737f50_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2737f50_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x2737ca0_0;
    %load/vec4 v0x2737ca0_0;
    %load/vec4 v0x2737c00_0;
    %xor;
    %load/vec4 v0x2737ca0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2737f50_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2737f50_0, 4, 32;
T_11.8 ;
    %load/vec4 v0x2737de0_0;
    %load/vec4 v0x2737de0_0;
    %load/vec4 v0x2737d40_0;
    %xor;
    %load/vec4 v0x2737de0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.12, 6;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2737f50_0, 4, 32;
T_11.14 ;
    %load/vec4 v0x2737f50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2737f50_0, 4, 32;
T_11.12 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/fsm_onehot/iter0/response20/top_module.sv";
