-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Mon Mar 14 15:48:35 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_dlconstant_gpio_2_0 -prefix
--               design_1_dlconstant_gpio_2_0_ design_1_dlconstant_gpio_2_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1072)
`protect data_block
YaGAsDr6qeeKn4HQh0k+WLUZQ4iV6qienJG4j8els7xXcu/H6kIKw6zXSdqpL8rb06p2SgJdN3Ls
ie2y1vODxAabx+nF+ZalRdwcxgwpAfXHWZKna+ziI+b8dD0UiFZCeAi5BGRwYT1zKLox3nLNlGtd
BbBN6DrqD7mdemGQlcpYJvlmE7pnRirxBj0GukeEpoHLgySAvryjfDpkkm8VW7z5gL4tpTLikM0r
9QqJN00cvg8XzX9HqPW5D1TkvK2gOvUHSM9Rryj+TnwqJlrb8hYzVmGsxwtATgxSkh0dgxemaTQO
KkTFACj8Ch/tj0yH51i2UBIlqpjW5RCLHDvMp1HeVfF6/CEy39D+TnFz9JbsQUNQH4kN7naQl/te
VPWEVJGxdwL5PK/iLMFXbU9zi7TxDXNvhc+JkelQQ9mdwUPNepqw9IJRSY3dw4JClj/BRBF1hPGV
SmrWajQXUGTxmJajCuWaVzBilD76g4VRlIOkMpicruRLv48a6TOWiV8lLES/3t+3dazarayHl57I
rQB2C51eTgr61F9ZHbvO6Q4gotTbpSWwbBS7uWlLlq7jy6zxAFurYCHHuvHa2mATBsKTe331/CyS
+12TpyZTSfzzL04OQlBC3/9yfscrCTpH7cl0MF8Ylf0dvABiYBBW5DzxouwJ7NsLwr/Q7B8RVR+u
JfOJjeFX1rB3Pzy0zouG78s6JRoHmBg/42Hd59NSRuTycOLspViSHdtEEQL2OrcL8euqt050N22u
r9CWtc6109TCwoTDCidCsQuyKRaaZhuDK4UkG7zRMAH+prW08qpEqyG6FGkEC7tFvhnOlU37KnFi
mANoyE33qz227wiKMgAI7PM7BnkmGRxrpH0331x+T3LmpIr3gBrm9aF1tlvA7krK4f/zuEyK0WMt
hbpOCgT1sxc+7zcOJ7xQ55CbGNVnZUjvx8XbHXpyfnqQxAVfCndzQ4D6tMxeT3OcFPBPb8HRN/X6
cqa/1UX1/p7HxsNE0oiNvUT5hvofhDW8nU2jtxwIDZ9gtwCqX94rHlLfwrBu5v45XWbb3zpcrAYU
cpGyd8v+wFdkvZZnxEpf0K2W1NQqIoUu2aaknYg6l/6wa3xflgKhlPc5jalblBfjldbr7fkIdBSe
4tImBMfM6w3Gv0EP7B/W/WYdrHJEJzCV1UR9VfejGeay8SlvSp9F9vXPbS1mVdEeBY3kIdfWiztV
IUls2PR3VPBkTK/X7yEtRqKW7JvHDWLB3HSTRQFrXF/+lDYVd6o0/UtIYHI2djR1JAODZdqhp1nQ
fXmdEiPyMUww4yEoElp9wJZvfWfHfYDrlC7MGN3JY4ZdcIiea7qsPLAg2NFPbc6/3WLWtksBeqcy
GSrJAUlaCSImRc5ds60m59mVUuTeAM/rqURlglv0i+pcdnZJe6wBj1IJ6QV9aQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_2_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_2_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_2_0 : entity is "design_1_dlconstant_gpio_2_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_2_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_2_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_2_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_2_0;

architecture STRUCTURE of design_1_dlconstant_gpio_2_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_2_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
