{
  "module_name": "smu_8_0_d.h",
  "hash_id": "568e6a2c83491743b82aafe60c62bebcb18c72ac95d4d7d2196ff2f8e38f3bdf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/smu/smu_8_0_d.h",
  "human_readable_source": " \n\n#ifndef SMU_8_0_D_H\n#define SMU_8_0_D_H\n\n#define ixTHM_TCON_CSR_CONFIG                                                   0xd82014a4\n#define ixTHM_TCON_CSR_DATA                                                     0xd82014a8\n#define ixTHM_TCON_HTC                                                          0xd8200c64\n#define ixTHM_TCON_CUR_TMP                                                      0xd8200ca4\n#define ixTHM_TCON_THERM_TRIP                                                   0xd8200ce4\n#define ixTHM_GPIO_PROCHOT_CTRL                                                 0xd8200d00\n#define ixTHM_GPIO_THERMTRIP_CTRL                                               0xd8200d04\n#define ixTHM_THERMAL_INT_ENA                                                   0xd8200d10\n#define ixTHM_THERMAL_INT_CTRL                                                  0xd8200d14\n#define ixTHM_THERMAL_INT_STATUS                                                0xd8200d18\n#define ixTMON0_RDIL0_DATA                                                      0xd8202000\n#define ixTMON0_RDIL1_DATA                                                      0xd8202004\n#define ixTMON0_RDIL2_DATA                                                      0xd8202008\n#define ixTMON0_RDIL3_DATA                                                      0xd820200c\n#define ixTMON0_RDIL4_DATA                                                      0xd8202010\n#define ixTMON0_RDIL5_DATA                                                      0xd8202014\n#define ixTMON0_RDIL6_DATA                                                      0xd8202018\n#define ixTMON0_RDIL7_DATA                                                      0xd820201c\n#define ixTMON0_RDIL8_DATA                                                      0xd8202020\n#define ixTMON0_RDIL9_DATA                                                      0xd8202024\n#define ixTMON0_RDIL10_DATA                                                     0xd8202028\n#define ixTMON0_RDIL11_DATA                                                     0xd820202c\n#define ixTMON0_RDIL12_DATA                                                     0xd8202030\n#define ixTMON0_RDIL13_DATA                                                     0xd8202034\n#define ixTMON0_RDIL14_DATA                                                     0xd8202038\n#define ixTMON0_RDIL15_DATA                                                     0xd820203c\n#define ixTMON0_RDIR0_DATA                                                      0xd8202040\n#define ixTMON0_RDIR1_DATA                                                      0xd8202044\n#define ixTMON0_RDIR2_DATA                                                      0xd8202048\n#define ixTMON0_RDIR3_DATA                                                      0xd820204c\n#define ixTMON0_RDIR4_DATA                                                      0xd8202050\n#define ixTMON0_RDIR5_DATA                                                      0xd8202054\n#define ixTMON0_RDIR6_DATA                                                      0xd8202058\n#define ixTMON0_RDIR7_DATA                                                      0xd820205c\n#define ixTMON0_RDIR8_DATA                                                      0xd8202060\n#define ixTMON0_RDIR9_DATA                                                      0xd8202064\n#define ixTMON0_RDIR10_DATA                                                     0xd8202068\n#define ixTMON0_RDIR11_DATA                                                     0xd820206c\n#define ixTMON0_RDIR12_DATA                                                     0xd8202070\n#define ixTMON0_RDIR13_DATA                                                     0xd8202074\n#define ixTMON0_RDIR14_DATA                                                     0xd8202078\n#define ixTMON0_RDIR15_DATA                                                     0xd820207c\n#define ixTMON0_INT_DATA                                                        0xd8202080\n#define ixTMON0_RDIL_PRESENT0                                                   0xd8202084\n#define ixTMON0_RDIL_PRESENT1                                                   0xd8202088\n#define ixTMON0_RDIR_PRESENT0                                                   0xd820208c\n#define ixTMON0_RDIR_PRESENT1                                                   0xd8202090\n#define ixTMON0_CONFIG                                                          0xd8202098\n#define ixTMON0_TEMP_CALC_COEFF0                                                0xd82020a0\n#define ixTMON0_TEMP_CALC_COEFF1                                                0xd82020a4\n#define ixTMON0_TEMP_CALC_COEFF2                                                0xd82020a8\n#define ixTMON0_TEMP_CALC_COEFF3                                                0xd82020ac\n#define ixTMON0_TEMP_CALC_COEFF4                                                0xd82020b0\n#define ixTMON0_DEBUG0                                                          0xd82020b4\n#define ixTMON0_DEBUG1                                                          0xd82020b8\n#define ixTMON1_RDIL0_DATA                                                      0xd8202100\n#define ixTMON1_RDIL1_DATA                                                      0xd8202104\n#define ixTMON1_RDIL2_DATA                                                      0xd8202108\n#define ixTMON1_RDIL3_DATA                                                      0xd820210c\n#define ixTMON1_RDIL4_DATA                                                      0xd8202110\n#define ixTMON1_RDIL5_DATA                                                      0xd8202114\n#define ixTMON1_RDIL6_DATA                                                      0xd8202118\n#define ixTMON1_RDIL7_DATA                                                      0xd820211c\n#define ixTMON1_RDIL8_DATA                                                      0xd8202120\n#define ixTMON1_RDIL9_DATA                                                      0xd8202124\n#define ixTMON1_RDIL10_DATA                                                     0xd8202128\n#define ixTMON1_RDIL11_DATA                                                     0xd820212c\n#define ixTMON1_RDIL12_DATA                                                     0xd8202130\n#define ixTMON1_RDIL13_DATA                                                     0xd8202134\n#define ixTMON1_RDIL14_DATA                                                     0xd8202138\n#define ixTMON1_RDIL15_DATA                                                     0xd820213c\n#define ixTMON1_RDIR0_DATA                                                      0xd8202140\n#define ixTMON1_RDIR1_DATA                                                      0xd8202144\n#define ixTMON1_RDIR2_DATA                                                      0xd8202148\n#define ixTMON1_RDIR3_DATA                                                      0xd820214c\n#define ixTMON1_RDIR4_DATA                                                      0xd8202150\n#define ixTMON1_RDIR5_DATA                                                      0xd8202154\n#define ixTMON1_RDIR6_DATA                                                      0xd8202158\n#define ixTMON1_RDIR7_DATA                                                      0xd820215c\n#define ixTMON1_RDIR8_DATA                                                      0xd8202160\n#define ixTMON1_RDIR9_DATA                                                      0xd8202164\n#define ixTMON1_RDIR10_DATA                                                     0xd8202168\n#define ixTMON1_RDIR11_DATA                                                     0xd820216c\n#define ixTMON1_RDIR12_DATA                                                     0xd8202170\n#define ixTMON1_RDIR13_DATA                                                     0xd8202174\n#define ixTMON1_RDIR14_DATA                                                     0xd8202178\n#define ixTMON1_RDIR15_DATA                                                     0xd820217c\n#define ixTMON1_INT_DATA                                                        0xd8202180\n#define ixTMON1_RDIL_PRESENT0                                                   0xd8202184\n#define ixTMON1_RDIL_PRESENT1                                                   0xd8202188\n#define ixTMON1_RDIR_PRESENT0                                                   0xd820218c\n#define ixTMON1_RDIR_PRESENT1                                                   0xd8202190\n#define ixTMON1_CONFIG                                                          0xd8202198\n#define ixTMON1_TEMP_CALC_COEFF0                                                0xd82021a0\n#define ixTMON1_TEMP_CALC_COEFF1                                                0xd82021a4\n#define ixTMON1_TEMP_CALC_COEFF2                                                0xd82021a8\n#define ixTMON1_TEMP_CALC_COEFF3                                                0xd82021ac\n#define ixTMON1_TEMP_CALC_COEFF4                                                0xd82021b0\n#define ixTMON1_DEBUG0                                                          0xd82021b4\n#define ixTMON1_DEBUG1                                                          0xd82021b8\n#define ixTHM_TMON0_REMOTE_START                                                0xd8202800\n#define ixTHM_TMON0_REMOTE_END                                                  0xd82028fc\n#define ixTHM_TMON1_REMOTE_START                                                0xd8202900\n#define ixTHM_TMON1_REMOTE_END                                                  0xd82029fc\n#define ixTHM_TCON_LOCAL0                                                       0xd8202e00\n#define ixTHM_TCON_LOCAL1                                                       0xd8202e04\n#define ixTHM_TCON_LOCAL2                                                       0xd8202e08\n#define ixTHM_TCON_LOCAL3                                                       0xd8202e0c\n#define ixTHM_TCON_LOCAL4                                                       0xd8202e10\n#define ixTHM_TCON_LOCAL5                                                       0xd8202e14\n#define ixTHM_TCON_LOCAL6                                                       0xd8202e18\n#define ixTHM_TCON_LOCAL7                                                       0xd8202e1c\n#define ixTHM_TCON_LOCAL8                                                       0xd8202e20\n#define ixTHM_TCON_LOCAL9                                                       0xd8202e24\n#define ixTHM_TCON_LOCAL10                                                      0xd8202e28\n#define ixTHM_TCON_LOCAL11                                                      0xd8202e2c\n#define ixTHM_TCON_LOCAL12                                                      0xd8202e30\n#define ixTHM_TCON_LOCAL13                                                      0xd8202ef8\n#define ixTHM_TCON_LOCAL14                                                      0xd8202efc\n#define ixTHM_FUSE0                                                             0xd8210000\n#define ixTHM_FUSE1                                                             0xd8210004\n#define ixTHM_FUSE2                                                             0xd8210008\n#define ixTHM_FUSE3                                                             0xd821000c\n#define ixTHM_FUSE4                                                             0xd8210010\n#define ixTHM_FUSE5                                                             0xd8210014\n#define ixTHM_FUSE6                                                             0xd8210018\n#define ixTHM_FUSE7                                                             0xd821001c\n#define ixTHM_FUSE8                                                             0xd8210020\n#define ixTHM_FUSE9                                                             0xd8210024\n#define ixTHM_FUSE10                                                            0xd8210028\n#define ixTHM_FUSE11                                                            0xd821002c\n#define ixTHM_FUSE12                                                            0xd8210030\n#define mmMP0PUB_IND_INDEX                                                      0x180\n#define mmMP_SMUIF0_MP0PUB_IND_INDEX                                            0x180\n#define mmMP_SMUIF1_MP0PUB_IND_INDEX                                            0x182\n#define mmMP_SMUIF2_MP0PUB_IND_INDEX                                            0x184\n#define mmMP_SMUIF3_MP0PUB_IND_INDEX                                            0x186\n#define mmMP_SMUIF4_MP0PUB_IND_INDEX                                            0x188\n#define mmMP_SMUIF5_MP0PUB_IND_INDEX                                            0x18a\n#define mmMP_SMUIF6_MP0PUB_IND_INDEX                                            0x18c\n#define mmMP_SMUIF7_MP0PUB_IND_INDEX                                            0x18e\n#define mmMP_SMUIF8_MP0PUB_IND_INDEX                                            0x190\n#define mmMP_SMUIF9_MP0PUB_IND_INDEX                                            0x192\n#define mmMP_SMUIF10_MP0PUB_IND_INDEX                                           0x194\n#define mmMP_SMUIF11_MP0PUB_IND_INDEX                                           0x196\n#define mmMP_SMUIF12_MP0PUB_IND_INDEX                                           0x198\n#define mmMP_SMUIF13_MP0PUB_IND_INDEX                                           0x19a\n#define mmMP_SMUIF14_MP0PUB_IND_INDEX                                           0x19c\n#define mmMP_SMUIF15_MP0PUB_IND_INDEX                                           0x19e\n#define mmMP0PUB_IND_DATA                                                       0x181\n#define mmMP_SMUIF0_MP0PUB_IND_DATA                                             0x181\n#define mmMP_SMUIF1_MP0PUB_IND_DATA                                             0x183\n#define mmMP_SMUIF2_MP0PUB_IND_DATA                                             0x185\n#define mmMP_SMUIF3_MP0PUB_IND_DATA                                             0x187\n#define mmMP_SMUIF4_MP0PUB_IND_DATA                                             0x189\n#define mmMP_SMUIF5_MP0PUB_IND_DATA                                             0x18b\n#define mmMP_SMUIF6_MP0PUB_IND_DATA                                             0x18d\n#define mmMP_SMUIF7_MP0PUB_IND_DATA                                             0x18f\n#define mmMP_SMUIF8_MP0PUB_IND_DATA                                             0x191\n#define mmMP_SMUIF9_MP0PUB_IND_DATA                                             0x193\n#define mmMP_SMUIF10_MP0PUB_IND_DATA                                            0x195\n#define mmMP_SMUIF11_MP0PUB_IND_DATA                                            0x197\n#define mmMP_SMUIF12_MP0PUB_IND_DATA                                            0x199\n#define mmMP_SMUIF13_MP0PUB_IND_DATA                                            0x19b\n#define mmMP_SMUIF14_MP0PUB_IND_DATA                                            0x19d\n#define mmMP_SMUIF15_MP0PUB_IND_DATA                                            0x19f\n#define mmMP0PUB_IND_INDEX_0                                                    0x180\n#define mmMP0PUB_IND_DATA_0                                                     0x181\n#define mmMP0PUB_IND_INDEX_1                                                    0x182\n#define mmMP0PUB_IND_DATA_1                                                     0x183\n#define mmMP0PUB_IND_INDEX_2                                                    0x184\n#define mmMP0PUB_IND_DATA_2                                                     0x185\n#define mmMP0PUB_IND_INDEX_3                                                    0x186\n#define mmMP0PUB_IND_DATA_3                                                     0x187\n#define mmMP0PUB_IND_INDEX_4                                                    0x188\n#define mmMP0PUB_IND_DATA_4                                                     0x189\n#define mmMP0PUB_IND_INDEX_5                                                    0x18a\n#define mmMP0PUB_IND_DATA_5                                                     0x18b\n#define mmMP0PUB_IND_INDEX_6                                                    0x18c\n#define mmMP0PUB_IND_DATA_6                                                     0x18d\n#define mmMP0PUB_IND_INDEX_7                                                    0x18e\n#define mmMP0PUB_IND_DATA_7                                                     0x18f\n#define mmMP0PUB_IND_INDEX_8                                                    0x190\n#define mmMP0PUB_IND_DATA_8                                                     0x191\n#define mmMP0PUB_IND_INDEX_9                                                    0x192\n#define mmMP0PUB_IND_DATA_9                                                     0x193\n#define mmMP0PUB_IND_INDEX_10                                                   0x194\n#define mmMP0PUB_IND_DATA_10                                                    0x195\n#define mmMP0PUB_IND_INDEX_11                                                   0x196\n#define mmMP0PUB_IND_DATA_11                                                    0x197\n#define mmMP0PUB_IND_INDEX_12                                                   0x198\n#define mmMP0PUB_IND_DATA_12                                                    0x199\n#define mmMP0PUB_IND_INDEX_13                                                   0x19a\n#define mmMP0PUB_IND_DATA_13                                                    0x19b\n#define mmMP0PUB_IND_INDEX_14                                                   0x19c\n#define mmMP0PUB_IND_DATA_14                                                    0x19d\n#define mmMP0PUB_IND_INDEX_15                                                   0x19e\n#define mmMP0PUB_IND_DATA_15                                                    0x19f\n#define mmMP0_IND_ACCESS_CNTL                                                   0x1a0\n#define mmMP0_MSP_MESSAGE_0                                                     0x1a1\n#define mmMP0_MSP_MESSAGE_1                                                     0x1a2\n#define mmMP0_MSP_MESSAGE_2                                                     0x1a3\n#define mmMP0_MSP_MESSAGE_3                                                     0x1a4\n#define mmMP0_MSP_MESSAGE_4                                                     0x1a5\n#define mmMP0_MSP_MESSAGE_5                                                     0x1a6\n#define mmMP0_MSP_MESSAGE_6                                                     0x1a7\n#define mmMP0_MSP_MESSAGE_7                                                     0x1a8\n#define mmSAM_IH_EXT_ERR_INTR                                                   0x1a9\n#define mmSAM_IH_EXT_ERR_INTR_STATUS                                            0x1aa\n#define mmMP0_DISP_TIMER0_CTRL0                                                 0x1ab\n#define mmMP0_DISP_TIMER0_CTRL1                                                 0x1ac\n#define mmMP0_DISP_TIMER0_CMP_AUTOINC                                           0x1ad\n#define mmMP0_DISP_TIMER0_INTEN                                                 0x1ae\n#define mmMP0_DISP_TIMER0_OCMP_0_0                                              0x1af\n#define mmMP0_DISP_TIMER0_OCMP_0_1                                              0x1b0\n#define mmMP0_DISP_TIMER0_CNT                                                   0x1b1\n#define mmMP0_DISP_TIMER1_CTRL0                                                 0x1b2\n#define mmMP0_DISP_TIMER1_CTRL1                                                 0x1b3\n#define mmMP0_DISP_TIMER1_CMP_AUTOINC                                           0x1b4\n#define mmMP0_DISP_TIMER1_INTEN                                                 0x1b5\n#define mmMP0_DISP_TIMER1_OCMP_0_0                                              0x1b6\n#define mmMP0_DISP_TIMER1_OCMP_0_1                                              0x1b7\n#define mmMP0_DISP_TIMER1_CNT                                                   0x1b8\n#define mmSMU_MP1_SRBM2P_MSG_0                                                  0x1c0\n#define mmSMU_MP1_SRBM2P_MSG_1                                                  0x1c1\n#define mmSMU_MP1_SRBM2P_MSG_2                                                  0x1c2\n#define mmSMU_MP1_SRBM2P_MSG_3                                                  0x1c3\n#define mmSMU_MP1_SRBM2P_MSG_4                                                  0x1c4\n#define mmSMU_MP1_SRBM2P_MSG_5                                                  0x1c5\n#define mmSMU_MP1_SRBM2P_MSG_6                                                  0x1c6\n#define mmSMU_MP1_SRBM2P_MSG_7                                                  0x1c7\n#define mmSMU_MP1_SRBM2P_MSG_8                                                  0x1c8\n#define mmSMU_MP1_SRBM2P_MSG_9                                                  0x1c9\n#define mmSMU_MP1_SRBM2P_MSG_10                                                 0x1ca\n#define mmSMU_MP1_SRBM2P_MSG_11                                                 0x1cb\n#define mmSMU_MP1_SRBM2P_MSG_12                                                 0x1cc\n#define mmSMU_MP1_SRBM2P_MSG_13                                                 0x1cd\n#define mmSMU_MP1_SRBM2P_MSG_14                                                 0x1ce\n#define mmSMU_MP1_SRBM2P_MSG_15                                                 0x1cf\n#define mmSMU_MP1_SRBM2P_RESP_0                                                 0x1d0\n#define mmSMU_MP1_SRBM2P_RESP_1                                                 0x1d1\n#define mmSMU_MP1_SRBM2P_RESP_2                                                 0x1d2\n#define mmSMU_MP1_SRBM2P_RESP_3                                                 0x1d3\n#define mmSMU_MP1_SRBM2P_RESP_4                                                 0x1d4\n#define mmSMU_MP1_SRBM2P_RESP_5                                                 0x1d5\n#define mmSMU_MP1_SRBM2P_RESP_6                                                 0x1d6\n#define mmSMU_MP1_SRBM2P_RESP_7                                                 0x1d7\n#define mmSMU_MP1_SRBM2P_RESP_8                                                 0x1d8\n#define mmSMU_MP1_SRBM2P_RESP_9                                                 0x1d9\n#define mmSMU_MP1_SRBM2P_RESP_10                                                0x1da\n#define mmSMU_MP1_SRBM2P_RESP_11                                                0x1db\n#define mmSMU_MP1_SRBM2P_RESP_12                                                0x1dc\n#define mmSMU_MP1_SRBM2P_RESP_13                                                0x1dd\n#define mmSMU_MP1_SRBM2P_RESP_14                                                0x1de\n#define mmSMU_MP1_SRBM2P_RESP_15                                                0x1df\n#define mmSMU_MP1_SRBM2P_ARG_0                                                  0x1e0\n#define mmSMU_MP1_SRBM2P_ARG_1                                                  0x1e1\n#define mmSMU_MP1_SRBM2P_ARG_2                                                  0x1e2\n#define mmSMU_MP1_SRBM2P_ARG_3                                                  0x1e3\n#define mmSMU_MP1_SRBM2P_ARG_4                                                  0x1e4\n#define mmSMU_MP1_SRBM2P_ARG_5                                                  0x1e5\n#define mmSMU_MP1_SRBM2P_ARG_6                                                  0x1e6\n#define mmSMU_MP1_SRBM2P_ARG_7                                                  0x1e7\n#define mmSMU_MP1_SRBM2P_ARG_8                                                  0x1e8\n#define mmSMU_MP1_SRBM2P_ARG_9                                                  0x1e9\n#define mmSMU_MP1_SRBM2P_ARG_10                                                 0x1ea\n#define mmSMU_MP1_SRBM2P_ARG_11                                                 0x1eb\n#define mmSMU_MP1_SRBM2P_ARG_12                                                 0x1ec\n#define mmSMU_MP1_SRBM2P_ARG_13                                                 0x1ed\n#define mmSMU_MP1_SRBM2P_ARG_14                                                 0x1ee\n#define mmSMU_MP1_SRBM2P_ARG_15                                                 0x1ef\n#define mmSMU_MP1_ACP2MP_RESP                                                   0x1f0\n#define mmSMU_MP1_DC2MP_RESP                                                    0x1f1\n#define mmSMU_MP1_UVD2MP_RESP                                                   0x1f2\n#define mmSMU_MP1_VCE2MP_RESP                                                   0x1f3\n#define mmSMU_MP1_RLC2MP_RESP                                                   0x1f4\n#define mmMP_FPS_CNT                                                            0x1f5\n#define mmSMU_DISP0_TIMER_INT_CONTROL                                           0x1f6\n#define mmSMU_DISP1_TIMER_INT_CONTROL                                           0x1f7\n#define mmSMU_SRBM_CONFIG                                                       0x1f8\n#define ixMP_FPS_CNT_XBAR                                                       0xcf200800\n#define ixMP_SRBM_CONFIG_XBAR                                                   0xcf200804\n#define ixMP_SRBM_CONTROL                                                       0xcf200c00\n#define ixMP_SRBM_ACCVIO_LOG                                                    0xcf200c04\n#define ixMP_SRBM_ACCVIO_ADDR                                                   0xcf200c08\n#define ixMP_CRBBM_CONTROL                                                      0xcf200c0c\n#define ixMP_CRBBM_ACCVIO_LOG                                                   0xcf200c10\n#define ixMP_CRBBM_ACCVIO_ADDR                                                  0xcf200c14\n#define ixMP_DRAM_CNTL_WRREQ_CNTL                                               0xcf200000\n#define ixMP_DRAM_CNTL_WRREQ_CNTL_1                                             0xcf200004\n#define ixMP_DRAM_CNTL_WRREQ_LOW_ADDR                                           0xcf200008\n#define ixMP_DRAM_CNTL_WRREQ_HIGH_ADDR                                          0xcf20000c\n#define ixMP_DRAM_CNTL_WRREQ_MASK                                               0xcf200010\n#define ixMP_DRAM_CNTL_WRREQ_DATA_0                                             0xcf200014\n#define ixMP_DRAM_CNTL_WRREQ_DATA_1                                             0xcf200018\n#define ixMP_DRAM_CNTL_WRREQ_DATA_2                                             0xcf20001c\n#define ixMP_DRAM_CNTL_WRREQ_DATA_3                                             0xcf200020\n#define ixMP_DRAM_CNTL_WRREQ_DATA_4                                             0xcf200024\n#define ixMP_DRAM_CNTL_WRREQ_DATA_5                                             0xcf200028\n#define ixMP_DRAM_CNTL_WRREQ_DATA_6                                             0xcf20002c\n#define ixMP_DRAM_CNTL_WRREQ_DATA_7                                             0xcf200030\n#define ixMP_DRAM_CNTL_WRREQ_STATUS                                             0xcf200038\n#define ixMP_DRAM_CNTL_WRRET_STATUS_0                                           0xcf20003c\n#define ixMP_DRAM_CNTL_RDREQ_ADDR                                               0xcf200040\n#define ixMP_DRAM_CNTL_RDREQ_CNTL                                               0xcf200044\n#define ixMP_DRAM_CNTL_RDREQ_CNTL_1                                             0xcf200048\n#define ixMP_DRAM_CNTL_RDRET_VALID                                              0xcf20004c\n#define ixMP_DRAM_CNTL_RDRET_NACK                                               0xcf200050\n#define ixMP_DRAM_CNTL_RDRET_DATA_0                                             0xcf200054\n#define ixMP_DRAM_CNTL_RDRET_DATA_1                                             0xcf200058\n#define ixMP_DRAM_CNTL_RDRET_DATA_2                                             0xcf20005c\n#define ixMP_DRAM_CNTL_RDRET_DATA_3                                             0xcf200060\n#define ixMP_DRAM_CNTL_RDRET_DATA_4                                             0xcf200064\n#define ixMP_DRAM_CNTL_RDRET_DATA_5                                             0xcf200068\n#define ixMP_DRAM_CNTL_RDRET_DATA_6                                             0xcf20006c\n#define ixMP_DRAM_CNTL_RDRET_DATA_7                                             0xcf200070\n#define ixMP_DRAM_CNTL_RDRET_DATA_8                                             0xcf200074\n#define ixMP_DRAM_CNTL_RDRET_DATA_9                                             0xcf200078\n#define ixMP_DRAM_CNTL_RDRET_DATA_10                                            0xcf20007c\n#define ixMP_DRAM_CNTL_RDRET_DATA_11                                            0xcf200080\n#define ixMP_DRAM_CNTL_RDRET_DATA_12                                            0xcf200084\n#define ixMP_DRAM_CNTL_RDRET_DATA_13                                            0xcf200088\n#define ixMP_DRAM_CNTL_RDRET_DATA_14                                            0xcf20008c\n#define ixMP_DRAM_CNTL_RDRET_DATA_15                                            0xcf200090\n#define ixMP_DRAM_CNTL_RDRET_DATA_16                                            0xcf200094\n#define ixMP_DRAM_CNTL_RDRET_DATA_17                                            0xcf200098\n#define ixMP_DRAM_CNTL_RDRET_DATA_18                                            0xcf20009c\n#define ixMP_DRAM_CNTL_RDRET_DATA_19                                            0xcf2000a0\n#define ixMP_DRAM_CNTL_RDRET_DATA_20                                            0xcf2000a4\n#define ixMP_DRAM_CNTL_RDRET_DATA_21                                            0xcf2000a8\n#define ixMP_DRAM_CNTL_RDRET_DATA_22                                            0xcf2000ac\n#define ixMP_DRAM_CNTL_RDRET_DATA_23                                            0xcf2000b0\n#define ixMP_DRAM_CNTL_RDRET_DATA_24                                            0xcf2000b4\n#define ixMP_DRAM_CNTL_RDRET_DATA_25                                            0xcf2000b8\n#define ixMP_DRAM_CNTL_RDRET_DATA_26                                            0xcf2000bc\n#define ixMP_DRAM_CNTL_RDRET_DATA_27                                            0xcf2000c0\n#define ixMP_DRAM_CNTL_RDRET_DATA_28                                            0xcf2000c4\n#define ixMP_DRAM_CNTL_RDRET_DATA_29                                            0xcf2000c8\n#define ixMP_DRAM_CNTL_RDRET_DATA_30                                            0xcf2000cc\n#define ixMP_DRAM_CNTL_RDRET_DATA_31                                            0xcf2000d0\n#define ixMP_DRAM_CNTL_RDRET_DATA_32                                            0xcf2000d4\n#define ixMP_DRAM_CNTL_RDRET_DATA_33                                            0xcf2000d8\n#define ixMP_DRAM_CNTL_RDRET_DATA_34                                            0xcf2000dc\n#define ixMP_DRAM_CNTL_RDRET_DATA_35                                            0xcf2000e0\n#define ixMP_DRAM_CNTL_RDRET_DATA_36                                            0xcf2000e4\n#define ixMP_DRAM_CNTL_RDRET_DATA_37                                            0xcf2000e8\n#define ixMP_DRAM_CNTL_RDRET_DATA_38                                            0xcf2000ec\n#define ixMP_DRAM_CNTL_RDRET_DATA_39                                            0xcf2000f0\n#define ixMP_DRAM_CNTL_RDRET_DATA_40                                            0xcf2000f4\n#define ixMP_DRAM_CNTL_RDRET_DATA_41                                            0xcf2000f8\n#define ixMP_DRAM_CNTL_RDRET_DATA_42                                            0xcf2000fc\n#define ixMP_DRAM_CNTL_RDRET_DATA_43                                            0xcf200100\n#define ixMP_DRAM_CNTL_RDRET_DATA_44                                            0xcf200104\n#define ixMP_DRAM_CNTL_RDRET_DATA_45                                            0xcf200108\n#define ixMP_DRAM_CNTL_RDRET_DATA_46                                            0xcf20010c\n#define ixMP_DRAM_CNTL_RDRET_DATA_47                                            0xcf200110\n#define ixMP_DRAM_CNTL_RDRET_DATA_48                                            0xcf200114\n#define ixMP_DRAM_CNTL_RDRET_DATA_49                                            0xcf200118\n#define ixMP_DRAM_CNTL_RDRET_DATA_50                                            0xcf20011c\n#define ixMP_DRAM_CNTL_RDRET_DATA_51                                            0xcf200120\n#define ixMP_DRAM_CNTL_RDRET_DATA_52                                            0xcf200124\n#define ixMP_DRAM_CNTL_RDRET_DATA_53                                            0xcf200128\n#define ixMP_DRAM_CNTL_RDRET_DATA_54                                            0xcf20012c\n#define ixMP_DRAM_CNTL_RDRET_DATA_55                                            0xcf200130\n#define ixMP_DRAM_CNTL_RDRET_DATA_56                                            0xcf200134\n#define ixMP_DRAM_CNTL_RDRET_DATA_57                                            0xcf200138\n#define ixMP_DRAM_CNTL_RDRET_DATA_58                                            0xcf20013c\n#define ixMP_DRAM_CNTL_RDRET_DATA_59                                            0xcf200140\n#define ixMP_DRAM_CNTL_RDRET_DATA_60                                            0xcf200144\n#define ixMP_DRAM_CNTL_RDRET_DATA_61                                            0xcf200148\n#define ixMP_DRAM_CNTL_RDRET_DATA_62                                            0xcf20014c\n#define ixMP_DRAM_CNTL_RDRET_DATA_63                                            0xcf200150\n#define ixMP_IOC_CTRL                                                           0xcf100000\n#define ixMP_IOC_RDDATA                                                         0xcf100004\n#define ixMP_IOC_PHASE1                                                         0xcf100008\n#define ixMP_IOC_PHASE2                                                         0xcf10000c\n#define ixMP_IOC_PHASE3                                                         0xcf100010\n#define ixMP_IOC_READ_0                                                         0xcf100024\n#define ixMP_IOC_READ_1                                                         0xcf100028\n#define ixMP_IOC_READ_2                                                         0xcf10002c\n#define ixMP_IOC_READ_3                                                         0xcf100030\n#define ixMP_IOC_READ_4                                                         0xcf100034\n#define ixMP_IOC_READ_5                                                         0xcf100038\n#define ixMP_IOC_READ_6                                                         0xcf10003c\n#define ixMP_IOC_READ_7                                                         0xcf100040\n#define ixMP_IOC_READ_8                                                         0xcf100044\n#define ixMP_IOC_READ_9                                                         0xcf100048\n#define ixMP_IOC_READ_10                                                        0xcf10004c\n#define ixMP_IOC_READ_11                                                        0xcf100050\n#define ixMP_IOC_READ_12                                                        0xcf100054\n#define ixMP_IOC_READ_13                                                        0xcf100058\n#define ixMP_IOC_READ_14                                                        0xcf10005c\n#define ixMP_IOC_READ_15                                                        0xcf100060\n#define ixMP_IOC_WRITE_0                                                        0xcf100064\n#define ixMP_IOC_WRITE_1                                                        0xcf100068\n#define ixMP_IOC_WRITE_2                                                        0xcf10006c\n#define ixMP_IOC_WRITE_3                                                        0xcf100070\n#define ixMP_IOC_WRITE_4                                                        0xcf100074\n#define ixMP_IOC_WRITE_5                                                        0xcf100078\n#define ixMP_IOC_WRITE_6                                                        0xcf10007c\n#define ixMP_IOC_WRITE_7                                                        0xcf100080\n#define ixMP_IOC_WRITE_8                                                        0xcf100084\n#define ixMP_IOC_WRITE_9                                                        0xcf100088\n#define ixMP_IOC_WRITE_10                                                       0xcf10008c\n#define ixMP_IOC_WRITE_11                                                       0xcf100090\n#define ixMP_IOC_WRITE_12                                                       0xcf100094\n#define ixMP_IOC_WRITE_13                                                       0xcf100098\n#define ixMP_IOC_WRITE_14                                                       0xcf10009c\n#define ixMP_IOC_WRITE_15                                                       0xcf1000a0\n#define ixMP_INTERRUPT_CONTROL                                                  0xcf200400\n#define ixMP0_SW_INT                                                            0xcf200404\n#define ixMP0_SW_INT_CTXID                                                      0xcf200408\n#define ixMP1_SW_INT                                                            0xcf20040c\n#define ixMP1_SW_INT_CTXID                                                      0xcf200410\n#define ixDISP_TIMER_ID                                                         0xcf200414\n#define mmPWRHW_SMC_IND_INDEX                                                   0x180\n#define mmPWRHW0_PWRHW_SMC_IND_INDEX                                            0x180\n#define mmPWRHW1_PWRHW_SMC_IND_INDEX                                            0x182\n#define mmPWRHW2_PWRHW_SMC_IND_INDEX                                            0x184\n#define mmPWRHW3_PWRHW_SMC_IND_INDEX                                            0x186\n#define mmPWRHW_SMC_IND_DATA                                                    0x181\n#define mmPWRHW0_PWRHW_SMC_IND_DATA                                             0x181\n#define mmPWRHW1_PWRHW_SMC_IND_DATA                                             0x183\n#define mmPWRHW2_PWRHW_SMC_IND_DATA                                             0x185\n#define mmPWRHW3_PWRHW_SMC_IND_DATA                                             0x187\n#define ixCURRENT_STATE_CPU0                                                    0xd0210000\n#define ixCURRENT_STATE_CPU1                                                    0xd0210010\n#define ixCPU_REDUN_DONE0                                                       0xd0210004\n#define ixCPU_REDUN_DONE1                                                       0xd0210014\n#define ixCURRENT_VID_CPU0                                                      0xd0210008\n#define ixCURRENT_VID_CPU1                                                      0xd0210018\n#define ixUNBPM_PWRMGT_ACK                                                      0xd0211000\n#define ixCURRENT_FREQ_STATE_NB                                                 0xd0211004\n#define ixCURRENT_PSTATE_NB                                                     0xd0211008\n#define ixUNBPM_MSG_INT_CONFIG                                                  0xd021100c\n#define ixUNBPM_NBPWRMGT_CMD                                                    0xd0211010\n#define ixUNBPM_NBPWRMGT_FSM_CFG                                                0xd0211014\n#define ixDDR0_FUSE_SSB_XFER                                                    0xd0211018\n#define ixDDR0_FUSE_SSB_XFER_CFG                                                0xd021101c\n#define ixDDR1_FUSE_SSB_XFER                                                    0xd0211020\n#define ixDDR1_FUSE_SSB_XFER_CFG                                                0xd0211024\n#define ixUNBPM_FUSES_VAL_PWROK                                                 0xd0211028\n#define ixSYNFIFO_CLK_RATIO                                                     0xd021102c\n#define ixMISC_SMU_PWRMGT_CFG0                                                  0xd0211030\n#define ixMISC_GNB_PWRMGT_CFG1                                                  0xd0211034\n#define ixMISC_SMU_PWRMGT_CFG1                                                  0xd0211038\n#define ixMISC_GNB_PWRMGT_DATA                                                  0xd021103c\n#define ixGN_GNB_SLOW                                                           0xd0211040\n#define ixGN_FORCE_NBPS1                                                        0xd0211044\n#define ixMISC_SMU_PWRMGT_DATA                                                  0xd0211048\n#define ixNB_COF                                                                0xd021104c\n#define ixUNBPM_CK_IRESET                                                       0xd0211050\n#define ixCURRENT_VID_NB                                                        0xd0211054\n#define ixSPR_FUSE_PSTATEPWR1                                                   0xd0211058\n#define ixSPR_FUSE_PSTATEPWR2                                                   0xd021105c\n#define ixSPR_FUSE_PSTATEPWR3                                                   0xd0211060\n#define ixSPR_FUSE_THERMAL_SCRATCH                                              0xd0211064\n#define ixSPR_PRODUCT_INFO0                                                     0xd0211068\n#define ixSPR_SERIALNUM_REG1                                                    0xd021106c\n#define ixSPR_SERIALNUM_REG2                                                    0xd0211070\n#define ixSPR_PRODUCT_INFO1                                                     0xd0211074\n#define ixSPR_EXT_PRODUCT_INFO                                                  0xd021107c\n#define ixSPR_MSIDFUSE                                                          0xd0211080\n#define ixSPR_LINK_PRODUCT_INFO                                                 0xd0211084\n#define ixSPR_BRAND_NAME_ADDR                                                   0xd0211088\n#define ixSPR_BRAND_NAME_DATA                                                   0xd021108c\n#define ixSPR_COMBO_PHY_PRODUCT_INFO                                            0xd0211090\n#define ixMISC_GNB_PWRMGT_CFG0                                                  0xd0211094\n#define ixUNBPM_EXIT_TO_PSTATE                                                  0xd0211098\n#define ixUNBPM_WARM_RESET_HS_STATUS                                            0xd021109c\n#define ixUNBPM_VOLTAGE_CNTL                                                    0xd02110a0\n#define ixUNBPM_VOLTAGE_STATUS                                                  0xd02110a4\n#define ixNUM_BOOST_STATES                                                      0xd02110a8\n#define ixWARM_RESET_NB_CONTROL                                                 0xd02110ac\n#define ixONION_NO_STREAMS_PEND                                                 0xd02110b0\n#define ixSPR_PROGRAMMABLE_CTRL                                                 0xd02110b4\n#define ixPHN_FUSERX_MISC_FUSES                                                 0xd02110b8\n#define ixUNBPM_PWRCTRL_MISC                                                    0xd02110bc\n#define ixCSTATE_ACTIVE_SAMPLER                                                 0xd02110c0\n#define ixUNBPM_DEBUG_CONFIG_STATUS                                             0xd02110c4\n#define ixUNBPM_AXIMST_LAST_CMD                                                 0xd02110c8\n#define ixUNB_IF_INTRGEN_LAST_SENT                                              0xd02110cc\n#define ixUNBPM_DEBUG_BUS_CNTL                                                  0xd02110d0\n#define ixUNBPM_PWRMGT_REQ_DBG_STATUS                                           0xd02110d4\n#define ixUNBPM_VIDCHG_REQ_DBG_STATUS                                           0xd02110d8\n#define ixUNBPM_SCRATCH_0                                                       0xd021e000\n#define ixUNBPM_SCRATCH_1                                                       0xd021e004\n#define ixPOWERON_CPU_0                                                         0xd0220000\n#define ixPOWERREADY_CPU_0                                                      0xd0220004\n#define ixPGRUNFEEDBACK_CPU_0                                                   0xd0220008\n#define ixRCC3ON_CPU_0                                                          0xd022000c\n#define ixRCC3EXITDONE_CPU_0                                                    0xd0220010\n#define ixCORE_FUNC_LATE_SSB_XFER_0                                             0xd0220014\n#define ixCORE_FUNC_LATE_SSB_XFER_CFG_0                                         0xd0220018\n#define ixCORE_REDUN_SSB_XFER_0                                                 0xd022001c\n#define ixCORE_REDUN_SSB_XFER_CFG_0                                             0xd0220020\n#define ixCORE_APM_SSB_XFER_0                                                   0xd0220024\n#define ixCORE_APM_SSB_XFER_CFG_0                                               0xd0220028\n#define ixCOREPM_PWRCTRL_MISC_0                                                 0xd022002c\n#define ixLDOIVRON_CPU_0                                                        0xd0220030\n#define ixLDOIVREXITDONE_CPU_0                                                  0xd0220034\n#define ixRCC3_TARGETPSMREF_CPU_0                                               0xd0220038\n#define ixIVR_TARGETPSMREF_CPU_0                                                0xd022003c\n#define ixCK_JTCOOLRESET_LATCHED_CPU_0                                          0xd0220044\n#define ixCK_DISABLECORE_CPU_0                                                  0xd0220048\n#define ixCOREPM_ID_0                                                           0xd022004c\n#define ixCOREPM_SCRATCH_0                                                      0xd0220050\n#define ixRCC3_WAKEMIN_CPU_0                                                    0xd0220054\n#define ixSPMI_CONFIG0_0                                                        0xd0221000\n#define ixSPMI_CONFIG1_0                                                        0xd0221004\n#define ixSPMI_FSM_READ_TRIGGER_0                                               0xd0221008\n#define ixSPMI_FSM_WRITE_TRIGGER_0                                              0xd022100c\n#define ixSPMI_FSM_RESET_TRIGGER_0                                              0xd0221010\n#define ixSPMI_FSM_BUSY_0                                                       0xd0221014\n#define ixSPMI_PATH_0                                                           0xd0221018\n#define ixSPMI_C6_STATE_0                                                       0xd022101c\n#define ixSPMI_JTAG_OVER_0                                                      0xd0221020\n#define ixSPMI_SRAM_ADDRESS_0                                                   0xd0221024\n#define ixSPMI_SRAM_DATA_0                                                      0xd0221028\n#define ixSPMI_RESET_0                                                          0xd022102c\n#define ixSPMI_FORCE_CLOCK_GATERS_0                                             0xd0221030\n#define ixSPMI_SPARE_0                                                          0xd0221034\n#define ixSPMI_SPARE_EX_0                                                       0xd0221038\n#define ixSPMI_SRAM_CLK_GATER_0                                                 0xd022103c\n#define ixPOWERON_CPU_1                                                         0xd0230000\n#define ixPOWERREADY_CPU_1                                                      0xd0230004\n#define ixPGRUNFEEDBACK_CPU_1                                                   0xd0230008\n#define ixRCC3ON_CPU_1                                                          0xd023000c\n#define ixRCC3EXITDONE_CPU_1                                                    0xd0230010\n#define ixCORE_FUNC_LATE_SSB_XFER_1                                             0xd0230014\n#define ixCORE_FUNC_LATE_SSB_XFER_CFG_1                                         0xd0230018\n#define ixCORE_REDUN_SSB_XFER_1                                                 0xd023001c\n#define ixCORE_REDUN_SSB_XFER_CFG_1                                             0xd0230020\n#define ixCORE_APM_SSB_XFER_1                                                   0xd0230024\n#define ixCORE_APM_SSB_XFER_CFG_1                                               0xd0230028\n#define ixCOREPM_PWRCTRL_MISC_1                                                 0xd023002c\n#define ixLDOIVRON_CPU_1                                                        0xd0230030\n#define ixLDOIVREXITDONE_CPU_1                                                  0xd0230034\n#define ixRCC3_TARGETPSMREF_CPU_1                                               0xd0230038\n#define ixIVR_TARGETPSMREF_CPU_1                                                0xd023003c\n#define ixCK_JTCOOLRESET_LATCHED_CPU_1                                          0xd0230044\n#define ixCK_DISABLECORE_CPU_1                                                  0xd0230048\n#define ixCOREPM_ID_1                                                           0xd023004c\n#define ixCOREPM_SCRATCH_1                                                      0xd0230050\n#define ixRCC3_WAKEMIN_CPU_1                                                    0xd0230054\n#define ixSPMI_CONFIG0_1                                                        0xd0231000\n#define ixSPMI_CONFIG1_1                                                        0xd0231004\n#define ixSPMI_FSM_READ_TRIGGER_1                                               0xd0231008\n#define ixSPMI_FSM_WRITE_TRIGGER_1                                              0xd023100c\n#define ixSPMI_FSM_RESET_TRIGGER_1                                              0xd0231010\n#define ixSPMI_FSM_BUSY_1                                                       0xd0231014\n#define ixSPMI_PATH_1                                                           0xd0231018\n#define ixSPMI_C6_STATE_1                                                       0xd023101c\n#define ixSPMI_JTAG_OVER_1                                                      0xd0231020\n#define ixSPMI_SRAM_ADDRESS_1                                                   0xd0231024\n#define ixSPMI_SRAM_DATA_1                                                      0xd0231028\n#define ixSPMI_RESET_1                                                          0xd023102c\n#define ixSPMI_FORCE_CLOCK_GATERS_1                                             0xd0231030\n#define ixSPMI_SPARE_1                                                          0xd0231034\n#define ixSPMI_SPARE_EX_1                                                       0xd0231038\n#define ixSPMI_SRAM_CLK_GATER_1                                                 0xd023103c\n#define ixGENERAL_PWRMGT                                                        0xd0200000\n#define ixCNB_PWRMGT_CNTL                                                       0xd0200004\n#define ixSCLK_PWRMGT_CNTL                                                      0xd0200008\n#define ixTARGET_AND_CURRENT_PROFILE_INDEX                                      0xd0200014\n#define ixTARGET_AND_CURRENT_PROFILE_INDEX_1                                    0xd02000f0\n#define ixTARGET_AND_CURRENT_PROFILE_INDEX_2                                    0xd02000f4\n#define ixCG_FREQ_TRAN_VOTING_0                                                 0xd02001a8\n#define ixCG_FREQ_TRAN_VOTING_1                                                 0xd02001ac\n#define ixCG_FREQ_TRAN_VOTING_2                                                 0xd02001b0\n#define ixCG_FREQ_TRAN_VOTING_3                                                 0xd02001b4\n#define ixCG_FREQ_TRAN_VOTING_4                                                 0xd02001b8\n#define ixCG_FREQ_TRAN_VOTING_5                                                 0xd02001bc\n#define ixCG_FREQ_TRAN_VOTING_6                                                 0xd02001c0\n#define ixCG_FREQ_TRAN_VOTING_7                                                 0xd02001c4\n#define ixCG_STATIC_SCREEN_PARAMETER                                            0xd0200044\n#define ixCG_ACPI_CNTL                                                          0xd0200064\n#define ixSCLK_DEEP_SLEEP_CNTL                                                  0xd0200080\n#define ixSCLK_DEEP_SLEEP_CNTL2                                                 0xd0200084\n#define ixSCLK_DEEP_SLEEP_CNTL3                                                 0xd020009c\n#define ixSCLK_DEEP_SLEEP_MISC_CNTL                                             0xd0200088\n#define ixLCLK_DEEP_SLEEP_CNTL                                                  0xd020008c\n#define ixLCLK_DEEP_SLEEP_CNTL2                                                 0xd0200310\n#define ixSMU_VOLTAGE_STATUS                                                    0xd0200094\n#define ixCG_ULV_PARAMETER                                                      0xd020015c\n#define ixPWR_DC_RESP                                                           0xd0200300\n#define ixPWR_VCE_RESP                                                          0xd0200304\n#define ixPWR_UVD_RESP                                                          0xd0200308\n#define ixPWR_ACP_RESP                                                          0xd020030c\n#define ixPWR_DC_REQ                                                            0xd020031c\n#define ixSCLK_MIN_DIV                                                          0xd02003ac\n#define ixPCIE_PGFSM_CONFIG                                                     0xd02002d0\n#define ixPCIE_PGFSM_WRITE                                                      0xd02002d4\n#define ixSERDES_BUSY                                                           0xd02002d8\n#define ixPCIE_PGFSM2_CONFIG                                                    0xd02002dc\n#define ixPCIE_PGFSM2_WRITE                                                     0xd02002e0\n#define ixSERDES2_BUSY                                                          0xd02002e4\n#define ixPCIE_PGFSM_0_READ                                                     0xd02002e8\n#define ixPCIE_PGFSM_1_READ                                                     0xd02002ec\n#define ixPWR_ACPI_INTERRUPT                                                    0xd0200318\n#define ixVDDGFX_IDLE_PARAMETER                                                 0xd020036c\n#define ixVDDGFX_IDLE_CONTROL                                                   0xd0200370\n#define ixVDDGFX_IDLE_EXIT                                                      0xd0200374\n#define ixREG_SCLK_DEEP_SLEEP_EXIT                                              0xd0200378\n#define ixCAC_WEIGHT_LKG_DC_3                                                   0xd020803c\n#define ixLCAC_MC0_CNTL                                                         0xd0208130\n#define ixLCAC_MC0_OVR_SEL                                                      0xd0208134\n#define ixLCAC_MC0_OVR_VAL                                                      0xd0208138\n#define ixLCAC_MC1_CNTL                                                         0xd020813c\n#define ixLCAC_MC1_OVR_SEL                                                      0xd0208140\n#define ixLCAC_MC1_OVR_VAL                                                      0xd0208144\n#define ixLCAC_MC2_CNTL                                                         0xd0208148\n#define ixLCAC_MC2_OVR_SEL                                                      0xd020814c\n#define ixLCAC_MC2_OVR_VAL                                                      0xd0208150\n#define ixLCAC_MC3_CNTL                                                         0xd0208154\n#define ixLCAC_MC3_OVR_SEL                                                      0xd0208158\n#define ixLCAC_MC3_OVR_VAL                                                      0xd020815c\n#define ixLCAC_CPL_CNTL                                                         0xd0208160\n#define ixLCAC_CPL_OVR_SEL                                                      0xd0208164\n#define ixLCAC_CPL_OVR_VAL                                                      0xd0208168\n#define ixMISC_UNB_PWRMGT_CFG0                                                  0xd020c000\n#define ixMISC_UNB_PWRMGT_CFG1                                                  0xd020c004\n#define ixMISC_UNB_PWRMGT_DATA                                                  0xd020c00c\n#define ixGNBPM_SMU_PWRMGT_DATA                                                 0xd020c010\n#define ixDMA_ACTIVE_SAMPLER_CFG                                                0xd020c014\n#define ixSOUTHBRIDGE_TYPE                                                      0xd020c01c\n#define ixGNBPM_SMU_PWRMGT_STATUS                                               0xd020c020\n#define ixALLOW_SR_INTR_CTRL                                                    0xd020c024\n#define mmGC_CAC_LKG_AGGR_LOWER                                                 0x3294\n#define mmGC_CAC_LKG_AGGR_UPPER                                                 0x3295\n#define ixGC_CAC_WEIGHT_CU_0                                                    0x32\n#define ixGC_CAC_WEIGHT_CU_1                                                    0x33\n#define ixGC_CAC_WEIGHT_CU_2                                                    0x34\n#define ixGC_CAC_WEIGHT_CU_3                                                    0x35\n#define ixGC_CAC_ACC_CU0                                                        0xba\n#define ixGC_CAC_ACC_CU1                                                        0xbb\n#define ixGC_CAC_ACC_CU2                                                        0xbc\n#define ixGC_CAC_ACC_CU3                                                        0xbd\n#define ixGC_CAC_ACC_CU4                                                        0xbe\n#define ixGC_CAC_ACC_CU5                                                        0xbf\n#define ixGC_CAC_ACC_CU6                                                        0xc0\n#define ixGC_CAC_ACC_CU7                                                        0xc1\n#define ixGC_CAC_OVRD_CU                                                        0xe7\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}