#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Feb 21 11:28:19 2017
# Process ID: 6088
# Current directory: C:/Users/saina/Desktop/SeniorDesign/Top_Module
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5340 C:\Users\saina\Desktop\SeniorDesign\Top_Module\Top_Module.xpr
# Log file: C:/Users/saina/Desktop/SeniorDesign/Top_Module/vivado.log
# Journal file: C:/Users/saina/Desktop/SeniorDesign/Top_Module\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 768.766 ; gain = 136.797
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 21 12:12:24 2017...
g/ConEngine_Verilog.srcs/sources_1/new/ConvolutionEngine.v
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v" into library work [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v:1]
[Tue Feb 21 12:11:49 2017] Launched synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v" into library work [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v:1]
[Tue Feb 21 12:13:37 2017] Launched synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 21 12:14:16 2017] Launched impl_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v" into library work [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v:1]
[Tue Feb 21 12:21:29 2017] Launched synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 21 12:22:41 2017] Launched impl_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.658 . Memory (MB): peak = 1036.121 ; gain = 7.055
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.658 . Memory (MB): peak = 1036.121 ; gain = 7.055
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1163.602 ; gain = 362.840
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
write_verilog: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 1274.141 ; gain = 110.539
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1602.469 ; gain = 328.328
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TFlipFlop
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:188]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:194]
ERROR: [VRFC 10-51] int is an unknown type [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:188]
ERROR: [VRFC 10-51] int is an unknown type [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:194]
ERROR: [VRFC 10-1040] module FifoTesting_tb ignored due to previous errors [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 1602.469 ; gain = 801.707
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TFlipFlop
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
ERROR: [VRFC 10-404] cannot assign to non-variable i [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:189]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:189]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:189]
ERROR: [VRFC 10-404] cannot assign to non-variable i [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:195]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:195]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:195]
ERROR: [VRFC 10-1040] module FifoTesting_tb ignored due to previous errors [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1612.754 ; gain = 3.211
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TFlipFlop
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
ERROR: [VRFC 10-1214] parameter initial value cannot be omitted in this mode of verilog [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:79]
ERROR: [VRFC 10-404] cannot assign to non-variable i [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:189]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:189]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:189]
ERROR: [VRFC 10-404] cannot assign to non-variable i [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:195]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:195]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:195]
ERROR: [VRFC 10-1040] module FifoTesting_tb ignored due to previous errors [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1612.754 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1613.813 ; gain = 1.059
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TFlipFlop
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 28d6c5201c454e92bf6c4d8e32c4482b --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Reg_0
Compiling module xil_defaultlib.Reg_1
Compiling module xil_defaultlib.Reg_2
Compiling module xil_defaultlib.Reg_3
Compiling module xil_defaultlib.Reg_4
Compiling module xil_defaultlib.Reg_5
Compiling module xil_defaultlib.Reg_6
Compiling module xil_defaultlib.Reg_7
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.Reg_9
Compiling module xil_defaultlib.Reg_10
Compiling module xil_defaultlib.Reg_11
Compiling module xil_defaultlib.Reg_12
Compiling module xil_defaultlib.Reg_13
Compiling module xil_defaultlib.Reg_14
Compiling module xil_defaultlib.Reg_15
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.Reg_17
Compiling module xil_defaultlib.Reg_18
Compiling module xil_defaultlib.Reg_19
Compiling module xil_defaultlib.Reg_20
Compiling module xil_defaultlib.Reg_21
Compiling module xil_defaultlib.Reg_22
Compiling module xil_defaultlib.Reg_23
Compiling module xil_defaultlib.Reg_24
Compiling module xil_defaultlib.Reg_25
Compiling module xil_defaultlib.Reg_26
Compiling module xil_defaultlib.Reg_27
Compiling module xil_defaultlib.Reg_28
Compiling module xil_defaultlib.Reg_29
Compiling module xil_defaultlib.Reg_30
Compiling module xil_defaultlib.Reg_31
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Reg_33
Compiling module xil_defaultlib.Reg_34
Compiling module xil_defaultlib.Reg_35
Compiling module xil_defaultlib.Reg_36
Compiling module xil_defaultlib.Reg_37
Compiling module xil_defaultlib.Reg_38
Compiling module xil_defaultlib.Reg_39
Compiling module xil_defaultlib.Reg_40
Compiling module xil_defaultlib.Reg_41
Compiling module xil_defaultlib.Reg_42
Compiling module xil_defaultlib.Reg_43
Compiling module xil_defaultlib.Reg_44
Compiling module xil_defaultlib.Reg_45
Compiling module xil_defaultlib.Reg_46
Compiling module xil_defaultlib.Reg_47
Compiling module xil_defaultlib.TFlipFlop
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.FifoTesting_48
Compiling module xil_defaultlib.FifoTesting_49
Compiling module xil_defaultlib.FifoTesting_50
Compiling module xil_defaultlib.FifoTesting_51
Compiling module xil_defaultlib.FifoTesting_52
Compiling module xil_defaultlib.FifoTesting_53
Compiling module xil_defaultlib.TopLevel_Convolution
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 12:29:55 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 12:29:55 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:02:29 . Memory (MB): peak = 1658.875 ; gain = 45.063
INFO: [USF-XSim-69] 'elaborate' step finished in '148' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1670.910 ; gain = 12.035
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:02:43 . Memory (MB): peak = 1670.910 ; gain = 58.156
run 100500 ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
run: Time (s): cpu = 00:00:17 ; elapsed = 00:02:52 . Memory (MB): peak = 1670.910 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Final_FifoBuffers/Fifo_Buffers.srcs/sources_1/new/FifoTesting.v" into library work [C:/Users/saina/Desktop/SeniorDesign/Final_FifoBuffers/Fifo_Buffers.srcs/sources_1/new/FifoTesting.v:1]
[Tue Feb 21 12:35:19 2017] Launched synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/ConEngine_Verilog/ConEngine_Verilog.srcs/sources_1/new/ConvolutionEngine.v" into library work [C:/Users/saina/Desktop/SeniorDesign/ConEngine_Verilog/ConEngine_Verilog.srcs/sources_1/new/ConvolutionEngine.v:1]
[Tue Feb 21 12:36:25 2017] Launched synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/ConEngine_Verilog/ConEngine_Verilog.srcs/sources_1/new/ConvolutionEngine.v" into library work [C:/Users/saina/Desktop/SeniorDesign/ConEngine_Verilog/ConEngine_Verilog.srcs/sources_1/new/ConvolutionEngine.v:1]
[Tue Feb 21 12:37:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 21 12:38:14 2017] Launched impl_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/impl_1/runme.log
close_design
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.591 . Memory (MB): peak = 1670.910 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.592 . Memory (MB): peak = 1670.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 14 instances

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD1
INFO: [VRFC 10-311] analyzing module RAM32M_HD10
INFO: [VRFC 10-311] analyzing module RAM32M_HD11
INFO: [VRFC 10-311] analyzing module RAM32M_HD12
INFO: [VRFC 10-311] analyzing module RAM32M_HD13
INFO: [VRFC 10-311] analyzing module RAM32M_HD2
INFO: [VRFC 10-311] analyzing module RAM32M_HD3
INFO: [VRFC 10-311] analyzing module RAM32M_HD4
INFO: [VRFC 10-311] analyzing module RAM32M_HD5
INFO: [VRFC 10-311] analyzing module RAM32M_HD6
INFO: [VRFC 10-311] analyzing module RAM32M_HD7
INFO: [VRFC 10-311] analyzing module RAM32M_HD8
INFO: [VRFC 10-311] analyzing module RAM32M_HD9
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TFlipFlop
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 28d6c5201c454e92bf6c4d8e32c4482b --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Reg_0
Compiling module xil_defaultlib.Reg_1
Compiling module xil_defaultlib.Reg_2
Compiling module xil_defaultlib.Reg_3
Compiling module xil_defaultlib.Reg_4
Compiling module xil_defaultlib.Reg_5
Compiling module xil_defaultlib.Reg_6
Compiling module xil_defaultlib.Reg_7
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.Reg_9
Compiling module xil_defaultlib.Reg_10
Compiling module xil_defaultlib.Reg_11
Compiling module xil_defaultlib.Reg_12
Compiling module xil_defaultlib.Reg_13
Compiling module xil_defaultlib.Reg_14
Compiling module xil_defaultlib.Reg_15
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.Reg_17
Compiling module xil_defaultlib.Reg_18
Compiling module xil_defaultlib.Reg_19
Compiling module xil_defaultlib.Reg_20
Compiling module xil_defaultlib.Reg_21
Compiling module xil_defaultlib.Reg_22
Compiling module xil_defaultlib.Reg_23
Compiling module xil_defaultlib.Reg_24
Compiling module xil_defaultlib.Reg_25
Compiling module xil_defaultlib.Reg_26
Compiling module xil_defaultlib.Reg_27
Compiling module xil_defaultlib.Reg_28
Compiling module xil_defaultlib.Reg_29
Compiling module xil_defaultlib.Reg_30
Compiling module xil_defaultlib.Reg_31
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Reg_33
Compiling module xil_defaultlib.Reg_34
Compiling module xil_defaultlib.Reg_35
Compiling module xil_defaultlib.Reg_36
Compiling module xil_defaultlib.Reg_37
Compiling module xil_defaultlib.Reg_38
Compiling module xil_defaultlib.Reg_39
Compiling module xil_defaultlib.Reg_40
Compiling module xil_defaultlib.Reg_41
Compiling module xil_defaultlib.Reg_42
Compiling module xil_defaultlib.Reg_43
Compiling module xil_defaultlib.Reg_44
Compiling module xil_defaultlib.Reg_45
Compiling module xil_defaultlib.Reg_46
Compiling module xil_defaultlib.Reg_47
Compiling module xil_defaultlib.TFlipFlop
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD1
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.RAM32M_HD2
Compiling module xil_defaultlib.RAM32M_HD3
Compiling module xil_defaultlib.FifoTesting_48
Compiling module xil_defaultlib.RAM32M_HD4
Compiling module xil_defaultlib.RAM32M_HD5
Compiling module xil_defaultlib.FifoTesting_49
Compiling module xil_defaultlib.RAM32M_HD6
Compiling module xil_defaultlib.RAM32M_HD7
Compiling module xil_defaultlib.FifoTesting_50
Compiling module xil_defaultlib.RAM32M_HD8
Compiling module xil_defaultlib.RAM32M_HD9
Compiling module xil_defaultlib.FifoTesting_51
Compiling module xil_defaultlib.RAM32M_HD10
Compiling module xil_defaultlib.RAM32M_HD11
Compiling module xil_defaultlib.FifoTesting_52
Compiling module xil_defaultlib.RAM32M_HD12
Compiling module xil_defaultlib.RAM32M_HD13
Compiling module xil_defaultlib.FifoTesting_53
Compiling module xil_defaultlib.TopLevel_Convolution
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 12:42:10 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 12:42:10 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 1670.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '120' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:02:16 . Memory (MB): peak = 1670.910 ; gain = 0.000
run all
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
run: Time (s): cpu = 00:00:32 ; elapsed = 00:04:06 . Memory (MB): peak = 1680.465 ; gain = 9.555
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD1
INFO: [VRFC 10-311] analyzing module RAM32M_HD10
INFO: [VRFC 10-311] analyzing module RAM32M_HD11
INFO: [VRFC 10-311] analyzing module RAM32M_HD12
INFO: [VRFC 10-311] analyzing module RAM32M_HD13
INFO: [VRFC 10-311] analyzing module RAM32M_HD2
INFO: [VRFC 10-311] analyzing module RAM32M_HD3
INFO: [VRFC 10-311] analyzing module RAM32M_HD4
INFO: [VRFC 10-311] analyzing module RAM32M_HD5
INFO: [VRFC 10-311] analyzing module RAM32M_HD6
INFO: [VRFC 10-311] analyzing module RAM32M_HD7
INFO: [VRFC 10-311] analyzing module RAM32M_HD8
INFO: [VRFC 10-311] analyzing module RAM32M_HD9
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TFlipFlop
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 28d6c5201c454e92bf6c4d8e32c4482b --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Reg_0
Compiling module xil_defaultlib.Reg_1
Compiling module xil_defaultlib.Reg_2
Compiling module xil_defaultlib.Reg_3
Compiling module xil_defaultlib.Reg_4
Compiling module xil_defaultlib.Reg_5
Compiling module xil_defaultlib.Reg_6
Compiling module xil_defaultlib.Reg_7
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.Reg_9
Compiling module xil_defaultlib.Reg_10
Compiling module xil_defaultlib.Reg_11
Compiling module xil_defaultlib.Reg_12
Compiling module xil_defaultlib.Reg_13
Compiling module xil_defaultlib.Reg_14
Compiling module xil_defaultlib.Reg_15
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.Reg_17
Compiling module xil_defaultlib.Reg_18
Compiling module xil_defaultlib.Reg_19
Compiling module xil_defaultlib.Reg_20
Compiling module xil_defaultlib.Reg_21
Compiling module xil_defaultlib.Reg_22
Compiling module xil_defaultlib.Reg_23
Compiling module xil_defaultlib.Reg_24
Compiling module xil_defaultlib.Reg_25
Compiling module xil_defaultlib.Reg_26
Compiling module xil_defaultlib.Reg_27
Compiling module xil_defaultlib.Reg_28
Compiling module xil_defaultlib.Reg_29
Compiling module xil_defaultlib.Reg_30
Compiling module xil_defaultlib.Reg_31
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Reg_33
Compiling module xil_defaultlib.Reg_34
Compiling module xil_defaultlib.Reg_35
Compiling module xil_defaultlib.Reg_36
Compiling module xil_defaultlib.Reg_37
Compiling module xil_defaultlib.Reg_38
Compiling module xil_defaultlib.Reg_39
Compiling module xil_defaultlib.Reg_40
Compiling module xil_defaultlib.Reg_41
Compiling module xil_defaultlib.Reg_42
Compiling module xil_defaultlib.Reg_43
Compiling module xil_defaultlib.Reg_44
Compiling module xil_defaultlib.Reg_45
Compiling module xil_defaultlib.Reg_46
Compiling module xil_defaultlib.Reg_47
Compiling module xil_defaultlib.TFlipFlop
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD1
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.RAM32M_HD2
Compiling module xil_defaultlib.RAM32M_HD3
Compiling module xil_defaultlib.FifoTesting_48
Compiling module xil_defaultlib.RAM32M_HD4
Compiling module xil_defaultlib.RAM32M_HD5
Compiling module xil_defaultlib.FifoTesting_49
Compiling module xil_defaultlib.RAM32M_HD6
Compiling module xil_defaultlib.RAM32M_HD7
Compiling module xil_defaultlib.FifoTesting_50
Compiling module xil_defaultlib.RAM32M_HD8
Compiling module xil_defaultlib.RAM32M_HD9
Compiling module xil_defaultlib.FifoTesting_51
Compiling module xil_defaultlib.RAM32M_HD10
Compiling module xil_defaultlib.RAM32M_HD11
Compiling module xil_defaultlib.FifoTesting_52
Compiling module xil_defaultlib.RAM32M_HD12
Compiling module xil_defaultlib.RAM32M_HD13
Compiling module xil_defaultlib.FifoTesting_53
Compiling module xil_defaultlib.TopLevel_Convolution
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 13:01:50 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 13:01:50 2017...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:02:00 . Memory (MB): peak = 1680.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '119' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:02:11 . Memory (MB): peak = 1680.465 ; gain = 0.000
run 2000 ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
run 2000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v" into library work [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v:1]
[Tue Feb 21 13:13:17 2017] Launched synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 21 13:14:07 2017] Launched impl_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/impl_1/runme.log
close_design
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.589 . Memory (MB): peak = 1786.195 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.590 . Memory (MB): peak = 1786.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 14 instances

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD14
INFO: [VRFC 10-311] analyzing module RAM32M_HD15
INFO: [VRFC 10-311] analyzing module RAM32M_HD16
INFO: [VRFC 10-311] analyzing module RAM32M_HD17
INFO: [VRFC 10-311] analyzing module RAM32M_HD18
INFO: [VRFC 10-311] analyzing module RAM32M_HD19
INFO: [VRFC 10-311] analyzing module RAM32M_HD20
INFO: [VRFC 10-311] analyzing module RAM32M_HD21
INFO: [VRFC 10-311] analyzing module RAM32M_HD22
INFO: [VRFC 10-311] analyzing module RAM32M_HD23
INFO: [VRFC 10-311] analyzing module RAM32M_HD24
INFO: [VRFC 10-311] analyzing module RAM32M_HD25
INFO: [VRFC 10-311] analyzing module RAM32M_HD26
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 28d6c5201c454e92bf6c4d8e32c4482b --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Reg_0
Compiling module xil_defaultlib.Reg_1
Compiling module xil_defaultlib.Reg_2
Compiling module xil_defaultlib.Reg_3
Compiling module xil_defaultlib.Reg_4
Compiling module xil_defaultlib.Reg_5
Compiling module xil_defaultlib.Reg_6
Compiling module xil_defaultlib.Reg_7
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.Reg_9
Compiling module xil_defaultlib.Reg_10
Compiling module xil_defaultlib.Reg_11
Compiling module xil_defaultlib.Reg_12
Compiling module xil_defaultlib.Reg_13
Compiling module xil_defaultlib.Reg_14
Compiling module xil_defaultlib.Reg_15
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.Reg_17
Compiling module xil_defaultlib.Reg_18
Compiling module xil_defaultlib.Reg_19
Compiling module xil_defaultlib.Reg_20
Compiling module xil_defaultlib.Reg_21
Compiling module xil_defaultlib.Reg_22
Compiling module xil_defaultlib.Reg_23
Compiling module xil_defaultlib.Reg_24
Compiling module xil_defaultlib.Reg_25
Compiling module xil_defaultlib.Reg_26
Compiling module xil_defaultlib.Reg_27
Compiling module xil_defaultlib.Reg_28
Compiling module xil_defaultlib.Reg_29
Compiling module xil_defaultlib.Reg_30
Compiling module xil_defaultlib.Reg_31
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Reg_33
Compiling module xil_defaultlib.Reg_34
Compiling module xil_defaultlib.Reg_35
Compiling module xil_defaultlib.Reg_36
Compiling module xil_defaultlib.Reg_37
Compiling module xil_defaultlib.Reg_38
Compiling module xil_defaultlib.Reg_39
Compiling module xil_defaultlib.Reg_40
Compiling module xil_defaultlib.Reg_41
Compiling module xil_defaultlib.Reg_42
Compiling module xil_defaultlib.Reg_43
Compiling module xil_defaultlib.Reg_44
Compiling module xil_defaultlib.Reg_45
Compiling module xil_defaultlib.Reg_46
Compiling module xil_defaultlib.Reg_47
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD14
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.RAM32M_HD15
Compiling module xil_defaultlib.RAM32M_HD16
Compiling module xil_defaultlib.FifoTesting_48
Compiling module xil_defaultlib.RAM32M_HD17
Compiling module xil_defaultlib.RAM32M_HD18
Compiling module xil_defaultlib.FifoTesting_49
Compiling module xil_defaultlib.RAM32M_HD19
Compiling module xil_defaultlib.RAM32M_HD20
Compiling module xil_defaultlib.FifoTesting_50
Compiling module xil_defaultlib.RAM32M_HD21
Compiling module xil_defaultlib.RAM32M_HD22
Compiling module xil_defaultlib.FifoTesting_51
Compiling module xil_defaultlib.RAM32M_HD23
Compiling module xil_defaultlib.RAM32M_HD24
Compiling module xil_defaultlib.FifoTesting_52
Compiling module xil_defaultlib.RAM32M_HD25
Compiling module xil_defaultlib.RAM32M_HD26
Compiling module xil_defaultlib.FifoTesting_53
Compiling module xil_defaultlib.TopLevel_Convolution
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 13:18:04 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 13:18:04 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:54 . Memory (MB): peak = 1786.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '114' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1786.195 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:02:12 . Memory (MB): peak = 1786.195 ; gain = 0.000
run 2000 ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v" into library work [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v:1]
[Tue Feb 21 13:22:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 21 13:22:51 2017] Launched impl_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.566 . Memory (MB): peak = 1786.195 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.567 . Memory (MB): peak = 1786.195 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1786.547 ; gain = 0.352
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD27
INFO: [VRFC 10-311] analyzing module RAM32M_HD28
INFO: [VRFC 10-311] analyzing module RAM32M_HD29
INFO: [VRFC 10-311] analyzing module RAM32M_HD30
INFO: [VRFC 10-311] analyzing module RAM32M_HD31
INFO: [VRFC 10-311] analyzing module RAM32M_HD32
INFO: [VRFC 10-311] analyzing module RAM32M_HD33
INFO: [VRFC 10-311] analyzing module RAM32M_HD34
INFO: [VRFC 10-311] analyzing module RAM32M_HD35
INFO: [VRFC 10-311] analyzing module RAM32M_HD36
INFO: [VRFC 10-311] analyzing module RAM32M_HD37
INFO: [VRFC 10-311] analyzing module RAM32M_HD38
INFO: [VRFC 10-311] analyzing module RAM32M_HD39
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TFlipFlop
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 28d6c5201c454e92bf6c4d8e32c4482b --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Reg_0
Compiling module xil_defaultlib.Reg_1
Compiling module xil_defaultlib.Reg_2
Compiling module xil_defaultlib.Reg_3
Compiling module xil_defaultlib.Reg_4
Compiling module xil_defaultlib.Reg_5
Compiling module xil_defaultlib.Reg_6
Compiling module xil_defaultlib.Reg_7
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.Reg_9
Compiling module xil_defaultlib.Reg_10
Compiling module xil_defaultlib.Reg_11
Compiling module xil_defaultlib.Reg_12
Compiling module xil_defaultlib.Reg_13
Compiling module xil_defaultlib.Reg_14
Compiling module xil_defaultlib.Reg_15
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.Reg_17
Compiling module xil_defaultlib.Reg_18
Compiling module xil_defaultlib.Reg_19
Compiling module xil_defaultlib.Reg_20
Compiling module xil_defaultlib.Reg_21
Compiling module xil_defaultlib.Reg_22
Compiling module xil_defaultlib.Reg_23
Compiling module xil_defaultlib.Reg_24
Compiling module xil_defaultlib.Reg_25
Compiling module xil_defaultlib.Reg_26
Compiling module xil_defaultlib.Reg_27
Compiling module xil_defaultlib.Reg_28
Compiling module xil_defaultlib.Reg_29
Compiling module xil_defaultlib.Reg_30
Compiling module xil_defaultlib.Reg_31
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Reg_33
Compiling module xil_defaultlib.Reg_34
Compiling module xil_defaultlib.Reg_35
Compiling module xil_defaultlib.Reg_36
Compiling module xil_defaultlib.Reg_37
Compiling module xil_defaultlib.Reg_38
Compiling module xil_defaultlib.Reg_39
Compiling module xil_defaultlib.Reg_40
Compiling module xil_defaultlib.Reg_41
Compiling module xil_defaultlib.Reg_42
Compiling module xil_defaultlib.Reg_43
Compiling module xil_defaultlib.Reg_44
Compiling module xil_defaultlib.Reg_45
Compiling module xil_defaultlib.Reg_46
Compiling module xil_defaultlib.Reg_47
Compiling module xil_defaultlib.TFlipFlop
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD27
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.RAM32M_HD28
Compiling module xil_defaultlib.RAM32M_HD29
Compiling module xil_defaultlib.FifoTesting_48
Compiling module xil_defaultlib.RAM32M_HD30
Compiling module xil_defaultlib.RAM32M_HD31
Compiling module xil_defaultlib.FifoTesting_49
Compiling module xil_defaultlib.RAM32M_HD32
Compiling module xil_defaultlib.RAM32M_HD33
Compiling module xil_defaultlib.FifoTesting_50
Compiling module xil_defaultlib.RAM32M_HD34
Compiling module xil_defaultlib.RAM32M_HD35
Compiling module xil_defaultlib.FifoTesting_51
Compiling module xil_defaultlib.RAM32M_HD36
Compiling module xil_defaultlib.RAM32M_HD37
Compiling module xil_defaultlib.FifoTesting_52
Compiling module xil_defaultlib.RAM32M_HD38
Compiling module xil_defaultlib.RAM32M_HD39
Compiling module xil_defaultlib.FifoTesting_53
Compiling module xil_defaultlib.TopLevel_Convolution
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 13:28:05 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 13:28:05 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:52 . Memory (MB): peak = 1794.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '112' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:02:04 . Memory (MB): peak = 1794.242 ; gain = 7.695
run 2000 ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
run 3000 ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1794.242 ; gain = 0.000
run 5000 ns
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1794.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1794.242 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/T_Flip_Flop/T_Flip_Flop.srcs/sources_1/new/TFlipFlop.v" into library work [C:/Users/saina/Desktop/SeniorDesign/T_Flip_Flop/T_Flip_Flop.srcs/sources_1/new/TFlipFlop.v:1]
[Tue Feb 21 13:41:39 2017] Launched synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 21 13:42:26 2017] Launched impl_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/impl_1/runme.log
close_design
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.581 . Memory (MB): peak = 1794.242 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.582 . Memory (MB): peak = 1794.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 14 instances

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD40
INFO: [VRFC 10-311] analyzing module RAM32M_HD41
INFO: [VRFC 10-311] analyzing module RAM32M_HD42
INFO: [VRFC 10-311] analyzing module RAM32M_HD43
INFO: [VRFC 10-311] analyzing module RAM32M_HD44
INFO: [VRFC 10-311] analyzing module RAM32M_HD45
INFO: [VRFC 10-311] analyzing module RAM32M_HD46
INFO: [VRFC 10-311] analyzing module RAM32M_HD47
INFO: [VRFC 10-311] analyzing module RAM32M_HD48
INFO: [VRFC 10-311] analyzing module RAM32M_HD49
INFO: [VRFC 10-311] analyzing module RAM32M_HD50
INFO: [VRFC 10-311] analyzing module RAM32M_HD51
INFO: [VRFC 10-311] analyzing module RAM32M_HD52
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TFlipFlop
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 28d6c5201c454e92bf6c4d8e32c4482b --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Reg_0
Compiling module xil_defaultlib.Reg_1
Compiling module xil_defaultlib.Reg_2
Compiling module xil_defaultlib.Reg_3
Compiling module xil_defaultlib.Reg_4
Compiling module xil_defaultlib.Reg_5
Compiling module xil_defaultlib.Reg_6
Compiling module xil_defaultlib.Reg_7
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.Reg_9
Compiling module xil_defaultlib.Reg_10
Compiling module xil_defaultlib.Reg_11
Compiling module xil_defaultlib.Reg_12
Compiling module xil_defaultlib.Reg_13
Compiling module xil_defaultlib.Reg_14
Compiling module xil_defaultlib.Reg_15
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.Reg_17
Compiling module xil_defaultlib.Reg_18
Compiling module xil_defaultlib.Reg_19
Compiling module xil_defaultlib.Reg_20
Compiling module xil_defaultlib.Reg_21
Compiling module xil_defaultlib.Reg_22
Compiling module xil_defaultlib.Reg_23
Compiling module xil_defaultlib.Reg_24
Compiling module xil_defaultlib.Reg_25
Compiling module xil_defaultlib.Reg_26
Compiling module xil_defaultlib.Reg_27
Compiling module xil_defaultlib.Reg_28
Compiling module xil_defaultlib.Reg_29
Compiling module xil_defaultlib.Reg_30
Compiling module xil_defaultlib.Reg_31
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Reg_33
Compiling module xil_defaultlib.Reg_34
Compiling module xil_defaultlib.Reg_35
Compiling module xil_defaultlib.Reg_36
Compiling module xil_defaultlib.Reg_37
Compiling module xil_defaultlib.Reg_38
Compiling module xil_defaultlib.Reg_39
Compiling module xil_defaultlib.Reg_40
Compiling module xil_defaultlib.Reg_41
Compiling module xil_defaultlib.Reg_42
Compiling module xil_defaultlib.Reg_43
Compiling module xil_defaultlib.Reg_44
Compiling module xil_defaultlib.Reg_45
Compiling module xil_defaultlib.Reg_46
Compiling module xil_defaultlib.Reg_47
Compiling module simprims_ver.sffsrce_fdse
Compiling module simprims_ver.FDSE
Compiling module xil_defaultlib.TFlipFlop
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD40
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.RAM32M_HD41
Compiling module xil_defaultlib.RAM32M_HD42
Compiling module xil_defaultlib.FifoTesting_48
Compiling module xil_defaultlib.RAM32M_HD43
Compiling module xil_defaultlib.RAM32M_HD44
Compiling module xil_defaultlib.FifoTesting_49
Compiling module xil_defaultlib.RAM32M_HD45
Compiling module xil_defaultlib.RAM32M_HD46
Compiling module xil_defaultlib.FifoTesting_50
Compiling module xil_defaultlib.RAM32M_HD47
Compiling module xil_defaultlib.RAM32M_HD48
Compiling module xil_defaultlib.FifoTesting_51
Compiling module xil_defaultlib.RAM32M_HD49
Compiling module xil_defaultlib.RAM32M_HD50
Compiling module xil_defaultlib.FifoTesting_52
Compiling module xil_defaultlib.RAM32M_HD51
Compiling module xil_defaultlib.RAM32M_HD52
Compiling module xil_defaultlib.FifoTesting_53
Compiling module xil_defaultlib.TopLevel_Convolution
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 13:46:18 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 13:46:18 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:54 . Memory (MB): peak = 1825.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '114' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:02:09 . Memory (MB): peak = 1825.863 ; gain = 31.621
run 5000 ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1825.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1825.863 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v" into library work [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v:1]
[Tue Feb 21 13:48:22 2017] Launched synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 21 13:49:22 2017] Launched impl_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/impl_1/runme.log
close_design
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.318 . Memory (MB): peak = 1825.863 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.318 . Memory (MB): peak = 1825.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 14 instances

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD53
INFO: [VRFC 10-311] analyzing module RAM32M_HD54
INFO: [VRFC 10-311] analyzing module RAM32M_HD55
INFO: [VRFC 10-311] analyzing module RAM32M_HD56
INFO: [VRFC 10-311] analyzing module RAM32M_HD57
INFO: [VRFC 10-311] analyzing module RAM32M_HD58
INFO: [VRFC 10-311] analyzing module RAM32M_HD59
INFO: [VRFC 10-311] analyzing module RAM32M_HD60
INFO: [VRFC 10-311] analyzing module RAM32M_HD61
INFO: [VRFC 10-311] analyzing module RAM32M_HD62
INFO: [VRFC 10-311] analyzing module RAM32M_HD63
INFO: [VRFC 10-311] analyzing module RAM32M_HD64
INFO: [VRFC 10-311] analyzing module RAM32M_HD65
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TFlipFlop
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 28d6c5201c454e92bf6c4d8e32c4482b --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.SRL16E
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Reg_0
Compiling module xil_defaultlib.Reg_1
Compiling module xil_defaultlib.Reg_2
Compiling module xil_defaultlib.Reg_3
Compiling module xil_defaultlib.Reg_4
Compiling module xil_defaultlib.Reg_5
Compiling module xil_defaultlib.Reg_6
Compiling module xil_defaultlib.Reg_7
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.Reg_9
Compiling module xil_defaultlib.Reg_10
Compiling module xil_defaultlib.Reg_11
Compiling module xil_defaultlib.Reg_12
Compiling module xil_defaultlib.Reg_13
Compiling module xil_defaultlib.Reg_14
Compiling module xil_defaultlib.Reg_15
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.Reg_17
Compiling module xil_defaultlib.Reg_18
Compiling module xil_defaultlib.Reg_19
Compiling module xil_defaultlib.Reg_20
Compiling module xil_defaultlib.Reg_21
Compiling module xil_defaultlib.Reg_22
Compiling module xil_defaultlib.Reg_23
Compiling module xil_defaultlib.Reg_24
Compiling module xil_defaultlib.Reg_25
Compiling module xil_defaultlib.Reg_26
Compiling module xil_defaultlib.Reg_27
Compiling module xil_defaultlib.Reg_28
Compiling module xil_defaultlib.Reg_29
Compiling module xil_defaultlib.Reg_30
Compiling module xil_defaultlib.Reg_31
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Reg_33
Compiling module xil_defaultlib.Reg_34
Compiling module xil_defaultlib.Reg_35
Compiling module xil_defaultlib.Reg_36
Compiling module xil_defaultlib.Reg_37
Compiling module xil_defaultlib.Reg_38
Compiling module xil_defaultlib.Reg_39
Compiling module xil_defaultlib.Reg_40
Compiling module xil_defaultlib.Reg_41
Compiling module xil_defaultlib.Reg_42
Compiling module xil_defaultlib.Reg_43
Compiling module xil_defaultlib.Reg_44
Compiling module xil_defaultlib.Reg_45
Compiling module xil_defaultlib.Reg_46
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.Reg_47
Compiling module simprims_ver.sffsrce_fdse
Compiling module simprims_ver.FDSE
Compiling module xil_defaultlib.TFlipFlop
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD53
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.RAM32M_HD54
Compiling module xil_defaultlib.RAM32M_HD55
Compiling module xil_defaultlib.FifoTesting_48
Compiling module xil_defaultlib.RAM32M_HD56
Compiling module xil_defaultlib.RAM32M_HD57
Compiling module xil_defaultlib.FifoTesting_49
Compiling module xil_defaultlib.RAM32M_HD58
Compiling module xil_defaultlib.RAM32M_HD59
Compiling module xil_defaultlib.FifoTesting_50
Compiling module xil_defaultlib.RAM32M_HD60
Compiling module xil_defaultlib.RAM32M_HD61
Compiling module xil_defaultlib.FifoTesting_51
Compiling module xil_defaultlib.RAM32M_HD62
Compiling module xil_defaultlib.RAM32M_HD63
Compiling module xil_defaultlib.FifoTesting_52
Compiling module xil_defaultlib.RAM32M_HD64
Compiling module xil_defaultlib.RAM32M_HD65
Compiling module xil_defaultlib.FifoTesting_53
Compiling module xil_defaultlib.TopLevel_Convolution
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 13:51:44 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 13:51:44 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1865.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1865.063 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:51 . Memory (MB): peak = 1865.063 ; gain = 39.199
run 5000 ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1865.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD53
INFO: [VRFC 10-311] analyzing module RAM32M_HD54
INFO: [VRFC 10-311] analyzing module RAM32M_HD55
INFO: [VRFC 10-311] analyzing module RAM32M_HD56
INFO: [VRFC 10-311] analyzing module RAM32M_HD57
INFO: [VRFC 10-311] analyzing module RAM32M_HD58
INFO: [VRFC 10-311] analyzing module RAM32M_HD59
INFO: [VRFC 10-311] analyzing module RAM32M_HD60
INFO: [VRFC 10-311] analyzing module RAM32M_HD61
INFO: [VRFC 10-311] analyzing module RAM32M_HD62
INFO: [VRFC 10-311] analyzing module RAM32M_HD63
INFO: [VRFC 10-311] analyzing module RAM32M_HD64
INFO: [VRFC 10-311] analyzing module RAM32M_HD65
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TFlipFlop
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 28d6c5201c454e92bf6c4d8e32c4482b --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.SRL16E
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Reg_0
Compiling module xil_defaultlib.Reg_1
Compiling module xil_defaultlib.Reg_2
Compiling module xil_defaultlib.Reg_3
Compiling module xil_defaultlib.Reg_4
Compiling module xil_defaultlib.Reg_5
Compiling module xil_defaultlib.Reg_6
Compiling module xil_defaultlib.Reg_7
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.Reg_9
Compiling module xil_defaultlib.Reg_10
Compiling module xil_defaultlib.Reg_11
Compiling module xil_defaultlib.Reg_12
Compiling module xil_defaultlib.Reg_13
Compiling module xil_defaultlib.Reg_14
Compiling module xil_defaultlib.Reg_15
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.Reg_17
Compiling module xil_defaultlib.Reg_18
Compiling module xil_defaultlib.Reg_19
Compiling module xil_defaultlib.Reg_20
Compiling module xil_defaultlib.Reg_21
Compiling module xil_defaultlib.Reg_22
Compiling module xil_defaultlib.Reg_23
Compiling module xil_defaultlib.Reg_24
Compiling module xil_defaultlib.Reg_25
Compiling module xil_defaultlib.Reg_26
Compiling module xil_defaultlib.Reg_27
Compiling module xil_defaultlib.Reg_28
Compiling module xil_defaultlib.Reg_29
Compiling module xil_defaultlib.Reg_30
Compiling module xil_defaultlib.Reg_31
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Reg_33
Compiling module xil_defaultlib.Reg_34
Compiling module xil_defaultlib.Reg_35
Compiling module xil_defaultlib.Reg_36
Compiling module xil_defaultlib.Reg_37
Compiling module xil_defaultlib.Reg_38
Compiling module xil_defaultlib.Reg_39
Compiling module xil_defaultlib.Reg_40
Compiling module xil_defaultlib.Reg_41
Compiling module xil_defaultlib.Reg_42
Compiling module xil_defaultlib.Reg_43
Compiling module xil_defaultlib.Reg_44
Compiling module xil_defaultlib.Reg_45
Compiling module xil_defaultlib.Reg_46
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.Reg_47
Compiling module simprims_ver.sffsrce_fdse
Compiling module simprims_ver.FDSE
Compiling module xil_defaultlib.TFlipFlop
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD53
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.RAM32M_HD54
Compiling module xil_defaultlib.RAM32M_HD55
Compiling module xil_defaultlib.FifoTesting_48
Compiling module xil_defaultlib.RAM32M_HD56
Compiling module xil_defaultlib.RAM32M_HD57
Compiling module xil_defaultlib.FifoTesting_49
Compiling module xil_defaultlib.RAM32M_HD58
Compiling module xil_defaultlib.RAM32M_HD59
Compiling module xil_defaultlib.FifoTesting_50
Compiling module xil_defaultlib.RAM32M_HD60
Compiling module xil_defaultlib.RAM32M_HD61
Compiling module xil_defaultlib.FifoTesting_51
Compiling module xil_defaultlib.RAM32M_HD62
Compiling module xil_defaultlib.RAM32M_HD63
Compiling module xil_defaultlib.FifoTesting_52
Compiling module xil_defaultlib.RAM32M_HD64
Compiling module xil_defaultlib.RAM32M_HD65
Compiling module xil_defaultlib.FifoTesting_53
Compiling module xil_defaultlib.TopLevel_Convolution
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 14:16:09 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 14:16:09 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1865.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 1865.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v" into library work [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v:1]
[Tue Feb 21 14:53:34 2017] Launched synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 21 14:54:09 2017] Launched impl_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/impl_1/runme.log
close_design
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1865.063 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1865.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 14 instances

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD66
INFO: [VRFC 10-311] analyzing module RAM32M_HD67
INFO: [VRFC 10-311] analyzing module RAM32M_HD68
INFO: [VRFC 10-311] analyzing module RAM32M_HD69
INFO: [VRFC 10-311] analyzing module RAM32M_HD70
INFO: [VRFC 10-311] analyzing module RAM32M_HD71
INFO: [VRFC 10-311] analyzing module RAM32M_HD72
INFO: [VRFC 10-311] analyzing module RAM32M_HD73
INFO: [VRFC 10-311] analyzing module RAM32M_HD74
INFO: [VRFC 10-311] analyzing module RAM32M_HD75
INFO: [VRFC 10-311] analyzing module RAM32M_HD76
INFO: [VRFC 10-311] analyzing module RAM32M_HD77
INFO: [VRFC 10-311] analyzing module RAM32M_HD78
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 28d6c5201c454e92bf6c4d8e32c4482b --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.SRL16E
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Reg_0
Compiling module xil_defaultlib.Reg_1
Compiling module xil_defaultlib.Reg_2
Compiling module xil_defaultlib.Reg_3
Compiling module xil_defaultlib.Reg_4
Compiling module xil_defaultlib.Reg_5
Compiling module xil_defaultlib.Reg_6
Compiling module xil_defaultlib.Reg_7
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.Reg_9
Compiling module xil_defaultlib.Reg_10
Compiling module xil_defaultlib.Reg_11
Compiling module xil_defaultlib.Reg_12
Compiling module xil_defaultlib.Reg_13
Compiling module xil_defaultlib.Reg_14
Compiling module xil_defaultlib.Reg_15
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.Reg_17
Compiling module xil_defaultlib.Reg_18
Compiling module xil_defaultlib.Reg_19
Compiling module xil_defaultlib.Reg_20
Compiling module xil_defaultlib.Reg_21
Compiling module xil_defaultlib.Reg_22
Compiling module xil_defaultlib.Reg_23
Compiling module xil_defaultlib.Reg_24
Compiling module xil_defaultlib.Reg_25
Compiling module xil_defaultlib.Reg_26
Compiling module xil_defaultlib.Reg_27
Compiling module xil_defaultlib.Reg_28
Compiling module xil_defaultlib.Reg_29
Compiling module xil_defaultlib.Reg_30
Compiling module xil_defaultlib.Reg_31
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Reg_33
Compiling module xil_defaultlib.Reg_34
Compiling module xil_defaultlib.Reg_35
Compiling module xil_defaultlib.Reg_36
Compiling module xil_defaultlib.Reg_37
Compiling module xil_defaultlib.Reg_38
Compiling module xil_defaultlib.Reg_39
Compiling module xil_defaultlib.Reg_40
Compiling module xil_defaultlib.Reg_41
Compiling module xil_defaultlib.Reg_42
Compiling module xil_defaultlib.Reg_43
Compiling module xil_defaultlib.Reg_44
Compiling module xil_defaultlib.Reg_45
Compiling module xil_defaultlib.Reg_46
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.Reg_47
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD66
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.RAM32M_HD67
Compiling module xil_defaultlib.RAM32M_HD68
Compiling module xil_defaultlib.FifoTesting_48
Compiling module xil_defaultlib.RAM32M_HD69
Compiling module xil_defaultlib.RAM32M_HD70
Compiling module xil_defaultlib.FifoTesting_49
Compiling module xil_defaultlib.RAM32M_HD71
Compiling module xil_defaultlib.RAM32M_HD72
Compiling module xil_defaultlib.FifoTesting_50
Compiling module xil_defaultlib.RAM32M_HD73
Compiling module xil_defaultlib.RAM32M_HD74
Compiling module xil_defaultlib.FifoTesting_51
Compiling module xil_defaultlib.RAM32M_HD75
Compiling module xil_defaultlib.RAM32M_HD76
Compiling module xil_defaultlib.FifoTesting_52
Compiling module xil_defaultlib.RAM32M_HD77
Compiling module xil_defaultlib.RAM32M_HD78
Compiling module xil_defaultlib.FifoTesting_53
Compiling module xil_defaultlib.TopLevel_Convolution
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 14:56:47 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 14:56:47 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:47 . Memory (MB): peak = 1865.063 ; gain = 0.000
run 5000 ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1865.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/ConEngine_Verilog/ConEngine_Verilog.srcs/sources_1/new/ConvolutionEngine.v" into library work [C:/Users/saina/Desktop/SeniorDesign/ConEngine_Verilog/ConEngine_Verilog.srcs/sources_1/new/ConvolutionEngine.v:1]
[Tue Feb 21 15:02:59 2017] Launched synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 21 15:03:42 2017] Launched impl_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/impl_1/runme.log
close_design
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1865.063 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1865.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 14 instances

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD79
INFO: [VRFC 10-311] analyzing module RAM32M_HD80
INFO: [VRFC 10-311] analyzing module RAM32M_HD81
INFO: [VRFC 10-311] analyzing module RAM32M_HD82
INFO: [VRFC 10-311] analyzing module RAM32M_HD83
INFO: [VRFC 10-311] analyzing module RAM32M_HD84
INFO: [VRFC 10-311] analyzing module RAM32M_HD85
INFO: [VRFC 10-311] analyzing module RAM32M_HD86
INFO: [VRFC 10-311] analyzing module RAM32M_HD87
INFO: [VRFC 10-311] analyzing module RAM32M_HD88
INFO: [VRFC 10-311] analyzing module RAM32M_HD89
INFO: [VRFC 10-311] analyzing module RAM32M_HD90
INFO: [VRFC 10-311] analyzing module RAM32M_HD91
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 28d6c5201c454e92bf6c4d8e32c4482b --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.SRL16E
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Reg_0
Compiling module xil_defaultlib.Reg_1
Compiling module xil_defaultlib.Reg_2
Compiling module xil_defaultlib.Reg_3
Compiling module xil_defaultlib.Reg_4
Compiling module xil_defaultlib.Reg_5
Compiling module xil_defaultlib.Reg_6
Compiling module xil_defaultlib.Reg_7
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.Reg_9
Compiling module xil_defaultlib.Reg_10
Compiling module xil_defaultlib.Reg_11
Compiling module xil_defaultlib.Reg_12
Compiling module xil_defaultlib.Reg_13
Compiling module xil_defaultlib.Reg_14
Compiling module xil_defaultlib.Reg_15
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.Reg_17
Compiling module xil_defaultlib.Reg_18
Compiling module xil_defaultlib.Reg_19
Compiling module xil_defaultlib.Reg_20
Compiling module xil_defaultlib.Reg_21
Compiling module xil_defaultlib.Reg_22
Compiling module xil_defaultlib.Reg_23
Compiling module xil_defaultlib.Reg_24
Compiling module xil_defaultlib.Reg_25
Compiling module xil_defaultlib.Reg_26
Compiling module xil_defaultlib.Reg_27
Compiling module xil_defaultlib.Reg_28
Compiling module xil_defaultlib.Reg_29
Compiling module xil_defaultlib.Reg_30
Compiling module xil_defaultlib.Reg_31
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Reg_33
Compiling module xil_defaultlib.Reg_34
Compiling module xil_defaultlib.Reg_35
Compiling module xil_defaultlib.Reg_36
Compiling module xil_defaultlib.Reg_37
Compiling module xil_defaultlib.Reg_38
Compiling module xil_defaultlib.Reg_39
Compiling module xil_defaultlib.Reg_40
Compiling module xil_defaultlib.Reg_41
Compiling module xil_defaultlib.Reg_42
Compiling module xil_defaultlib.Reg_43
Compiling module xil_defaultlib.Reg_44
Compiling module xil_defaultlib.Reg_45
Compiling module xil_defaultlib.Reg_46
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.Reg_47
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD79
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.RAM32M_HD80
Compiling module xil_defaultlib.RAM32M_HD81
Compiling module xil_defaultlib.FifoTesting_48
Compiling module xil_defaultlib.RAM32M_HD82
Compiling module xil_defaultlib.RAM32M_HD83
Compiling module xil_defaultlib.FifoTesting_49
Compiling module xil_defaultlib.RAM32M_HD84
Compiling module xil_defaultlib.RAM32M_HD85
Compiling module xil_defaultlib.FifoTesting_50
Compiling module xil_defaultlib.RAM32M_HD86
Compiling module xil_defaultlib.RAM32M_HD87
Compiling module xil_defaultlib.FifoTesting_51
Compiling module xil_defaultlib.RAM32M_HD88
Compiling module xil_defaultlib.RAM32M_HD89
Compiling module xil_defaultlib.FifoTesting_52
Compiling module xil_defaultlib.RAM32M_HD90
Compiling module xil_defaultlib.RAM32M_HD91
Compiling module xil_defaultlib.FifoTesting_53
Compiling module xil_defaultlib.TopLevel_Convolution
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 15:05:51 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 15:05:51 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1865.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1865.063 ; gain = 0.000
run 5000 ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1865.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v" into library work [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v:1]
[Tue Feb 21 15:10:21 2017] Launched synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 21 15:11:16 2017] Launched impl_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/impl_1/runme.log
close_design
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 769 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.819 . Memory (MB): peak = 1865.063 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.820 . Memory (MB): peak = 1865.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 14 instances

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1888.004 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD100
INFO: [VRFC 10-311] analyzing module RAM32M_HD101
INFO: [VRFC 10-311] analyzing module RAM32M_HD102
INFO: [VRFC 10-311] analyzing module RAM32M_HD103
INFO: [VRFC 10-311] analyzing module RAM32M_HD104
INFO: [VRFC 10-311] analyzing module RAM32M_HD92
INFO: [VRFC 10-311] analyzing module RAM32M_HD93
INFO: [VRFC 10-311] analyzing module RAM32M_HD94
INFO: [VRFC 10-311] analyzing module RAM32M_HD95
INFO: [VRFC 10-311] analyzing module RAM32M_HD96
INFO: [VRFC 10-311] analyzing module RAM32M_HD97
INFO: [VRFC 10-311] analyzing module RAM32M_HD98
INFO: [VRFC 10-311] analyzing module RAM32M_HD99
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
ERROR: [VRFC 10-91] K2 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:138]
ERROR: [VRFC 10-91] K3 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:139]
ERROR: [VRFC 10-91] K4 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:140]
ERROR: [VRFC 10-91] K5 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:141]
ERROR: [VRFC 10-91] K6 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:142]
ERROR: [VRFC 10-91] K7 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:143]
ERROR: [VRFC 10-91] K8 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:144]
ERROR: [VRFC 10-91] K9 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:145]
ERROR: [VRFC 10-91] K10 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:146]
ERROR: [VRFC 10-91] K11 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:147]
ERROR: [VRFC 10-91] K12 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:148]
ERROR: [VRFC 10-91] K13 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:149]
ERROR: [VRFC 10-91] K14 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:150]
ERROR: [VRFC 10-91] K15 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:151]
ERROR: [VRFC 10-91] K16 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:152]
ERROR: [VRFC 10-91] K17 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:153]
ERROR: [VRFC 10-91] K18 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:154]
ERROR: [VRFC 10-91] K19 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:155]
ERROR: [VRFC 10-91] K20 is not declared [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v:156]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1888.004 ; gain = 22.941
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1888.004 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD100
INFO: [VRFC 10-311] analyzing module RAM32M_HD101
INFO: [VRFC 10-311] analyzing module RAM32M_HD102
INFO: [VRFC 10-311] analyzing module RAM32M_HD103
INFO: [VRFC 10-311] analyzing module RAM32M_HD104
INFO: [VRFC 10-311] analyzing module RAM32M_HD92
INFO: [VRFC 10-311] analyzing module RAM32M_HD93
INFO: [VRFC 10-311] analyzing module RAM32M_HD94
INFO: [VRFC 10-311] analyzing module RAM32M_HD95
INFO: [VRFC 10-311] analyzing module RAM32M_HD96
INFO: [VRFC 10-311] analyzing module RAM32M_HD97
INFO: [VRFC 10-311] analyzing module RAM32M_HD98
INFO: [VRFC 10-311] analyzing module RAM32M_HD99
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 28d6c5201c454e92bf6c4d8e32c4482b --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.SRL16E
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Reg_0
Compiling module xil_defaultlib.Reg_1
Compiling module xil_defaultlib.Reg_2
Compiling module xil_defaultlib.Reg_3
Compiling module xil_defaultlib.Reg_4
Compiling module xil_defaultlib.Reg_5
Compiling module xil_defaultlib.Reg_6
Compiling module xil_defaultlib.Reg_7
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.Reg_9
Compiling module xil_defaultlib.Reg_10
Compiling module xil_defaultlib.Reg_11
Compiling module xil_defaultlib.Reg_12
Compiling module xil_defaultlib.Reg_13
Compiling module xil_defaultlib.Reg_14
Compiling module xil_defaultlib.Reg_15
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.Reg_17
Compiling module xil_defaultlib.Reg_18
Compiling module xil_defaultlib.Reg_19
Compiling module xil_defaultlib.Reg_20
Compiling module xil_defaultlib.Reg_21
Compiling module xil_defaultlib.Reg_22
Compiling module xil_defaultlib.Reg_23
Compiling module xil_defaultlib.Reg_24
Compiling module xil_defaultlib.Reg_25
Compiling module xil_defaultlib.Reg_26
Compiling module xil_defaultlib.Reg_27
Compiling module xil_defaultlib.Reg_28
Compiling module xil_defaultlib.Reg_29
Compiling module xil_defaultlib.Reg_30
Compiling module xil_defaultlib.Reg_31
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Reg_33
Compiling module xil_defaultlib.Reg_34
Compiling module xil_defaultlib.Reg_35
Compiling module xil_defaultlib.Reg_36
Compiling module xil_defaultlib.Reg_37
Compiling module xil_defaultlib.Reg_38
Compiling module xil_defaultlib.Reg_39
Compiling module xil_defaultlib.Reg_40
Compiling module xil_defaultlib.Reg_41
Compiling module xil_defaultlib.Reg_42
Compiling module xil_defaultlib.Reg_43
Compiling module xil_defaultlib.Reg_44
Compiling module xil_defaultlib.Reg_45
Compiling module xil_defaultlib.Reg_46
Compiling module xil_defaultlib.Reg_47
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD92
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.RAM32M_HD93
Compiling module xil_defaultlib.RAM32M_HD94
Compiling module xil_defaultlib.FifoTesting_48
Compiling module xil_defaultlib.RAM32M_HD95
Compiling module xil_defaultlib.RAM32M_HD96
Compiling module xil_defaultlib.FifoTesting_49
Compiling module xil_defaultlib.RAM32M_HD97
Compiling module xil_defaultlib.RAM32M_HD98
Compiling module xil_defaultlib.FifoTesting_50
Compiling module xil_defaultlib.RAM32M_HD99
Compiling module xil_defaultlib.RAM32M_HD100
Compiling module xil_defaultlib.FifoTesting_51
Compiling module xil_defaultlib.RAM32M_HD101
Compiling module xil_defaultlib.RAM32M_HD102
Compiling module xil_defaultlib.FifoTesting_52
Compiling module xil_defaultlib.RAM32M_HD103
Compiling module xil_defaultlib.RAM32M_HD104
Compiling module xil_defaultlib.FifoTesting_53
Compiling module xil_defaultlib.TopLevel_Convolution
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 15:17:38 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 15:17:38 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:03:14 . Memory (MB): peak = 1888.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '195' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1888.004 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:03:29 . Memory (MB): peak = 1888.004 ; gain = 0.000
run 5000 ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1888.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1888.004 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD100
INFO: [VRFC 10-311] analyzing module RAM32M_HD101
INFO: [VRFC 10-311] analyzing module RAM32M_HD102
INFO: [VRFC 10-311] analyzing module RAM32M_HD103
INFO: [VRFC 10-311] analyzing module RAM32M_HD104
INFO: [VRFC 10-311] analyzing module RAM32M_HD92
INFO: [VRFC 10-311] analyzing module RAM32M_HD93
INFO: [VRFC 10-311] analyzing module RAM32M_HD94
INFO: [VRFC 10-311] analyzing module RAM32M_HD95
INFO: [VRFC 10-311] analyzing module RAM32M_HD96
INFO: [VRFC 10-311] analyzing module RAM32M_HD97
INFO: [VRFC 10-311] analyzing module RAM32M_HD98
INFO: [VRFC 10-311] analyzing module RAM32M_HD99
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_48
INFO: [VRFC 10-311] analyzing module FifoTesting_49
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_0
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 28d6c5201c454e92bf6c4d8e32c4482b --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.SRL16E
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Reg_0
Compiling module xil_defaultlib.Reg_1
Compiling module xil_defaultlib.Reg_2
Compiling module xil_defaultlib.Reg_3
Compiling module xil_defaultlib.Reg_4
Compiling module xil_defaultlib.Reg_5
Compiling module xil_defaultlib.Reg_6
Compiling module xil_defaultlib.Reg_7
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.Reg_9
Compiling module xil_defaultlib.Reg_10
Compiling module xil_defaultlib.Reg_11
Compiling module xil_defaultlib.Reg_12
Compiling module xil_defaultlib.Reg_13
Compiling module xil_defaultlib.Reg_14
Compiling module xil_defaultlib.Reg_15
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.Reg_17
Compiling module xil_defaultlib.Reg_18
Compiling module xil_defaultlib.Reg_19
Compiling module xil_defaultlib.Reg_20
Compiling module xil_defaultlib.Reg_21
Compiling module xil_defaultlib.Reg_22
Compiling module xil_defaultlib.Reg_23
Compiling module xil_defaultlib.Reg_24
Compiling module xil_defaultlib.Reg_25
Compiling module xil_defaultlib.Reg_26
Compiling module xil_defaultlib.Reg_27
Compiling module xil_defaultlib.Reg_28
Compiling module xil_defaultlib.Reg_29
Compiling module xil_defaultlib.Reg_30
Compiling module xil_defaultlib.Reg_31
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Reg_33
Compiling module xil_defaultlib.Reg_34
Compiling module xil_defaultlib.Reg_35
Compiling module xil_defaultlib.Reg_36
Compiling module xil_defaultlib.Reg_37
Compiling module xil_defaultlib.Reg_38
Compiling module xil_defaultlib.Reg_39
Compiling module xil_defaultlib.Reg_40
Compiling module xil_defaultlib.Reg_41
Compiling module xil_defaultlib.Reg_42
Compiling module xil_defaultlib.Reg_43
Compiling module xil_defaultlib.Reg_44
Compiling module xil_defaultlib.Reg_45
Compiling module xil_defaultlib.Reg_46
Compiling module xil_defaultlib.Reg_47
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD92
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.RAM32M_HD93
Compiling module xil_defaultlib.RAM32M_HD94
Compiling module xil_defaultlib.FifoTesting_48
Compiling module xil_defaultlib.RAM32M_HD95
Compiling module xil_defaultlib.RAM32M_HD96
Compiling module xil_defaultlib.FifoTesting_49
Compiling module xil_defaultlib.RAM32M_HD97
Compiling module xil_defaultlib.RAM32M_HD98
Compiling module xil_defaultlib.FifoTesting_50
Compiling module xil_defaultlib.RAM32M_HD99
Compiling module xil_defaultlib.RAM32M_HD100
Compiling module xil_defaultlib.FifoTesting_51
Compiling module xil_defaultlib.RAM32M_HD101
Compiling module xil_defaultlib.RAM32M_HD102
Compiling module xil_defaultlib.FifoTesting_52
Compiling module xil_defaultlib.RAM32M_HD103
Compiling module xil_defaultlib.RAM32M_HD104
Compiling module xil_defaultlib.FifoTesting_53
Compiling module xil_defaultlib.TopLevel_Convolution
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 15:23:52 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 15:23:52 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:03:21 . Memory (MB): peak = 1888.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '200' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1888.004 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:03:36 . Memory (MB): peak = 1888.004 ; gain = 0.000
run 5000 ns
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        1
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
Pushed        2
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1888.004 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v" into library work [C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/new/TopLevel_Convolution.v:1]
[Tue Feb 21 15:32:59 2017] Launched synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 21 15:34:26 2017] Launched impl_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 2261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.320 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 28 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.629 ; gain = 26.309
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1963.031 ; gain = 9.523
INFO: [SIM-utils-36] Netlist generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'FifoTesting_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj FifoTesting_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/FifoTesting_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD105
INFO: [VRFC 10-311] analyzing module RAM32M_HD106
INFO: [VRFC 10-311] analyzing module RAM32M_HD107
INFO: [VRFC 10-311] analyzing module RAM32M_HD108
INFO: [VRFC 10-311] analyzing module RAM32M_HD109
INFO: [VRFC 10-311] analyzing module RAM32M_HD110
INFO: [VRFC 10-311] analyzing module RAM32M_HD111
INFO: [VRFC 10-311] analyzing module RAM32M_HD112
INFO: [VRFC 10-311] analyzing module RAM32M_HD113
INFO: [VRFC 10-311] analyzing module RAM32M_HD114
INFO: [VRFC 10-311] analyzing module RAM32M_HD115
INFO: [VRFC 10-311] analyzing module RAM32M_HD116
INFO: [VRFC 10-311] analyzing module RAM32M_HD117
INFO: [VRFC 10-311] analyzing module RAM32M_HD118
INFO: [VRFC 10-311] analyzing module RAM32M_HD119
INFO: [VRFC 10-311] analyzing module RAM32M_HD120
INFO: [VRFC 10-311] analyzing module RAM32M_HD121
INFO: [VRFC 10-311] analyzing module RAM32M_HD122
INFO: [VRFC 10-311] analyzing module RAM32M_HD123
INFO: [VRFC 10-311] analyzing module RAM32M_HD124
INFO: [VRFC 10-311] analyzing module RAM32M_HD125
INFO: [VRFC 10-311] analyzing module RAM32M_HD126
INFO: [VRFC 10-311] analyzing module RAM32M_HD127
INFO: [VRFC 10-311] analyzing module RAM32M_HD128
INFO: [VRFC 10-311] analyzing module RAM32M_HD129
INFO: [VRFC 10-311] analyzing module RAM32M_HD130
INFO: [VRFC 10-311] analyzing module RAM32M_HD131
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-311] analyzing module ConvolutionEngine_0
INFO: [VRFC 10-311] analyzing module ConvolutionEngine_1
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-311] analyzing module FifoTesting_50
INFO: [VRFC 10-311] analyzing module FifoTesting_51
INFO: [VRFC 10-311] analyzing module FifoTesting_52
INFO: [VRFC 10-311] analyzing module FifoTesting_53
INFO: [VRFC 10-311] analyzing module FifoTesting_54
INFO: [VRFC 10-311] analyzing module FifoTesting_55
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-311] analyzing module Reg_10
INFO: [VRFC 10-311] analyzing module Reg_11
INFO: [VRFC 10-311] analyzing module Reg_12
INFO: [VRFC 10-311] analyzing module Reg_13
INFO: [VRFC 10-311] analyzing module Reg_14
INFO: [VRFC 10-311] analyzing module Reg_15
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_17
INFO: [VRFC 10-311] analyzing module Reg_18
INFO: [VRFC 10-311] analyzing module Reg_19
INFO: [VRFC 10-311] analyzing module Reg_2
INFO: [VRFC 10-311] analyzing module Reg_20
INFO: [VRFC 10-311] analyzing module Reg_21
INFO: [VRFC 10-311] analyzing module Reg_22
INFO: [VRFC 10-311] analyzing module Reg_23
INFO: [VRFC 10-311] analyzing module Reg_24
INFO: [VRFC 10-311] analyzing module Reg_25
INFO: [VRFC 10-311] analyzing module Reg_26
INFO: [VRFC 10-311] analyzing module Reg_27
INFO: [VRFC 10-311] analyzing module Reg_28
INFO: [VRFC 10-311] analyzing module Reg_29
INFO: [VRFC 10-311] analyzing module Reg_3
INFO: [VRFC 10-311] analyzing module Reg_30
INFO: [VRFC 10-311] analyzing module Reg_31
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-311] analyzing module Reg_33
INFO: [VRFC 10-311] analyzing module Reg_34
INFO: [VRFC 10-311] analyzing module Reg_35
INFO: [VRFC 10-311] analyzing module Reg_36
INFO: [VRFC 10-311] analyzing module Reg_37
INFO: [VRFC 10-311] analyzing module Reg_38
INFO: [VRFC 10-311] analyzing module Reg_39
INFO: [VRFC 10-311] analyzing module Reg_4
INFO: [VRFC 10-311] analyzing module Reg_40
INFO: [VRFC 10-311] analyzing module Reg_41
INFO: [VRFC 10-311] analyzing module Reg_42
INFO: [VRFC 10-311] analyzing module Reg_43
INFO: [VRFC 10-311] analyzing module Reg_44
INFO: [VRFC 10-311] analyzing module Reg_45
INFO: [VRFC 10-311] analyzing module Reg_46
INFO: [VRFC 10-311] analyzing module Reg_47
INFO: [VRFC 10-311] analyzing module Reg_48
INFO: [VRFC 10-311] analyzing module Reg_49
INFO: [VRFC 10-311] analyzing module Reg_5
INFO: [VRFC 10-311] analyzing module Reg_6
INFO: [VRFC 10-311] analyzing module Reg_7
INFO: [VRFC 10-311] analyzing module Reg_8
INFO: [VRFC 10-311] analyzing module Reg_9
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sim_1/new/TopLevel_Convolution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 28d6c5201c454e92bf6c4d8e32c4482b --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FifoTesting_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FifoTesting_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FifoTesting_tb_time_impl.sdf", for root module "FifoTesting_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.SRL16E
Compiling module xil_defaultlib.ConvolutionEngine
Compiling module xil_defaultlib.ConvolutionEngine_0
Compiling module xil_defaultlib.ConvolutionEngine_1
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.Reg_2
Compiling module xil_defaultlib.Reg_3
Compiling module xil_defaultlib.Reg_4
Compiling module xil_defaultlib.Reg_5
Compiling module xil_defaultlib.Reg_6
Compiling module xil_defaultlib.Reg_7
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.Reg_9
Compiling module xil_defaultlib.Reg_10
Compiling module xil_defaultlib.Reg_11
Compiling module xil_defaultlib.Reg_12
Compiling module xil_defaultlib.Reg_13
Compiling module xil_defaultlib.Reg_14
Compiling module xil_defaultlib.Reg_15
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.Reg_17
Compiling module xil_defaultlib.Reg_18
Compiling module xil_defaultlib.Reg_19
Compiling module xil_defaultlib.Reg_20
Compiling module xil_defaultlib.Reg_21
Compiling module xil_defaultlib.Reg_22
Compiling module xil_defaultlib.Reg_23
Compiling module xil_defaultlib.Reg_24
Compiling module xil_defaultlib.Reg_25
Compiling module xil_defaultlib.Reg_26
Compiling module xil_defaultlib.Reg_27
Compiling module xil_defaultlib.Reg_28
Compiling module xil_defaultlib.Reg_29
Compiling module xil_defaultlib.Reg_30
Compiling module xil_defaultlib.Reg_31
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Reg_33
Compiling module xil_defaultlib.Reg_34
Compiling module xil_defaultlib.Reg_35
Compiling module xil_defaultlib.Reg_36
Compiling module xil_defaultlib.Reg_37
Compiling module xil_defaultlib.Reg_38
Compiling module xil_defaultlib.Reg_39
Compiling module xil_defaultlib.Reg_40
Compiling module xil_defaultlib.Reg_41
Compiling module xil_defaultlib.Reg_42
Compiling module xil_defaultlib.Reg_43
Compiling module xil_defaultlib.Reg_44
Compiling module xil_defaultlib.Reg_45
Compiling module xil_defaultlib.Reg_46
Compiling module xil_defaultlib.Reg_47
Compiling module xil_defaultlib.Reg_48
Compiling module xil_defaultlib.Reg_49
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD105
Compiling module xil_defaultlib.RAM32M_HD106
Compiling module xil_defaultlib.RAM32M_HD107
Compiling module xil_defaultlib.FifoTesting
Compiling module xil_defaultlib.RAM32M_HD108
Compiling module xil_defaultlib.RAM32M_HD109
Compiling module xil_defaultlib.RAM32M_HD110
Compiling module xil_defaultlib.RAM32M_HD111
Compiling module xil_defaultlib.FifoTesting_50
Compiling module xil_defaultlib.RAM32M_HD112
Compiling module xil_defaultlib.RAM32M_HD113
Compiling module xil_defaultlib.RAM32M_HD114
Compiling module xil_defaultlib.RAM32M_HD115
Compiling module xil_defaultlib.FifoTesting_51
Compiling module xil_defaultlib.RAM32M_HD116
Compiling module xil_defaultlib.RAM32M_HD117
Compiling module xil_defaultlib.RAM32M_HD118
Compiling module xil_defaultlib.RAM32M_HD119
Compiling module xil_defaultlib.FifoTesting_52
Compiling module xil_defaultlib.RAM32M_HD120
Compiling module xil_defaultlib.RAM32M_HD121
Compiling module xil_defaultlib.RAM32M_HD122
Compiling module xil_defaultlib.RAM32M_HD123
Compiling module xil_defaultlib.FifoTesting_53
Compiling module xil_defaultlib.RAM32M_HD124
Compiling module xil_defaultlib.RAM32M_HD125
Compiling module xil_defaultlib.RAM32M_HD126
Compiling module xil_defaultlib.RAM32M_HD127
Compiling module xil_defaultlib.FifoTesting_54
Compiling module xil_defaultlib.RAM32M_HD128
Compiling module xil_defaultlib.RAM32M_HD129
Compiling module xil_defaultlib.RAM32M_HD130
Compiling module xil_defaultlib.RAM32M_HD131
Compiling module xil_defaultlib.FifoTesting_55
Compiling module xil_defaultlib.TopLevel_Convolution
Compiling module xil_defaultlib.FifoTesting_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FifoTesting_tb_time_impl

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing/xsim.dir/FifoTesting_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 16:01:52 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 16:01:52 2017...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:23:44 . Memory (MB): peak = 1963.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '1425' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "FifoTesting_tb_time_impl -key {Post-Implementation:sim_1:Timing:FifoTesting_tb} -tclbatch {FifoTesting_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source FifoTesting_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
Pushed    16513
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1984.418 ; gain = 0.000
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1984.418 ; gain = 21.387
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FifoTesting_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:42 ; elapsed = 00:24:32 . Memory (MB): peak = 1984.418 ; gain = 72.098
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 21 16:04:35 2017...
