<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="Arty_Z7_20_axi_gpio_led_0_synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1487980718">
  <File Type="RDS-PROPCONSTRS" Name="Arty_Z7_20_axi_gpio_led_0_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="Arty_Z7_20_axi_gpio_led_0.tcl"/>
  <File Type="RDS-RDS" Name="Arty_Z7_20_axi_gpio_led_0.vds"/>
  <File Type="RDS-UTIL" Name="Arty_Z7_20_axi_gpio_led_0_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Arty_Z7_20_axi_gpio_led_0_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="Arty_Z7_20_axi_gpio_led_0.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Arty_Z7_20_axi_gpio_led_0_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="Arty_Z7_20_axi_gpio_led_0_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Arty_Z7_20_axi_gpio_led_0">
    <File Path="$PPRDIR/../../../../../../git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_led_0/Arty_Z7_20_axi_gpio_led_0.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="Arty_Z7_20_axi_gpio_led_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Arty_Z7_20_axi_gpio_led_0">
    <File Path="$PPRDIR/../../../../../../git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_axi_gpio_led_0/Arty_Z7_20_axi_gpio_led_0.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="Arty_Z7_20_axi_gpio_led_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
