

================================================================
== Vitis HLS Report for 'tpgPatternCrossHatch'
================================================================
* Date:           Thu Dec 21 11:33:26 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dma_demo_v_tpg_0_2
* Solution:       prj (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  4.907 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  26.936 ns|  26.936 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_reg_ap_uint_10_s_fu_301  |reg_ap_uint_10_s  |        1|        1|  6.734 ns|  6.734 ns|    1|    1|      yes|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1430]   --->   Operation 6 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1430]   --->   Operation 7 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1430]   --->   Operation 8 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1430]   --->   Operation 9 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1430]   --->   Operation 10 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln1435 = zext i16 %width_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1435]   --->   Operation 11 'zext' 'zext_ln1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln1435 = trunc i16 %width_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1435]   --->   Operation 12 'trunc' 'trunc_ln1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.81ns)   --->   "%add_ln1435 = add i14 %trunc_ln1435, i14 15" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1435]   --->   Operation 13 'add' 'add_ln1435' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1435, i32 4, i32 13" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1435]   --->   Operation 14 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln1437 = zext i16 %height_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1437]   --->   Operation 15 'zext' 'zext_ln1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln1437 = trunc i16 %height_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1437]   --->   Operation 16 'trunc' 'trunc_ln1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1443 = zext i16 %y_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1443]   --->   Operation 17 'zext' 'zext_ln1443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.42ns)   --->   "%icmp_ln1443 = icmp_eq  i16 %y_read, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1443]   --->   Operation 18 'icmp' 'icmp_ln1443' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln1443 = trunc i16 %x_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1443]   --->   Operation 19 'trunc' 'trunc_ln1443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1443_1 = zext i16 %x_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1443]   --->   Operation 20 'zext' 'zext_ln1443_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.42ns)   --->   "%icmp_ln1443_1 = icmp_eq  i16 %x_read, i16 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1443]   --->   Operation 21 'icmp' 'icmp_ln1443_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln1443 = br i1 %icmp_ln1443, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1443]   --->   Operation 22 'br' 'br_ln1443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.07ns)   --->   "%add_ln1443 = add i17 %zext_ln1437, i17 131071" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1443]   --->   Operation 23 'add' 'add_ln1443' <Predicate = (!icmp_ln1443)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.43ns)   --->   "%icmp_ln1443_2 = icmp_eq  i17 %zext_ln1443, i17 %add_ln1443" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1443]   --->   Operation 24 'icmp' 'icmp_ln1443_2' <Predicate = (!icmp_ln1443)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1443 = br i1 %icmp_ln1443_1, void %._crit_edge4, void %._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1443]   --->   Operation 25 'br' 'br_ln1443' <Predicate = (icmp_ln1443)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.07ns)   --->   "%sub29 = add i17 %zext_ln1435, i17 131071" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1435]   --->   Operation 26 'add' 'sub29' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.55ns)   --->   "%cmp57 = icmp_eq  i8 %color_read, i8 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1430]   --->   Operation 27 'icmp' 'cmp57' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.55ns)   --->   "%cmp59 = icmp_eq  i8 %color_read, i8 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1430]   --->   Operation 28 'icmp' 'cmp59' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1462 = br i1 %icmp_ln1443_1, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1462]   --->   Operation 29 'br' 'br_ln1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.43ns)   --->   "%icmp_ln1467 = icmp_eq  i17 %zext_ln1443_1, i17 %sub29" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1467]   --->   Operation 30 'icmp' 'icmp_ln1467' <Predicate = (!icmp_ln1443_1)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln1467 = br i1 %icmp_ln1467, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1467]   --->   Operation 31 'br' 'br_ln1467' <Predicate = (!icmp_ln1443_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.54>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%barWidthMinSamples_V = add i10 %trunc_ln, i10 1023"   --->   Operation 32 'add' 'barWidthMinSamples_V' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [2/2] (0.00ns)   --->   "%barWidthMinSamples_delayed_V = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1436]   --->   Operation 33 'call' 'barWidthMinSamples_delayed_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (1.81ns)   --->   "%add_ln1437 = add i14 %trunc_ln1437, i14 15" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1437]   --->   Operation 34 'add' 'add_ln1437' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.97ns)   --->   "%and_ln1443 = and i1 %icmp_ln1443_2, i1 %icmp_ln1443_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1443]   --->   Operation 35 'and' 'and_ln1443' <Predicate = (!icmp_ln1443)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1443 = br i1 %and_ln1443, void %._crit_edge4, void %._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1443]   --->   Operation 36 'br' 'br_ln1443' <Predicate = (!icmp_ln1443)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1437, i32 4, i32 13"   --->   Operation 37 'partselect' 'tmp' <Predicate = (icmp_ln1443 & !icmp_ln1443_1) | (!icmp_ln1443 & !and_ln1443)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i10 %tmp"   --->   Operation 38 'zext' 'zext_ln1347' <Predicate = (icmp_ln1443 & !icmp_ln1443_1) | (!icmp_ln1443 & !and_ln1443)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%ret = add i11 %zext_ln1347, i11 2047"   --->   Operation 39 'add' 'ret' <Predicate = (icmp_ln1443 & !icmp_ln1443_1) | (!icmp_ln1443 & !and_ln1443)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln1445 = store i10 0, i10 %yCount_V_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1445]   --->   Operation 40 'store' 'store_ln1445' <Predicate = (icmp_ln1443 & icmp_ln1443_1) | (!icmp_ln1443 & and_ln1443)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln1446 = store i1 1, i1 %vHatch" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1446]   --->   Operation 41 'store' 'store_ln1446' <Predicate = (icmp_ln1443 & icmp_ln1443_1) | (!icmp_ln1443 & and_ln1443)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (1.70ns)   --->   "%br_ln1447 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1447]   --->   Operation 42 'br' 'br_ln1447' <Predicate = (icmp_ln1443 & icmp_ln1443_1) | (!icmp_ln1443 & and_ln1443)> <Delay = 1.70>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln1470 = store i10 0, i10 %xCount_V_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1470]   --->   Operation 43 'store' 'store_ln1470' <Predicate = (!icmp_ln1443_1 & icmp_ln1467)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln1471 = br void %.thread" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1471]   --->   Operation 44 'br' 'br_ln1471' <Predicate = (!icmp_ln1443_1 & icmp_ln1467)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln1465 = store i10 0, i10 %xCount_V_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1465]   --->   Operation 45 'store' 'store_ln1465' <Predicate = (icmp_ln1443_1)> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln1466 = br void %.thread" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1466]   --->   Operation 46 'br' 'br_ln1466' <Predicate = (icmp_ln1443_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.90>
ST_3 : Operation 47 [1/2] (0.00ns)   --->   "%barWidthMinSamples_delayed_V = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_V" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1436]   --->   Operation 47 'call' 'barWidthMinSamples_delayed_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%yCount_V_2_load = load i10 %yCount_V_2"   --->   Operation 48 'load' 'yCount_V_2_load' <Predicate = (icmp_ln1443 & !icmp_ln1443_1) | (!icmp_ln1443 & !and_ln1443)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i10 %yCount_V_2_load"   --->   Operation 49 'zext' 'zext_ln870' <Predicate = (icmp_ln1443 & !icmp_ln1443_1) | (!icmp_ln1443 & !and_ln1443)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.88ns)   --->   "%icmp_ln870 = icmp_eq  i11 %zext_ln870, i11 %ret"   --->   Operation 50 'icmp' 'icmp_ln870' <Predicate = (icmp_ln1443 & !icmp_ln1443_1) | (!icmp_ln1443 & !and_ln1443)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln1448 = and i1 %icmp_ln870, i1 %icmp_ln1443_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1448]   --->   Operation 51 'and' 'and_ln1448' <Predicate = (icmp_ln1443 & !icmp_ln1443_1) | (!icmp_ln1443 & !and_ln1443)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln1448 = br i1 %and_ln1448, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1448]   --->   Operation 52 'br' 'br_ln1448' <Predicate = (icmp_ln1443 & !icmp_ln1443_1) | (!icmp_ln1443 & !and_ln1443)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln1453 = br i1 %icmp_ln1443_1, void %thread-pre-split, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1453]   --->   Operation 53 'br' 'br_ln1453' <Predicate = (icmp_ln1443 & !icmp_ln1443_1 & !and_ln1448) | (!icmp_ln1443 & !and_ln1443 & !and_ln1448)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%vHatch_load = load i1 %vHatch"   --->   Operation 54 'load' 'vHatch_load' <Predicate = (!and_ln1443 & !icmp_ln1443_1 & !and_ln1448) | (icmp_ln1443 & !icmp_ln1443_1 & !and_ln1448)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.70ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!and_ln1443 & !icmp_ln1443_1 & !and_ln1448) | (icmp_ln1443 & !icmp_ln1443_1 & !and_ln1448)> <Delay = 1.70>
ST_3 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln691 = add i10 %yCount_V_2_load, i10 1"   --->   Operation 56 'add' 'add_ln691' <Predicate = (!icmp_ln1443 & !and_ln1443 & icmp_ln1443_1 & !and_ln1448)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln691 = store i10 %add_ln691, i10 %yCount_V_2"   --->   Operation 57 'store' 'store_ln691' <Predicate = (!icmp_ln1443 & !and_ln1443 & icmp_ln1443_1 & !and_ln1448)> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln1456 = store i1 0, i1 %vHatch" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1456]   --->   Operation 58 'store' 'store_ln1456' <Predicate = (!icmp_ln1443 & !and_ln1443 & icmp_ln1443_1 & !and_ln1448)> <Delay = 1.58>
ST_3 : Operation 59 [1/1] (1.70ns)   --->   "%br_ln1457 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1457]   --->   Operation 59 'br' 'br_ln1457' <Predicate = (!icmp_ln1443 & !and_ln1443 & icmp_ln1443_1 & !and_ln1448)> <Delay = 1.70>
ST_3 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln1450 = store i10 0, i10 %yCount_V_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1450]   --->   Operation 60 'store' 'store_ln1450' <Predicate = (icmp_ln1443 & !icmp_ln1443_1 & and_ln1448) | (!icmp_ln1443 & !and_ln1443 & and_ln1448)> <Delay = 1.58>
ST_3 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln1451 = store i1 1, i1 %vHatch" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1451]   --->   Operation 61 'store' 'store_ln1451' <Predicate = (icmp_ln1443 & !icmp_ln1443_1 & and_ln1448) | (!icmp_ln1443 & !and_ln1443 & and_ln1448)> <Delay = 1.58>
ST_3 : Operation 62 [1/1] (1.70ns)   --->   "%br_ln1452 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1452]   --->   Operation 62 'br' 'br_ln1452' <Predicate = (icmp_ln1443 & !icmp_ln1443_1 & and_ln1448) | (!icmp_ln1443 & !and_ln1443 & and_ln1448)> <Delay = 1.70>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty = phi i1 %vHatch_load, void %thread-pre-split, i1 1, void %._crit_edge, i1 1, void, i1 0, void"   --->   Operation 63 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%xCount_V_2_load = load i10 %xCount_V_2"   --->   Operation 64 'load' 'xCount_V_2_load' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.77ns)   --->   "%icmp_ln878 = icmp_ult  i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V"   --->   Operation 65 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln1472 = br i1 %icmp_ln878, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1472]   --->   Operation 66 'br' 'br_ln1472' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.77ns)   --->   "%icmp_ln870_1 = icmp_eq  i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V"   --->   Operation 67 'icmp' 'icmp_ln870_1' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln878)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln1477 = br i1 %icmp_ln870_1, void, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1477]   --->   Operation 68 'br' 'br_ln1477' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.73ns)   --->   "%sub_ln692 = sub i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V"   --->   Operation 69 'sub' 'sub_ln692' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln878 & !icmp_ln870_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln878 & !icmp_ln870_1)> <Delay = 1.58>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln1479 = store i10 0, i10 %xCount_V_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1479]   --->   Operation 71 'store' 'store_ln1479' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln878 & icmp_ln870_1)> <Delay = 1.58>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln1481 = br void %.thread" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1481]   --->   Operation 72 'br' 'br_ln1481' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln878 & icmp_ln870_1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.73ns)   --->   "%add_ln691_2 = add i10 %xCount_V_2_load, i10 1"   --->   Operation 73 'add' 'add_ln691_2' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & icmp_ln878)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln1476 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1476]   --->   Operation 74 'br' 'br_ln1476' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & icmp_ln878)> <Delay = 1.58>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%storemerge = phi i10 %sub_ln692, void, i10 %add_ln691_2, void"   --->   Operation 75 'phi' 'storemerge' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln870_1) | (!icmp_ln1443_1 & !icmp_ln1467 & icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln691 = store i10 %storemerge, i10 %xCount_V_2"   --->   Operation 76 'store' 'store_ln691' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln870_1) | (!icmp_ln1443_1 & !icmp_ln1467 & icmp_ln878)> <Delay = 1.58>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln1488 = br i1 %empty, void, void %.thread" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1488]   --->   Operation 77 'br' 'br_ln1488' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln870_1) | (!icmp_ln1443_1 & !icmp_ln1467 & icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln1503)   --->   "%select_ln1503_1 = select i1 %cmp59, i2 1, i2 2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1503]   --->   Operation 78 'select' 'select_ln1503_1' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln870_1 & !empty & !cmp57) | (!icmp_ln1443_1 & !icmp_ln1467 & icmp_ln878 & !empty & !cmp57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln1503)   --->   "%or_ln1503 = or i1 %cmp59, i1 %trunc_ln1443" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1503]   --->   Operation 79 'or' 'or_ln1503' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln870_1 & !empty & !cmp57) | (!icmp_ln1443_1 & !icmp_ln1467 & icmp_ln878 & !empty & !cmp57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1503 = select i1 %or_ln1503, i2 %select_ln1503_1, i2 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1503]   --->   Operation 80 'select' 'select_ln1503' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln870_1 & !empty & !cmp57) | (!icmp_ln1443_1 & !icmp_ln1467 & icmp_ln878 & !empty & !cmp57)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i2 %select_ln1503" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1503]   --->   Operation 81 'zext' 'zext_ln1503' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln870_1 & !empty & !cmp57) | (!icmp_ln1443_1 & !icmp_ln1467 & icmp_ln878 & !empty & !cmp57)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%blkYuv_1_addr = getelementptr i8 %blkYuv_1, i64 0, i64 %zext_ln1503" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1503]   --->   Operation 82 'getelementptr' 'blkYuv_1_addr' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln870_1 & !empty & !cmp57) | (!icmp_ln1443_1 & !icmp_ln1467 & icmp_ln878 & !empty & !cmp57)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (2.32ns)   --->   "%blkYuv_1_load = load i2 %blkYuv_1_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1503]   --->   Operation 83 'load' 'blkYuv_1_load' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln870_1 & !empty & !cmp57) | (!icmp_ln1443_1 & !icmp_ln1467 & icmp_ln878 & !empty & !cmp57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494)   --->   "%select_ln1494_1 = select i1 %cmp59, i2 1, i2 2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1494]   --->   Operation 84 'select' 'select_ln1494_1' <Predicate = (empty & !cmp57) | (!icmp_ln878 & icmp_ln870_1 & !cmp57) | (icmp_ln1467 & !cmp57) | (icmp_ln1443_1 & !cmp57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494)   --->   "%or_ln1494 = or i1 %cmp59, i1 %trunc_ln1443" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1494]   --->   Operation 85 'or' 'or_ln1494' <Predicate = (empty & !cmp57) | (!icmp_ln878 & icmp_ln870_1 & !cmp57) | (icmp_ln1467 & !cmp57) | (icmp_ln1443_1 & !cmp57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1494 = select i1 %or_ln1494, i2 %select_ln1494_1, i2 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1494]   --->   Operation 86 'select' 'select_ln1494' <Predicate = (empty & !cmp57) | (!icmp_ln878 & icmp_ln870_1 & !cmp57) | (icmp_ln1467 & !cmp57) | (icmp_ln1443_1 & !cmp57)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i2 %select_ln1494" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1494]   --->   Operation 87 'zext' 'zext_ln1494' <Predicate = (empty & !cmp57) | (!icmp_ln878 & icmp_ln870_1 & !cmp57) | (icmp_ln1467 & !cmp57) | (icmp_ln1443_1 & !cmp57)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%whiYuv_1_addr = getelementptr i8 %whiYuv_1, i64 0, i64 %zext_ln1494" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1494]   --->   Operation 88 'getelementptr' 'whiYuv_1_addr' <Predicate = (empty & !cmp57) | (!icmp_ln878 & icmp_ln870_1 & !cmp57) | (icmp_ln1467 & !cmp57) | (icmp_ln1443_1 & !cmp57)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (2.32ns)   --->   "%whiYuv_1_load = load i2 %whiYuv_1_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1494]   --->   Operation 89 'load' 'whiYuv_1_load' <Predicate = (empty & !cmp57) | (!icmp_ln878 & icmp_ln870_1 & !cmp57) | (icmp_ln1467 & !cmp57) | (icmp_ln1443_1 & !cmp57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 90 [1/1] (1.24ns)   --->   "%conv_i10 = select i1 %cmp57, i8 255, i8 128" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1430]   --->   Operation 90 'select' 'conv_i10' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.24ns)   --->   "%conv_i = select i1 %cmp57, i8 0, i8 128" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1430]   --->   Operation 91 'select' 'conv_i' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.82ns)   --->   "%br_ln1503 = br i1 %cmp57, void, void %.thread._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1503]   --->   Operation 92 'br' 'br_ln1503' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln870_1 & !empty) | (!icmp_ln1443_1 & !icmp_ln1467 & icmp_ln878 & !empty)> <Delay = 1.82>
ST_4 : Operation 93 [1/2] (2.32ns)   --->   "%blkYuv_1_load = load i2 %blkYuv_1_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1503]   --->   Operation 93 'load' 'blkYuv_1_load' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln870_1 & !empty & !cmp57) | (!icmp_ln1443_1 & !icmp_ln1467 & icmp_ln878 & !empty & !cmp57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_4 : Operation 94 [1/1] (1.82ns)   --->   "%br_ln1503 = br void %.thread._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1503]   --->   Operation 94 'br' 'br_ln1503' <Predicate = (!icmp_ln1443_1 & !icmp_ln1467 & !icmp_ln870_1 & !empty & !cmp57) | (!icmp_ln1443_1 & !icmp_ln1467 & icmp_ln878 & !empty & !cmp57)> <Delay = 1.82>
ST_4 : Operation 95 [1/1] (1.82ns)   --->   "%br_ln1494 = br i1 %cmp57, void, void %.thread._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1494]   --->   Operation 95 'br' 'br_ln1494' <Predicate = (empty) | (!icmp_ln878 & icmp_ln870_1) | (icmp_ln1467) | (icmp_ln1443_1)> <Delay = 1.82>
ST_4 : Operation 96 [1/2] (2.32ns)   --->   "%whiYuv_1_load = load i2 %whiYuv_1_addr" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1494]   --->   Operation 96 'load' 'whiYuv_1_load' <Predicate = (empty & !cmp57) | (!icmp_ln878 & icmp_ln870_1 & !cmp57) | (icmp_ln1467 & !cmp57) | (icmp_ln1443_1 & !cmp57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_4 : Operation 97 [1/1] (1.82ns)   --->   "%br_ln1494 = br void %.thread._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1494]   --->   Operation 97 'br' 'br_ln1494' <Predicate = (empty & !cmp57) | (!icmp_ln878 & icmp_ln870_1 & !cmp57) | (icmp_ln1467 & !cmp57) | (icmp_ln1443_1 & !cmp57)> <Delay = 1.82>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_2)   --->   "%agg_result_0 = phi i1 1, void %.thread, i1 1, void, i1 0, void, i1 0, void"   --->   Operation 98 'phi' 'agg_result_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%pix_val_V_1 = phi i8 255, void %.thread, i8 %whiYuv_1_load, void, i8 0, void, i8 %blkYuv_1_load, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1494]   --->   Operation 99 'phi' 'pix_val_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%pix_val_V_2 = phi i8 %conv_i10, void %.thread, i8 %conv_i10, void, i8 %conv_i, void, i8 %conv_i, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1430]   --->   Operation 100 'phi' 'pix_val_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1494_2 = select i1 %agg_result_0, i8 255, i8 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1494]   --->   Operation 101 'select' 'select_ln1494_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%mrv = insertvalue i24 <undef>, i8 %select_ln1494_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1507]   --->   Operation 102 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i24 %mrv, i8 %pix_val_V_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1507]   --->   Operation 103 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i24 %mrv_1, i8 %pix_val_V_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1507]   --->   Operation 104 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln1507 = ret i24 %mrv_2" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1507]   --->   Operation 105 'ret' 'ret_ln1507' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ color]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ yCount_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vHatch]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ xCount_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ whiYuv_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
color_read                   (read         ) [ 000000]
height_read                  (read         ) [ 000000]
width_read                   (read         ) [ 000000]
x_read                       (read         ) [ 000000]
y_read                       (read         ) [ 000000]
zext_ln1435                  (zext         ) [ 000000]
trunc_ln1435                 (trunc        ) [ 000000]
add_ln1435                   (add          ) [ 000000]
trunc_ln                     (partselect   ) [ 011000]
zext_ln1437                  (zext         ) [ 000000]
trunc_ln1437                 (trunc        ) [ 011000]
zext_ln1443                  (zext         ) [ 000000]
icmp_ln1443                  (icmp         ) [ 011100]
trunc_ln1443                 (trunc        ) [ 011100]
zext_ln1443_1                (zext         ) [ 000000]
icmp_ln1443_1                (icmp         ) [ 011110]
br_ln1443                    (br           ) [ 000000]
add_ln1443                   (add          ) [ 000000]
icmp_ln1443_2                (icmp         ) [ 011000]
br_ln1443                    (br           ) [ 000000]
sub29                        (add          ) [ 000000]
cmp57                        (icmp         ) [ 011110]
cmp59                        (icmp         ) [ 011100]
br_ln1462                    (br           ) [ 000000]
icmp_ln1467                  (icmp         ) [ 011110]
br_ln1467                    (br           ) [ 000000]
barWidthMinSamples_V         (add          ) [ 000000]
add_ln1437                   (add          ) [ 000000]
and_ln1443                   (and          ) [ 011100]
br_ln1443                    (br           ) [ 000000]
tmp                          (partselect   ) [ 000000]
zext_ln1347                  (zext         ) [ 000000]
ret                          (add          ) [ 010100]
store_ln1445                 (store        ) [ 000000]
store_ln1446                 (store        ) [ 000000]
br_ln1447                    (br           ) [ 011100]
store_ln1470                 (store        ) [ 000000]
br_ln1471                    (br           ) [ 000000]
store_ln1465                 (store        ) [ 000000]
br_ln1466                    (br           ) [ 000000]
barWidthMinSamples_delayed_V (call         ) [ 000000]
yCount_V_2_load              (load         ) [ 000000]
zext_ln870                   (zext         ) [ 000000]
icmp_ln870                   (icmp         ) [ 000000]
and_ln1448                   (and          ) [ 010100]
br_ln1448                    (br           ) [ 000000]
br_ln1453                    (br           ) [ 000000]
vHatch_load                  (load         ) [ 000000]
br_ln0                       (br           ) [ 000000]
add_ln691                    (add          ) [ 000000]
store_ln691                  (store        ) [ 000000]
store_ln1456                 (store        ) [ 000000]
br_ln1457                    (br           ) [ 000000]
store_ln1450                 (store        ) [ 000000]
store_ln1451                 (store        ) [ 000000]
br_ln1452                    (br           ) [ 000000]
empty                        (phi          ) [ 010110]
xCount_V_2_load              (load         ) [ 000000]
icmp_ln878                   (icmp         ) [ 010110]
br_ln1472                    (br           ) [ 000000]
icmp_ln870_1                 (icmp         ) [ 010110]
br_ln1477                    (br           ) [ 000000]
sub_ln692                    (sub          ) [ 000000]
br_ln0                       (br           ) [ 000000]
store_ln1479                 (store        ) [ 000000]
br_ln1481                    (br           ) [ 000000]
add_ln691_2                  (add          ) [ 000000]
br_ln1476                    (br           ) [ 000000]
storemerge                   (phi          ) [ 000000]
store_ln691                  (store        ) [ 000000]
br_ln1488                    (br           ) [ 000000]
select_ln1503_1              (select       ) [ 000000]
or_ln1503                    (or           ) [ 000000]
select_ln1503                (select       ) [ 000000]
zext_ln1503                  (zext         ) [ 000000]
blkYuv_1_addr                (getelementptr) [ 010010]
select_ln1494_1              (select       ) [ 000000]
or_ln1494                    (or           ) [ 000000]
select_ln1494                (select       ) [ 000000]
zext_ln1494                  (zext         ) [ 000000]
whiYuv_1_addr                (getelementptr) [ 010010]
conv_i10                     (select       ) [ 010011]
conv_i                       (select       ) [ 010011]
br_ln1503                    (br           ) [ 010011]
blkYuv_1_load                (load         ) [ 010011]
br_ln1503                    (br           ) [ 010011]
br_ln1494                    (br           ) [ 010011]
whiYuv_1_load                (load         ) [ 010011]
br_ln1494                    (br           ) [ 010011]
agg_result_0                 (phi          ) [ 010001]
pix_val_V_1                  (phi          ) [ 010001]
pix_val_V_2                  (phi          ) [ 010001]
select_ln1494_2              (select       ) [ 000000]
mrv                          (insertvalue  ) [ 000000]
mrv_1                        (insertvalue  ) [ 000000]
mrv_2                        (insertvalue  ) [ 000000]
ret_ln1507                   (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="color">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="yCount_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="vHatch">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vHatch"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="xCount_V_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_V_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="whiYuv_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="blkYuv_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg<ap_uint<10> >"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="color_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="color_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="height_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="width_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="y_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="blkYuv_1_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="2" slack="0"/>
<pin id="100" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="blkYuv_1_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="blkYuv_1_load/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="whiYuv_1_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="2" slack="0"/>
<pin id="113" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="whiYuv_1_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="whiYuv_1_load/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="empty_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="empty_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="4" bw="1" slack="0"/>
<pin id="132" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="1" slack="0"/>
<pin id="134" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="storemerge_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="142" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="storemerge_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="10" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="149" class="1005" name="agg_result_0_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="agg_result_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="4" bw="1" slack="1"/>
<pin id="160" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="1" slack="1"/>
<pin id="162" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_0/5 "/>
</bind>
</comp>

<comp id="168" class="1005" name="pix_val_V_1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_1 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="pix_val_V_1_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="8" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="4" bw="1" slack="1"/>
<pin id="179" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="6" bw="8" slack="1"/>
<pin id="181" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_1/5 "/>
</bind>
</comp>

<comp id="185" class="1005" name="pix_val_V_2_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="187" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_val_V_2 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="pix_val_V_2_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="8" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="4" bw="8" slack="1"/>
<pin id="194" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="6" bw="8" slack="1"/>
<pin id="196" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_2/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="10" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1470/2 store_ln1465/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln1435_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1435/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln1435_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1435/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln1435_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="0"/>
<pin id="214" dir="0" index="1" bw="5" slack="0"/>
<pin id="215" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1435/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="14" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="0" index="3" bw="5" slack="0"/>
<pin id="223" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln1437_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1437/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln1437_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1437/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln1443_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1443/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln1443_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1443/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln1443_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1443/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln1443_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1443_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln1443_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1443_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln1443_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1443/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln1443_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="17" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1443_2/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sub29_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub29/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="cmp57_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp57/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="cmp59_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp59/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln1467_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="17" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1467/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="barWidthMinSamples_V_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="1"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="barWidthMinSamples_V/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_reg_ap_uint_10_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="0" index="1" bw="10" slack="0"/>
<pin id="304" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="barWidthMinSamples_delayed_V/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln1437_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="14" slack="1"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1437/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="and_ln1443_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="1" slack="1"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1443/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="14" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="0" index="3" bw="5" slack="0"/>
<pin id="321" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln1347_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="ret_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln1445_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="10" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1445/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln1446_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1446/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="yCount_V_2_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yCount_V_2_load/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln870_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln870_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="0"/>
<pin id="358" dir="0" index="1" bw="11" slack="1"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="and_ln1448_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="2"/>
<pin id="364" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1448/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="vHatch_load_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vHatch_load/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln691_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln691_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="0" index="1" bw="10" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln1456_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1456/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln1450_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="10" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1450/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln1451_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1451/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xCount_V_2_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xCount_V_2_load/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln878_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="0"/>
<pin id="407" dir="0" index="1" bw="10" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln870_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="0"/>
<pin id="413" dir="0" index="1" bw="10" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_1/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sub_ln692_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="0" index="1" bw="10" slack="0"/>
<pin id="420" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln692/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln1479_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="10" slack="0"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1479/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln691_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_2/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln691_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="0" index="1" bw="10" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln1503_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="2"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="2" slack="0"/>
<pin id="447" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1503_1/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="or_ln1503_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="2"/>
<pin id="452" dir="0" index="1" bw="1" slack="2"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1503/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln1503_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="2" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1503/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln1503_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1503/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln1494_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="2"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="2" slack="0"/>
<pin id="471" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_1/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln1494_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="2"/>
<pin id="476" dir="0" index="1" bw="1" slack="2"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1494/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln1494_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln1494_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="conv_i10_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="3"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="8" slack="0"/>
<pin id="495" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv_i10/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="conv_i_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="3"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="8" slack="0"/>
<pin id="502" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv_i/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln1494_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_2/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="mrv_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="24" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="mrv_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="24" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="mrv_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="24" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="531" class="1005" name="trunc_ln_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="1"/>
<pin id="533" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="536" class="1005" name="trunc_ln1437_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="14" slack="1"/>
<pin id="538" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1437 "/>
</bind>
</comp>

<comp id="541" class="1005" name="icmp_ln1443_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1443 "/>
</bind>
</comp>

<comp id="545" class="1005" name="trunc_ln1443_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="2"/>
<pin id="547" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1443 "/>
</bind>
</comp>

<comp id="551" class="1005" name="icmp_ln1443_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1443_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="icmp_ln1443_2_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1443_2 "/>
</bind>
</comp>

<comp id="562" class="1005" name="cmp57_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="2"/>
<pin id="564" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp57 "/>
</bind>
</comp>

<comp id="568" class="1005" name="cmp59_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="2"/>
<pin id="570" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp59 "/>
</bind>
</comp>

<comp id="576" class="1005" name="icmp_ln1467_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1467 "/>
</bind>
</comp>

<comp id="580" class="1005" name="and_ln1443_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln1443 "/>
</bind>
</comp>

<comp id="584" class="1005" name="ret_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="11" slack="1"/>
<pin id="586" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="592" class="1005" name="icmp_ln878_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="596" class="1005" name="icmp_ln870_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="blkYuv_1_addr_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="2" slack="1"/>
<pin id="602" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="blkYuv_1_addr "/>
</bind>
</comp>

<comp id="605" class="1005" name="whiYuv_1_addr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="2" slack="1"/>
<pin id="607" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="whiYuv_1_addr "/>
</bind>
</comp>

<comp id="610" class="1005" name="conv_i10_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_i10 "/>
</bind>
</comp>

<comp id="616" class="1005" name="conv_i_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="1"/>
<pin id="618" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="622" class="1005" name="blkYuv_1_load_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="blkYuv_1_load "/>
</bind>
</comp>

<comp id="627" class="1005" name="whiYuv_1_load_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="1"/>
<pin id="629" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="whiYuv_1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="58" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="136"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="139"><net_src comp="126" pin="8"/><net_sink comp="122" pin=0"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="149" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="149" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="149" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="167"><net_src comp="149" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="171"><net_src comp="60" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="168" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="168" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="78" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="78" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="212" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="72" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="72" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="90" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="90" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="84" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="84" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="84" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="228" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="236" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="204" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="66" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="66" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="250" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="272" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="42" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="296" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="307" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="329"><net_src comp="316" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="44" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="10" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="12" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="10" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="12" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="375"><net_src comp="348" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="10" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="52" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="12" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="10" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="48" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="12" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="14" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="301" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="401" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="301" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="401" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="301" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="417" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="428"><net_src comp="46" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="14" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="401" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="50" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="430" pin="2"/><net_sink comp="143" pin=2"/></net>

<net id="441"><net_src comp="143" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="14" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="54" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="449"><net_src comp="56" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="443" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="54" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="472"><net_src comp="54" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="56" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="467" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="54" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="496"><net_src comp="60" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="497"><net_src comp="62" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="36" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="62" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="154" pin="8"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="60" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="36" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="64" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="505" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="173" pin="8"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="188" pin="8"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="218" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="539"><net_src comp="232" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="544"><net_src comp="240" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="246" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="554"><net_src comp="254" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="560"><net_src comp="266" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="565"><net_src comp="278" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="571"><net_src comp="284" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="575"><net_src comp="568" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="579"><net_src comp="290" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="312" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="330" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="595"><net_src comp="405" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="411" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="96" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="608"><net_src comp="109" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="613"><net_src comp="491" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="619"><net_src comp="498" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="188" pin=4"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="188" pin=6"/></net>

<net id="625"><net_src comp="103" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="173" pin=6"/></net>

<net id="630"><net_src comp="116" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="173" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: yCount_V_2 | {2 3 }
	Port: vHatch | {2 3 }
	Port: xCount_V_2 | {2 3 }
 - Input state : 
	Port: tpgPatternCrossHatch : y | {1 }
	Port: tpgPatternCrossHatch : x | {1 }
	Port: tpgPatternCrossHatch : width | {1 }
	Port: tpgPatternCrossHatch : height | {1 }
	Port: tpgPatternCrossHatch : color | {1 }
	Port: tpgPatternCrossHatch : yCount_V_2 | {3 }
	Port: tpgPatternCrossHatch : vHatch | {3 }
	Port: tpgPatternCrossHatch : xCount_V_2 | {3 }
	Port: tpgPatternCrossHatch : whiYuv_1 | {3 4 }
	Port: tpgPatternCrossHatch : blkYuv_1 | {3 4 }
  - Chain level:
	State 1
		add_ln1435 : 1
		trunc_ln : 2
		br_ln1443 : 1
		add_ln1443 : 1
		icmp_ln1443_2 : 2
		br_ln1443 : 1
		sub29 : 1
		br_ln1462 : 1
		icmp_ln1467 : 2
		br_ln1467 : 3
	State 2
		barWidthMinSamples_delayed_V : 1
		tmp : 1
		zext_ln1347 : 2
		ret : 3
	State 3
		zext_ln870 : 1
		icmp_ln870 : 2
		and_ln1448 : 3
		br_ln1448 : 3
		add_ln691 : 1
		store_ln691 : 2
		empty : 1
		icmp_ln878 : 1
		br_ln1472 : 2
		icmp_ln870_1 : 1
		br_ln1477 : 2
		sub_ln692 : 1
		add_ln691_2 : 1
		storemerge : 2
		store_ln691 : 3
		br_ln1488 : 2
		zext_ln1503 : 1
		blkYuv_1_addr : 2
		blkYuv_1_load : 3
		zext_ln1494 : 1
		whiYuv_1_addr : 2
		whiYuv_1_load : 3
	State 4
	State 5
		select_ln1494_2 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		ret_ln1507 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln1435_fu_212      |    0    |    17   |
|          |      add_ln1443_fu_260      |    0    |    23   |
|          |         sub29_fu_272        |    0    |    23   |
|    add   | barWidthMinSamples_V_fu_296 |    0    |    13   |
|          |      add_ln1437_fu_307      |    0    |    17   |
|          |          ret_fu_330         |    0    |    13   |
|          |       add_ln691_fu_371      |    0    |    13   |
|          |      add_ln691_2_fu_430     |    0    |    13   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln1443_fu_240     |    0    |    13   |
|          |     icmp_ln1443_1_fu_254    |    0    |    13   |
|          |     icmp_ln1443_2_fu_266    |    0    |    13   |
|          |         cmp57_fu_278        |    0    |    11   |
|   icmp   |         cmp59_fu_284        |    0    |    11   |
|          |      icmp_ln1467_fu_290     |    0    |    13   |
|          |      icmp_ln870_fu_356      |    0    |    11   |
|          |      icmp_ln878_fu_405      |    0    |    11   |
|          |     icmp_ln870_1_fu_411     |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |    select_ln1503_1_fu_443   |    0    |    2    |
|          |     select_ln1503_fu_454    |    0    |    2    |
|          |    select_ln1494_1_fu_467   |    0    |    2    |
|  select  |     select_ln1494_fu_478    |    0    |    2    |
|          |       conv_i10_fu_491       |    0    |    8    |
|          |        conv_i_fu_498        |    0    |    8    |
|          |    select_ln1494_2_fu_505   |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    sub   |       sub_ln692_fu_417      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|   call   | grp_reg_ap_uint_10_s_fu_301 |    10   |    0    |
|----------|-----------------------------|---------|---------|
|    and   |      and_ln1443_fu_312      |    0    |    2    |
|          |      and_ln1448_fu_361      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln1503_fu_450      |    0    |    2    |
|          |       or_ln1494_fu_474      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |    color_read_read_fu_66    |    0    |    0    |
|          |    height_read_read_fu_72   |    0    |    0    |
|   read   |    width_read_read_fu_78    |    0    |    0    |
|          |      x_read_read_fu_84      |    0    |    0    |
|          |      y_read_read_fu_90      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln1435_fu_204     |    0    |    0    |
|          |      zext_ln1437_fu_228     |    0    |    0    |
|          |      zext_ln1443_fu_236     |    0    |    0    |
|   zext   |     zext_ln1443_1_fu_250    |    0    |    0    |
|          |      zext_ln1347_fu_326     |    0    |    0    |
|          |      zext_ln870_fu_352      |    0    |    0    |
|          |      zext_ln1503_fu_462     |    0    |    0    |
|          |      zext_ln1494_fu_486     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     trunc_ln1435_fu_208     |    0    |    0    |
|   trunc  |     trunc_ln1437_fu_232     |    0    |    0    |
|          |     trunc_ln1443_fu_246     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       trunc_ln_fu_218       |    0    |    0    |
|          |          tmp_fu_316         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          mrv_fu_513         |    0    |    0    |
|insertvalue|         mrv_1_fu_519        |    0    |    0    |
|          |         mrv_2_fu_525        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    10   |   286   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| agg_result_0_reg_149|    1   |
|  and_ln1443_reg_580 |    1   |
|blkYuv_1_addr_reg_600|    2   |
|blkYuv_1_load_reg_622|    8   |
|    cmp57_reg_562    |    1   |
|    cmp59_reg_568    |    1   |
|   conv_i10_reg_610  |    8   |
|    conv_i_reg_616   |    8   |
|    empty_reg_122    |    1   |
|icmp_ln1443_1_reg_551|    1   |
|icmp_ln1443_2_reg_557|    1   |
| icmp_ln1443_reg_541 |    1   |
| icmp_ln1467_reg_576 |    1   |
| icmp_ln870_1_reg_596|    1   |
|  icmp_ln878_reg_592 |    1   |
| pix_val_V_1_reg_168 |    8   |
| pix_val_V_2_reg_185 |    8   |
|     ret_reg_584     |   11   |
|  storemerge_reg_140 |   10   |
| trunc_ln1437_reg_536|   14   |
| trunc_ln1443_reg_545|    1   |
|   trunc_ln_reg_531  |   10   |
|whiYuv_1_addr_reg_605|    2   |
|whiYuv_1_load_reg_627|    8   |
+---------------------+--------+
|        Total        |   109  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_103  |  p0  |   2  |   2  |    4   ||    9    |
|   grp_access_fu_116  |  p0  |   2  |   2  |    4   ||    9    |
|     empty_reg_122    |  p0  |   2  |   1  |    2   ||    9    |
| agg_result_0_reg_149 |  p0  |   2  |   1  |    2   |
|  pix_val_V_1_reg_168 |  p0  |   2  |   8  |   16   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   28   ||   7.94  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   10   |   286  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   27   |
|  Register |    -   |   109  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   119  |   313  |
+-----------+--------+--------+--------+
