// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xgemm.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XGemm_CfgInitialize(XGemm *InstancePtr, XGemm_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Bus_a_BaseAddress = ConfigPtr->Bus_a_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XGemm_Start(XGemm *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGemm_ReadReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_AP_CTRL) & 0x80;
    XGemm_WriteReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_AP_CTRL, Data | 0x01);
}

u32 XGemm_IsDone(XGemm *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGemm_ReadReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XGemm_IsIdle(XGemm *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGemm_ReadReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XGemm_IsReady(XGemm *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XGemm_ReadReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XGemm_EnableAutoRestart(XGemm *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XGemm_WriteReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_AP_CTRL, 0x80);
}

void XGemm_DisableAutoRestart(XGemm *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XGemm_WriteReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_AP_CTRL, 0);
}

u32 XGemm_Get_m1_0_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_0_BASE);
}

u32 XGemm_Get_m1_0_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_0_HIGH);
}

u32 XGemm_Get_m1_0_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_0_HIGH - XGEMM_BUS_A_ADDR_M1_0_BASE + 1);
}

u32 XGemm_Get_m1_0_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_0;
}

u32 XGemm_Get_m1_0_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_0;
}

u32 XGemm_Write_m1_0_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_0_HIGH - XGEMM_BUS_A_ADDR_M1_0_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_0_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_0_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_0_HIGH - XGEMM_BUS_A_ADDR_M1_0_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_0_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_0_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_0_HIGH - XGEMM_BUS_A_ADDR_M1_0_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_0_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_0_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_0_HIGH - XGEMM_BUS_A_ADDR_M1_0_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_0_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_1_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_1_BASE);
}

u32 XGemm_Get_m1_1_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_1_HIGH);
}

u32 XGemm_Get_m1_1_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_1_HIGH - XGEMM_BUS_A_ADDR_M1_1_BASE + 1);
}

u32 XGemm_Get_m1_1_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_1;
}

u32 XGemm_Get_m1_1_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_1;
}

u32 XGemm_Write_m1_1_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_1_HIGH - XGEMM_BUS_A_ADDR_M1_1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_1_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_1_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_1_HIGH - XGEMM_BUS_A_ADDR_M1_1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_1_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_1_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_1_HIGH - XGEMM_BUS_A_ADDR_M1_1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_1_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_1_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_1_HIGH - XGEMM_BUS_A_ADDR_M1_1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_1_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_2_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_2_BASE);
}

u32 XGemm_Get_m1_2_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_2_HIGH);
}

u32 XGemm_Get_m1_2_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_2_HIGH - XGEMM_BUS_A_ADDR_M1_2_BASE + 1);
}

u32 XGemm_Get_m1_2_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_2;
}

u32 XGemm_Get_m1_2_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_2;
}

u32 XGemm_Write_m1_2_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_2_HIGH - XGEMM_BUS_A_ADDR_M1_2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_2_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_2_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_2_HIGH - XGEMM_BUS_A_ADDR_M1_2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_2_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_2_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_2_HIGH - XGEMM_BUS_A_ADDR_M1_2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_2_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_2_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_2_HIGH - XGEMM_BUS_A_ADDR_M1_2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_2_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_3_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_3_BASE);
}

u32 XGemm_Get_m1_3_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_3_HIGH);
}

u32 XGemm_Get_m1_3_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_3_HIGH - XGEMM_BUS_A_ADDR_M1_3_BASE + 1);
}

u32 XGemm_Get_m1_3_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_3;
}

u32 XGemm_Get_m1_3_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_3;
}

u32 XGemm_Write_m1_3_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_3_HIGH - XGEMM_BUS_A_ADDR_M1_3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_3_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_3_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_3_HIGH - XGEMM_BUS_A_ADDR_M1_3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_3_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_3_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_3_HIGH - XGEMM_BUS_A_ADDR_M1_3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_3_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_3_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_3_HIGH - XGEMM_BUS_A_ADDR_M1_3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_3_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_4_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_4_BASE);
}

u32 XGemm_Get_m1_4_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_4_HIGH);
}

u32 XGemm_Get_m1_4_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_4_HIGH - XGEMM_BUS_A_ADDR_M1_4_BASE + 1);
}

u32 XGemm_Get_m1_4_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_4;
}

u32 XGemm_Get_m1_4_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_4;
}

u32 XGemm_Write_m1_4_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_4_HIGH - XGEMM_BUS_A_ADDR_M1_4_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_4_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_4_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_4_HIGH - XGEMM_BUS_A_ADDR_M1_4_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_4_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_4_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_4_HIGH - XGEMM_BUS_A_ADDR_M1_4_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_4_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_4_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_4_HIGH - XGEMM_BUS_A_ADDR_M1_4_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_4_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_5_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_5_BASE);
}

u32 XGemm_Get_m1_5_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_5_HIGH);
}

u32 XGemm_Get_m1_5_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_5_HIGH - XGEMM_BUS_A_ADDR_M1_5_BASE + 1);
}

u32 XGemm_Get_m1_5_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_5;
}

u32 XGemm_Get_m1_5_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_5;
}

u32 XGemm_Write_m1_5_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_5_HIGH - XGEMM_BUS_A_ADDR_M1_5_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_5_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_5_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_5_HIGH - XGEMM_BUS_A_ADDR_M1_5_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_5_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_5_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_5_HIGH - XGEMM_BUS_A_ADDR_M1_5_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_5_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_5_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_5_HIGH - XGEMM_BUS_A_ADDR_M1_5_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_5_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_6_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_6_BASE);
}

u32 XGemm_Get_m1_6_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_6_HIGH);
}

u32 XGemm_Get_m1_6_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_6_HIGH - XGEMM_BUS_A_ADDR_M1_6_BASE + 1);
}

u32 XGemm_Get_m1_6_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_6;
}

u32 XGemm_Get_m1_6_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_6;
}

u32 XGemm_Write_m1_6_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_6_HIGH - XGEMM_BUS_A_ADDR_M1_6_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_6_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_6_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_6_HIGH - XGEMM_BUS_A_ADDR_M1_6_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_6_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_6_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_6_HIGH - XGEMM_BUS_A_ADDR_M1_6_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_6_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_6_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_6_HIGH - XGEMM_BUS_A_ADDR_M1_6_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_6_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_7_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_7_BASE);
}

u32 XGemm_Get_m1_7_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_7_HIGH);
}

u32 XGemm_Get_m1_7_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_7_HIGH - XGEMM_BUS_A_ADDR_M1_7_BASE + 1);
}

u32 XGemm_Get_m1_7_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_7;
}

u32 XGemm_Get_m1_7_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_7;
}

u32 XGemm_Write_m1_7_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_7_HIGH - XGEMM_BUS_A_ADDR_M1_7_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_7_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_7_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_7_HIGH - XGEMM_BUS_A_ADDR_M1_7_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_7_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_7_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_7_HIGH - XGEMM_BUS_A_ADDR_M1_7_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_7_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_7_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_7_HIGH - XGEMM_BUS_A_ADDR_M1_7_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_7_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_8_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_8_BASE);
}

u32 XGemm_Get_m1_8_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_8_HIGH);
}

u32 XGemm_Get_m1_8_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_8_HIGH - XGEMM_BUS_A_ADDR_M1_8_BASE + 1);
}

u32 XGemm_Get_m1_8_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_8;
}

u32 XGemm_Get_m1_8_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_8;
}

u32 XGemm_Write_m1_8_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_8_HIGH - XGEMM_BUS_A_ADDR_M1_8_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_8_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_8_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_8_HIGH - XGEMM_BUS_A_ADDR_M1_8_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_8_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_8_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_8_HIGH - XGEMM_BUS_A_ADDR_M1_8_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_8_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_8_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_8_HIGH - XGEMM_BUS_A_ADDR_M1_8_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_8_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_9_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_9_BASE);
}

u32 XGemm_Get_m1_9_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_9_HIGH);
}

u32 XGemm_Get_m1_9_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_9_HIGH - XGEMM_BUS_A_ADDR_M1_9_BASE + 1);
}

u32 XGemm_Get_m1_9_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_9;
}

u32 XGemm_Get_m1_9_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_9;
}

u32 XGemm_Write_m1_9_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_9_HIGH - XGEMM_BUS_A_ADDR_M1_9_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_9_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_9_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_9_HIGH - XGEMM_BUS_A_ADDR_M1_9_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_9_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_9_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_9_HIGH - XGEMM_BUS_A_ADDR_M1_9_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_9_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_9_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_9_HIGH - XGEMM_BUS_A_ADDR_M1_9_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_9_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_10_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_10_BASE);
}

u32 XGemm_Get_m1_10_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_10_HIGH);
}

u32 XGemm_Get_m1_10_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_10_HIGH - XGEMM_BUS_A_ADDR_M1_10_BASE + 1);
}

u32 XGemm_Get_m1_10_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_10;
}

u32 XGemm_Get_m1_10_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_10;
}

u32 XGemm_Write_m1_10_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_10_HIGH - XGEMM_BUS_A_ADDR_M1_10_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_10_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_10_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_10_HIGH - XGEMM_BUS_A_ADDR_M1_10_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_10_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_10_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_10_HIGH - XGEMM_BUS_A_ADDR_M1_10_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_10_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_10_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_10_HIGH - XGEMM_BUS_A_ADDR_M1_10_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_10_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_11_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_11_BASE);
}

u32 XGemm_Get_m1_11_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_11_HIGH);
}

u32 XGemm_Get_m1_11_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_11_HIGH - XGEMM_BUS_A_ADDR_M1_11_BASE + 1);
}

u32 XGemm_Get_m1_11_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_11;
}

u32 XGemm_Get_m1_11_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_11;
}

u32 XGemm_Write_m1_11_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_11_HIGH - XGEMM_BUS_A_ADDR_M1_11_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_11_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_11_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_11_HIGH - XGEMM_BUS_A_ADDR_M1_11_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_11_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_11_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_11_HIGH - XGEMM_BUS_A_ADDR_M1_11_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_11_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_11_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_11_HIGH - XGEMM_BUS_A_ADDR_M1_11_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_11_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_12_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_12_BASE);
}

u32 XGemm_Get_m1_12_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_12_HIGH);
}

u32 XGemm_Get_m1_12_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_12_HIGH - XGEMM_BUS_A_ADDR_M1_12_BASE + 1);
}

u32 XGemm_Get_m1_12_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_12;
}

u32 XGemm_Get_m1_12_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_12;
}

u32 XGemm_Write_m1_12_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_12_HIGH - XGEMM_BUS_A_ADDR_M1_12_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_12_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_12_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_12_HIGH - XGEMM_BUS_A_ADDR_M1_12_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_12_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_12_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_12_HIGH - XGEMM_BUS_A_ADDR_M1_12_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_12_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_12_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_12_HIGH - XGEMM_BUS_A_ADDR_M1_12_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_12_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_13_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_13_BASE);
}

u32 XGemm_Get_m1_13_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_13_HIGH);
}

u32 XGemm_Get_m1_13_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_13_HIGH - XGEMM_BUS_A_ADDR_M1_13_BASE + 1);
}

u32 XGemm_Get_m1_13_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_13;
}

u32 XGemm_Get_m1_13_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_13;
}

u32 XGemm_Write_m1_13_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_13_HIGH - XGEMM_BUS_A_ADDR_M1_13_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_13_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_13_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_13_HIGH - XGEMM_BUS_A_ADDR_M1_13_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_13_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_13_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_13_HIGH - XGEMM_BUS_A_ADDR_M1_13_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_13_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_13_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_13_HIGH - XGEMM_BUS_A_ADDR_M1_13_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_13_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_14_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_14_BASE);
}

u32 XGemm_Get_m1_14_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_14_HIGH);
}

u32 XGemm_Get_m1_14_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_14_HIGH - XGEMM_BUS_A_ADDR_M1_14_BASE + 1);
}

u32 XGemm_Get_m1_14_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_14;
}

u32 XGemm_Get_m1_14_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_14;
}

u32 XGemm_Write_m1_14_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_14_HIGH - XGEMM_BUS_A_ADDR_M1_14_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_14_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_14_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_14_HIGH - XGEMM_BUS_A_ADDR_M1_14_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_14_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_14_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_14_HIGH - XGEMM_BUS_A_ADDR_M1_14_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_14_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_14_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_14_HIGH - XGEMM_BUS_A_ADDR_M1_14_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_14_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m1_15_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_15_BASE);
}

u32 XGemm_Get_m1_15_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_15_HIGH);
}

u32 XGemm_Get_m1_15_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M1_15_HIGH - XGEMM_BUS_A_ADDR_M1_15_BASE + 1);
}

u32 XGemm_Get_m1_15_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M1_15;
}

u32 XGemm_Get_m1_15_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M1_15;
}

u32 XGemm_Write_m1_15_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_15_HIGH - XGEMM_BUS_A_ADDR_M1_15_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_15_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_15_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M1_15_HIGH - XGEMM_BUS_A_ADDR_M1_15_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_15_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m1_15_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_15_HIGH - XGEMM_BUS_A_ADDR_M1_15_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_15_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m1_15_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M1_15_HIGH - XGEMM_BUS_A_ADDR_M1_15_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M1_15_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_0_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_0_BASE);
}

u32 XGemm_Get_m2_0_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_0_HIGH);
}

u32 XGemm_Get_m2_0_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_0_HIGH - XGEMM_BUS_A_ADDR_M2_0_BASE + 1);
}

u32 XGemm_Get_m2_0_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_0;
}

u32 XGemm_Get_m2_0_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_0;
}

u32 XGemm_Write_m2_0_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_0_HIGH - XGEMM_BUS_A_ADDR_M2_0_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_0_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_0_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_0_HIGH - XGEMM_BUS_A_ADDR_M2_0_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_0_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_0_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_0_HIGH - XGEMM_BUS_A_ADDR_M2_0_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_0_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_0_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_0_HIGH - XGEMM_BUS_A_ADDR_M2_0_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_0_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_1_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_1_BASE);
}

u32 XGemm_Get_m2_1_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_1_HIGH);
}

u32 XGemm_Get_m2_1_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_1_HIGH - XGEMM_BUS_A_ADDR_M2_1_BASE + 1);
}

u32 XGemm_Get_m2_1_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_1;
}

u32 XGemm_Get_m2_1_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_1;
}

u32 XGemm_Write_m2_1_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_1_HIGH - XGEMM_BUS_A_ADDR_M2_1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_1_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_1_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_1_HIGH - XGEMM_BUS_A_ADDR_M2_1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_1_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_1_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_1_HIGH - XGEMM_BUS_A_ADDR_M2_1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_1_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_1_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_1_HIGH - XGEMM_BUS_A_ADDR_M2_1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_1_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_2_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_2_BASE);
}

u32 XGemm_Get_m2_2_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_2_HIGH);
}

u32 XGemm_Get_m2_2_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_2_HIGH - XGEMM_BUS_A_ADDR_M2_2_BASE + 1);
}

u32 XGemm_Get_m2_2_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_2;
}

u32 XGemm_Get_m2_2_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_2;
}

u32 XGemm_Write_m2_2_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_2_HIGH - XGEMM_BUS_A_ADDR_M2_2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_2_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_2_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_2_HIGH - XGEMM_BUS_A_ADDR_M2_2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_2_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_2_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_2_HIGH - XGEMM_BUS_A_ADDR_M2_2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_2_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_2_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_2_HIGH - XGEMM_BUS_A_ADDR_M2_2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_2_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_3_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_3_BASE);
}

u32 XGemm_Get_m2_3_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_3_HIGH);
}

u32 XGemm_Get_m2_3_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_3_HIGH - XGEMM_BUS_A_ADDR_M2_3_BASE + 1);
}

u32 XGemm_Get_m2_3_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_3;
}

u32 XGemm_Get_m2_3_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_3;
}

u32 XGemm_Write_m2_3_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_3_HIGH - XGEMM_BUS_A_ADDR_M2_3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_3_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_3_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_3_HIGH - XGEMM_BUS_A_ADDR_M2_3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_3_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_3_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_3_HIGH - XGEMM_BUS_A_ADDR_M2_3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_3_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_3_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_3_HIGH - XGEMM_BUS_A_ADDR_M2_3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_3_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_4_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_4_BASE);
}

u32 XGemm_Get_m2_4_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_4_HIGH);
}

u32 XGemm_Get_m2_4_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_4_HIGH - XGEMM_BUS_A_ADDR_M2_4_BASE + 1);
}

u32 XGemm_Get_m2_4_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_4;
}

u32 XGemm_Get_m2_4_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_4;
}

u32 XGemm_Write_m2_4_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_4_HIGH - XGEMM_BUS_A_ADDR_M2_4_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_4_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_4_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_4_HIGH - XGEMM_BUS_A_ADDR_M2_4_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_4_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_4_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_4_HIGH - XGEMM_BUS_A_ADDR_M2_4_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_4_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_4_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_4_HIGH - XGEMM_BUS_A_ADDR_M2_4_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_4_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_5_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_5_BASE);
}

u32 XGemm_Get_m2_5_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_5_HIGH);
}

u32 XGemm_Get_m2_5_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_5_HIGH - XGEMM_BUS_A_ADDR_M2_5_BASE + 1);
}

u32 XGemm_Get_m2_5_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_5;
}

u32 XGemm_Get_m2_5_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_5;
}

u32 XGemm_Write_m2_5_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_5_HIGH - XGEMM_BUS_A_ADDR_M2_5_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_5_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_5_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_5_HIGH - XGEMM_BUS_A_ADDR_M2_5_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_5_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_5_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_5_HIGH - XGEMM_BUS_A_ADDR_M2_5_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_5_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_5_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_5_HIGH - XGEMM_BUS_A_ADDR_M2_5_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_5_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_6_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_6_BASE);
}

u32 XGemm_Get_m2_6_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_6_HIGH);
}

u32 XGemm_Get_m2_6_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_6_HIGH - XGEMM_BUS_A_ADDR_M2_6_BASE + 1);
}

u32 XGemm_Get_m2_6_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_6;
}

u32 XGemm_Get_m2_6_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_6;
}

u32 XGemm_Write_m2_6_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_6_HIGH - XGEMM_BUS_A_ADDR_M2_6_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_6_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_6_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_6_HIGH - XGEMM_BUS_A_ADDR_M2_6_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_6_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_6_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_6_HIGH - XGEMM_BUS_A_ADDR_M2_6_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_6_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_6_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_6_HIGH - XGEMM_BUS_A_ADDR_M2_6_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_6_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_7_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_7_BASE);
}

u32 XGemm_Get_m2_7_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_7_HIGH);
}

u32 XGemm_Get_m2_7_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_7_HIGH - XGEMM_BUS_A_ADDR_M2_7_BASE + 1);
}

u32 XGemm_Get_m2_7_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_7;
}

u32 XGemm_Get_m2_7_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_7;
}

u32 XGemm_Write_m2_7_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_7_HIGH - XGEMM_BUS_A_ADDR_M2_7_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_7_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_7_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_7_HIGH - XGEMM_BUS_A_ADDR_M2_7_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_7_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_7_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_7_HIGH - XGEMM_BUS_A_ADDR_M2_7_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_7_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_7_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_7_HIGH - XGEMM_BUS_A_ADDR_M2_7_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_7_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_8_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_8_BASE);
}

u32 XGemm_Get_m2_8_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_8_HIGH);
}

u32 XGemm_Get_m2_8_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_8_HIGH - XGEMM_BUS_A_ADDR_M2_8_BASE + 1);
}

u32 XGemm_Get_m2_8_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_8;
}

u32 XGemm_Get_m2_8_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_8;
}

u32 XGemm_Write_m2_8_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_8_HIGH - XGEMM_BUS_A_ADDR_M2_8_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_8_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_8_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_8_HIGH - XGEMM_BUS_A_ADDR_M2_8_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_8_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_8_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_8_HIGH - XGEMM_BUS_A_ADDR_M2_8_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_8_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_8_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_8_HIGH - XGEMM_BUS_A_ADDR_M2_8_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_8_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_9_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_9_BASE);
}

u32 XGemm_Get_m2_9_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_9_HIGH);
}

u32 XGemm_Get_m2_9_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_9_HIGH - XGEMM_BUS_A_ADDR_M2_9_BASE + 1);
}

u32 XGemm_Get_m2_9_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_9;
}

u32 XGemm_Get_m2_9_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_9;
}

u32 XGemm_Write_m2_9_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_9_HIGH - XGEMM_BUS_A_ADDR_M2_9_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_9_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_9_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_9_HIGH - XGEMM_BUS_A_ADDR_M2_9_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_9_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_9_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_9_HIGH - XGEMM_BUS_A_ADDR_M2_9_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_9_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_9_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_9_HIGH - XGEMM_BUS_A_ADDR_M2_9_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_9_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_10_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_10_BASE);
}

u32 XGemm_Get_m2_10_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_10_HIGH);
}

u32 XGemm_Get_m2_10_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_10_HIGH - XGEMM_BUS_A_ADDR_M2_10_BASE + 1);
}

u32 XGemm_Get_m2_10_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_10;
}

u32 XGemm_Get_m2_10_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_10;
}

u32 XGemm_Write_m2_10_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_10_HIGH - XGEMM_BUS_A_ADDR_M2_10_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_10_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_10_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_10_HIGH - XGEMM_BUS_A_ADDR_M2_10_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_10_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_10_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_10_HIGH - XGEMM_BUS_A_ADDR_M2_10_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_10_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_10_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_10_HIGH - XGEMM_BUS_A_ADDR_M2_10_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_10_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_11_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_11_BASE);
}

u32 XGemm_Get_m2_11_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_11_HIGH);
}

u32 XGemm_Get_m2_11_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_11_HIGH - XGEMM_BUS_A_ADDR_M2_11_BASE + 1);
}

u32 XGemm_Get_m2_11_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_11;
}

u32 XGemm_Get_m2_11_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_11;
}

u32 XGemm_Write_m2_11_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_11_HIGH - XGEMM_BUS_A_ADDR_M2_11_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_11_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_11_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_11_HIGH - XGEMM_BUS_A_ADDR_M2_11_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_11_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_11_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_11_HIGH - XGEMM_BUS_A_ADDR_M2_11_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_11_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_11_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_11_HIGH - XGEMM_BUS_A_ADDR_M2_11_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_11_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_12_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_12_BASE);
}

u32 XGemm_Get_m2_12_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_12_HIGH);
}

u32 XGemm_Get_m2_12_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_12_HIGH - XGEMM_BUS_A_ADDR_M2_12_BASE + 1);
}

u32 XGemm_Get_m2_12_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_12;
}

u32 XGemm_Get_m2_12_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_12;
}

u32 XGemm_Write_m2_12_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_12_HIGH - XGEMM_BUS_A_ADDR_M2_12_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_12_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_12_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_12_HIGH - XGEMM_BUS_A_ADDR_M2_12_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_12_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_12_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_12_HIGH - XGEMM_BUS_A_ADDR_M2_12_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_12_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_12_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_12_HIGH - XGEMM_BUS_A_ADDR_M2_12_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_12_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_13_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_13_BASE);
}

u32 XGemm_Get_m2_13_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_13_HIGH);
}

u32 XGemm_Get_m2_13_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_13_HIGH - XGEMM_BUS_A_ADDR_M2_13_BASE + 1);
}

u32 XGemm_Get_m2_13_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_13;
}

u32 XGemm_Get_m2_13_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_13;
}

u32 XGemm_Write_m2_13_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_13_HIGH - XGEMM_BUS_A_ADDR_M2_13_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_13_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_13_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_13_HIGH - XGEMM_BUS_A_ADDR_M2_13_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_13_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_13_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_13_HIGH - XGEMM_BUS_A_ADDR_M2_13_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_13_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_13_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_13_HIGH - XGEMM_BUS_A_ADDR_M2_13_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_13_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_14_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_14_BASE);
}

u32 XGemm_Get_m2_14_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_14_HIGH);
}

u32 XGemm_Get_m2_14_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_14_HIGH - XGEMM_BUS_A_ADDR_M2_14_BASE + 1);
}

u32 XGemm_Get_m2_14_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_14;
}

u32 XGemm_Get_m2_14_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_14;
}

u32 XGemm_Write_m2_14_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_14_HIGH - XGEMM_BUS_A_ADDR_M2_14_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_14_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_14_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_14_HIGH - XGEMM_BUS_A_ADDR_M2_14_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_14_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_14_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_14_HIGH - XGEMM_BUS_A_ADDR_M2_14_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_14_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_14_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_14_HIGH - XGEMM_BUS_A_ADDR_M2_14_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_14_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_m2_15_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_15_BASE);
}

u32 XGemm_Get_m2_15_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_15_HIGH);
}

u32 XGemm_Get_m2_15_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_M2_15_HIGH - XGEMM_BUS_A_ADDR_M2_15_BASE + 1);
}

u32 XGemm_Get_m2_15_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_M2_15;
}

u32 XGemm_Get_m2_15_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_M2_15;
}

u32 XGemm_Write_m2_15_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_15_HIGH - XGEMM_BUS_A_ADDR_M2_15_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_15_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_15_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_M2_15_HIGH - XGEMM_BUS_A_ADDR_M2_15_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_15_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_m2_15_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_15_HIGH - XGEMM_BUS_A_ADDR_M2_15_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_15_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_m2_15_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_M2_15_HIGH - XGEMM_BUS_A_ADDR_M2_15_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_M2_15_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_0_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_0_BASE);
}

u32 XGemm_Get_prod_0_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_0_HIGH);
}

u32 XGemm_Get_prod_0_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_0_HIGH - XGEMM_BUS_A_ADDR_PROD_0_BASE + 1);
}

u32 XGemm_Get_prod_0_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_0;
}

u32 XGemm_Get_prod_0_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_0;
}

u32 XGemm_Write_prod_0_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_0_HIGH - XGEMM_BUS_A_ADDR_PROD_0_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_0_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_0_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_0_HIGH - XGEMM_BUS_A_ADDR_PROD_0_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_0_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_0_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_0_HIGH - XGEMM_BUS_A_ADDR_PROD_0_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_0_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_0_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_0_HIGH - XGEMM_BUS_A_ADDR_PROD_0_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_0_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_1_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_1_BASE);
}

u32 XGemm_Get_prod_1_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_1_HIGH);
}

u32 XGemm_Get_prod_1_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_1_HIGH - XGEMM_BUS_A_ADDR_PROD_1_BASE + 1);
}

u32 XGemm_Get_prod_1_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_1;
}

u32 XGemm_Get_prod_1_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_1;
}

u32 XGemm_Write_prod_1_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_1_HIGH - XGEMM_BUS_A_ADDR_PROD_1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_1_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_1_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_1_HIGH - XGEMM_BUS_A_ADDR_PROD_1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_1_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_1_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_1_HIGH - XGEMM_BUS_A_ADDR_PROD_1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_1_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_1_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_1_HIGH - XGEMM_BUS_A_ADDR_PROD_1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_1_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_2_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_2_BASE);
}

u32 XGemm_Get_prod_2_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_2_HIGH);
}

u32 XGemm_Get_prod_2_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_2_HIGH - XGEMM_BUS_A_ADDR_PROD_2_BASE + 1);
}

u32 XGemm_Get_prod_2_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_2;
}

u32 XGemm_Get_prod_2_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_2;
}

u32 XGemm_Write_prod_2_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_2_HIGH - XGEMM_BUS_A_ADDR_PROD_2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_2_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_2_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_2_HIGH - XGEMM_BUS_A_ADDR_PROD_2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_2_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_2_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_2_HIGH - XGEMM_BUS_A_ADDR_PROD_2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_2_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_2_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_2_HIGH - XGEMM_BUS_A_ADDR_PROD_2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_2_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_3_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_3_BASE);
}

u32 XGemm_Get_prod_3_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_3_HIGH);
}

u32 XGemm_Get_prod_3_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_3_HIGH - XGEMM_BUS_A_ADDR_PROD_3_BASE + 1);
}

u32 XGemm_Get_prod_3_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_3;
}

u32 XGemm_Get_prod_3_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_3;
}

u32 XGemm_Write_prod_3_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_3_HIGH - XGEMM_BUS_A_ADDR_PROD_3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_3_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_3_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_3_HIGH - XGEMM_BUS_A_ADDR_PROD_3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_3_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_3_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_3_HIGH - XGEMM_BUS_A_ADDR_PROD_3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_3_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_3_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_3_HIGH - XGEMM_BUS_A_ADDR_PROD_3_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_3_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_4_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_4_BASE);
}

u32 XGemm_Get_prod_4_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_4_HIGH);
}

u32 XGemm_Get_prod_4_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_4_HIGH - XGEMM_BUS_A_ADDR_PROD_4_BASE + 1);
}

u32 XGemm_Get_prod_4_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_4;
}

u32 XGemm_Get_prod_4_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_4;
}

u32 XGemm_Write_prod_4_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_4_HIGH - XGEMM_BUS_A_ADDR_PROD_4_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_4_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_4_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_4_HIGH - XGEMM_BUS_A_ADDR_PROD_4_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_4_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_4_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_4_HIGH - XGEMM_BUS_A_ADDR_PROD_4_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_4_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_4_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_4_HIGH - XGEMM_BUS_A_ADDR_PROD_4_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_4_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_5_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_5_BASE);
}

u32 XGemm_Get_prod_5_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_5_HIGH);
}

u32 XGemm_Get_prod_5_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_5_HIGH - XGEMM_BUS_A_ADDR_PROD_5_BASE + 1);
}

u32 XGemm_Get_prod_5_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_5;
}

u32 XGemm_Get_prod_5_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_5;
}

u32 XGemm_Write_prod_5_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_5_HIGH - XGEMM_BUS_A_ADDR_PROD_5_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_5_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_5_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_5_HIGH - XGEMM_BUS_A_ADDR_PROD_5_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_5_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_5_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_5_HIGH - XGEMM_BUS_A_ADDR_PROD_5_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_5_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_5_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_5_HIGH - XGEMM_BUS_A_ADDR_PROD_5_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_5_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_6_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_6_BASE);
}

u32 XGemm_Get_prod_6_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_6_HIGH);
}

u32 XGemm_Get_prod_6_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_6_HIGH - XGEMM_BUS_A_ADDR_PROD_6_BASE + 1);
}

u32 XGemm_Get_prod_6_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_6;
}

u32 XGemm_Get_prod_6_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_6;
}

u32 XGemm_Write_prod_6_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_6_HIGH - XGEMM_BUS_A_ADDR_PROD_6_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_6_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_6_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_6_HIGH - XGEMM_BUS_A_ADDR_PROD_6_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_6_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_6_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_6_HIGH - XGEMM_BUS_A_ADDR_PROD_6_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_6_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_6_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_6_HIGH - XGEMM_BUS_A_ADDR_PROD_6_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_6_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_7_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_7_BASE);
}

u32 XGemm_Get_prod_7_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_7_HIGH);
}

u32 XGemm_Get_prod_7_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_7_HIGH - XGEMM_BUS_A_ADDR_PROD_7_BASE + 1);
}

u32 XGemm_Get_prod_7_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_7;
}

u32 XGemm_Get_prod_7_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_7;
}

u32 XGemm_Write_prod_7_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_7_HIGH - XGEMM_BUS_A_ADDR_PROD_7_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_7_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_7_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_7_HIGH - XGEMM_BUS_A_ADDR_PROD_7_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_7_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_7_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_7_HIGH - XGEMM_BUS_A_ADDR_PROD_7_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_7_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_7_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_7_HIGH - XGEMM_BUS_A_ADDR_PROD_7_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_7_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_8_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_8_BASE);
}

u32 XGemm_Get_prod_8_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_8_HIGH);
}

u32 XGemm_Get_prod_8_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_8_HIGH - XGEMM_BUS_A_ADDR_PROD_8_BASE + 1);
}

u32 XGemm_Get_prod_8_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_8;
}

u32 XGemm_Get_prod_8_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_8;
}

u32 XGemm_Write_prod_8_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_8_HIGH - XGEMM_BUS_A_ADDR_PROD_8_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_8_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_8_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_8_HIGH - XGEMM_BUS_A_ADDR_PROD_8_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_8_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_8_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_8_HIGH - XGEMM_BUS_A_ADDR_PROD_8_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_8_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_8_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_8_HIGH - XGEMM_BUS_A_ADDR_PROD_8_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_8_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_9_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_9_BASE);
}

u32 XGemm_Get_prod_9_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_9_HIGH);
}

u32 XGemm_Get_prod_9_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_9_HIGH - XGEMM_BUS_A_ADDR_PROD_9_BASE + 1);
}

u32 XGemm_Get_prod_9_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_9;
}

u32 XGemm_Get_prod_9_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_9;
}

u32 XGemm_Write_prod_9_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_9_HIGH - XGEMM_BUS_A_ADDR_PROD_9_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_9_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_9_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_9_HIGH - XGEMM_BUS_A_ADDR_PROD_9_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_9_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_9_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_9_HIGH - XGEMM_BUS_A_ADDR_PROD_9_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_9_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_9_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_9_HIGH - XGEMM_BUS_A_ADDR_PROD_9_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_9_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_10_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_10_BASE);
}

u32 XGemm_Get_prod_10_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_10_HIGH);
}

u32 XGemm_Get_prod_10_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_10_HIGH - XGEMM_BUS_A_ADDR_PROD_10_BASE + 1);
}

u32 XGemm_Get_prod_10_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_10;
}

u32 XGemm_Get_prod_10_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_10;
}

u32 XGemm_Write_prod_10_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_10_HIGH - XGEMM_BUS_A_ADDR_PROD_10_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_10_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_10_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_10_HIGH - XGEMM_BUS_A_ADDR_PROD_10_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_10_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_10_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_10_HIGH - XGEMM_BUS_A_ADDR_PROD_10_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_10_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_10_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_10_HIGH - XGEMM_BUS_A_ADDR_PROD_10_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_10_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_11_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_11_BASE);
}

u32 XGemm_Get_prod_11_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_11_HIGH);
}

u32 XGemm_Get_prod_11_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_11_HIGH - XGEMM_BUS_A_ADDR_PROD_11_BASE + 1);
}

u32 XGemm_Get_prod_11_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_11;
}

u32 XGemm_Get_prod_11_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_11;
}

u32 XGemm_Write_prod_11_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_11_HIGH - XGEMM_BUS_A_ADDR_PROD_11_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_11_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_11_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_11_HIGH - XGEMM_BUS_A_ADDR_PROD_11_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_11_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_11_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_11_HIGH - XGEMM_BUS_A_ADDR_PROD_11_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_11_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_11_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_11_HIGH - XGEMM_BUS_A_ADDR_PROD_11_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_11_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_12_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_12_BASE);
}

u32 XGemm_Get_prod_12_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_12_HIGH);
}

u32 XGemm_Get_prod_12_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_12_HIGH - XGEMM_BUS_A_ADDR_PROD_12_BASE + 1);
}

u32 XGemm_Get_prod_12_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_12;
}

u32 XGemm_Get_prod_12_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_12;
}

u32 XGemm_Write_prod_12_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_12_HIGH - XGEMM_BUS_A_ADDR_PROD_12_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_12_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_12_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_12_HIGH - XGEMM_BUS_A_ADDR_PROD_12_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_12_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_12_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_12_HIGH - XGEMM_BUS_A_ADDR_PROD_12_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_12_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_12_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_12_HIGH - XGEMM_BUS_A_ADDR_PROD_12_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_12_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_13_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_13_BASE);
}

u32 XGemm_Get_prod_13_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_13_HIGH);
}

u32 XGemm_Get_prod_13_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_13_HIGH - XGEMM_BUS_A_ADDR_PROD_13_BASE + 1);
}

u32 XGemm_Get_prod_13_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_13;
}

u32 XGemm_Get_prod_13_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_13;
}

u32 XGemm_Write_prod_13_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_13_HIGH - XGEMM_BUS_A_ADDR_PROD_13_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_13_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_13_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_13_HIGH - XGEMM_BUS_A_ADDR_PROD_13_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_13_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_13_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_13_HIGH - XGEMM_BUS_A_ADDR_PROD_13_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_13_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_13_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_13_HIGH - XGEMM_BUS_A_ADDR_PROD_13_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_13_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_14_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_14_BASE);
}

u32 XGemm_Get_prod_14_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_14_HIGH);
}

u32 XGemm_Get_prod_14_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_14_HIGH - XGEMM_BUS_A_ADDR_PROD_14_BASE + 1);
}

u32 XGemm_Get_prod_14_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_14;
}

u32 XGemm_Get_prod_14_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_14;
}

u32 XGemm_Write_prod_14_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_14_HIGH - XGEMM_BUS_A_ADDR_PROD_14_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_14_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_14_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_14_HIGH - XGEMM_BUS_A_ADDR_PROD_14_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_14_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_14_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_14_HIGH - XGEMM_BUS_A_ADDR_PROD_14_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_14_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_14_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_14_HIGH - XGEMM_BUS_A_ADDR_PROD_14_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_14_BASE + offset + i);
    }
    return length;
}

u32 XGemm_Get_prod_15_BaseAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_15_BASE);
}

u32 XGemm_Get_prod_15_HighAddress(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_15_HIGH);
}

u32 XGemm_Get_prod_15_TotalBytes(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XGEMM_BUS_A_ADDR_PROD_15_HIGH - XGEMM_BUS_A_ADDR_PROD_15_BASE + 1);
}

u32 XGemm_Get_prod_15_BitWidth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_WIDTH_PROD_15;
}

u32 XGemm_Get_prod_15_Depth(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGEMM_BUS_A_DEPTH_PROD_15;
}

u32 XGemm_Write_prod_15_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_15_HIGH - XGEMM_BUS_A_ADDR_PROD_15_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_15_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_15_Words(XGemm *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XGEMM_BUS_A_ADDR_PROD_15_HIGH - XGEMM_BUS_A_ADDR_PROD_15_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_15_BASE + (offset + i)*4);
    }
    return length;
}

u32 XGemm_Write_prod_15_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_15_HIGH - XGEMM_BUS_A_ADDR_PROD_15_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_15_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XGemm_Read_prod_15_Bytes(XGemm *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XGEMM_BUS_A_ADDR_PROD_15_HIGH - XGEMM_BUS_A_ADDR_PROD_15_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Bus_a_BaseAddress + XGEMM_BUS_A_ADDR_PROD_15_BASE + offset + i);
    }
    return length;
}

void XGemm_InterruptGlobalEnable(XGemm *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XGemm_WriteReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_GIE, 1);
}

void XGemm_InterruptGlobalDisable(XGemm *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XGemm_WriteReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_GIE, 0);
}

void XGemm_InterruptEnable(XGemm *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XGemm_ReadReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_IER);
    XGemm_WriteReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_IER, Register | Mask);
}

void XGemm_InterruptDisable(XGemm *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XGemm_ReadReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_IER);
    XGemm_WriteReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_IER, Register & (~Mask));
}

void XGemm_InterruptClear(XGemm *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XGemm_WriteReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_ISR, Mask);
}

u32 XGemm_InterruptGetEnabled(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGemm_ReadReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_IER);
}

u32 XGemm_InterruptGetStatus(XGemm *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XGemm_ReadReg(InstancePtr->Bus_a_BaseAddress, XGEMM_BUS_A_ADDR_ISR);
}

