

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Mon Sep 25 10:14:22 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 09 16:50:22 MDT 2017)
* Project:        matrix_mult_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.49|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  686|  686|  687|  687|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row         |  685|  685|       137|          -|          -|     5|    no    |
        | + Col        |  135|  135|        27|          -|          -|     5|    no    |
        |  ++ Product  |   25|   25|         5|          -|          -|     5|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_9 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %a) nounwind, !map !7

ST_1: StgValue_10 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %b) nounwind, !map !13

ST_1: StgValue_11 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([25 x i16]* %prod) nounwind, !map !17

ST_1: StgValue_12 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind

ST_1: StgValue_13 (8)  [1/1] 1.59ns  loc: matrix_mult.cpp:10
:4  br label %1


 <State 2>: 2.33ns
ST_2: i (10)  [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %8 ]

ST_2: i_cast3_cast (11)  [1/1] 0.00ns  loc: matrix_mult.cpp:10
:1  %i_cast3_cast = zext i3 %i to i6

ST_2: tmp_6 (12)  [1/1] 0.00ns  loc: matrix_mult.cpp:10
:2  %tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

ST_2: p_shl_cast (13)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
:3  %p_shl_cast = zext i5 %tmp_6 to i6

ST_2: tmp_7 (14)  [1/1] 2.33ns  loc: matrix_mult.cpp:16
:4  %tmp_7 = add i6 %i_cast3_cast, %p_shl_cast

ST_2: exitcond2 (15)  [1/1] 2.07ns  loc: matrix_mult.cpp:10
:5  %exitcond2 = icmp eq i3 %i, -3

ST_2: empty (16)  [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_2: i_1 (17)  [1/1] 2.26ns  loc: matrix_mult.cpp:10
:7  %i_1 = add i3 %i, 1

ST_2: StgValue_22 (18)  [1/1] 0.00ns  loc: matrix_mult.cpp:10
:8  br i1 %exitcond2, label %9, label %2

ST_2: StgValue_23 (20)  [1/1] 0.00ns  loc: matrix_mult.cpp:10
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_2: tmp_4 (21)  [1/1] 0.00ns  loc: matrix_mult.cpp:10
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

ST_2: StgValue_25 (22)  [1/1] 1.59ns  loc: matrix_mult.cpp:12
:2  br label %3

ST_2: StgValue_26 (71)  [1/1] 0.00ns  loc: matrix_mult.cpp:21
:0  ret void


 <State 3>: 2.31ns
ST_3: j (24)  [1/1] 0.00ns
:0  %j = phi i3 [ 0, %2 ], [ %j_1, %7 ]

ST_3: j_cast2_cast (25)  [1/1] 0.00ns  loc: matrix_mult.cpp:13
:1  %j_cast2_cast = zext i3 %j to i6

ST_3: tmp_8 (26)  [1/1] 2.31ns  loc: matrix_mult.cpp:13
:2  %tmp_8 = add i6 %tmp_7, %j_cast2_cast

ST_3: tmp_8_cast (27)  [1/1] 0.00ns  loc: matrix_mult.cpp:13
:3  %tmp_8_cast = zext i6 %tmp_8 to i32

ST_3: prod_addr (28)  [1/1] 0.00ns  loc: matrix_mult.cpp:13
:4  %prod_addr = getelementptr [25 x i16]* %prod, i32 0, i32 %tmp_8_cast

ST_3: exitcond1 (29)  [1/1] 2.07ns  loc: matrix_mult.cpp:12
:5  %exitcond1 = icmp eq i3 %j, -3

ST_3: empty_2 (30)  [1/1] 0.00ns
:6  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_3: j_1 (31)  [1/1] 2.26ns  loc: matrix_mult.cpp:12
:7  %j_1 = add i3 %j, 1

ST_3: StgValue_35 (32)  [1/1] 0.00ns  loc: matrix_mult.cpp:12
:8  br i1 %exitcond1, label %8, label %4

ST_3: StgValue_36 (34)  [1/1] 0.00ns  loc: matrix_mult.cpp:12
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_3: tmp_5 (35)  [1/1] 0.00ns  loc: matrix_mult.cpp:12
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_3: StgValue_38 (36)  [1/1] 1.59ns  loc: matrix_mult.cpp:15
:2  br label %5

ST_3: empty_5 (68)  [1/1] 0.00ns  loc: matrix_mult.cpp:19
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_4) nounwind

ST_3: StgValue_40 (69)  [1/1] 0.00ns  loc: matrix_mult.cpp:10
:1  br label %1


 <State 4>: 3.49ns
ST_4: prod_load (38)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
:0  %prod_load = phi i16 [ 0, %4 ], [ %tmp_3, %6 ]

ST_4: k (39)  [1/1] 0.00ns
:1  %k = phi i3 [ 0, %4 ], [ %k_1, %6 ]

ST_4: StgValue_43 (40)  [1/1] 2.32ns  loc: matrix_mult.cpp:16
:2  store i16 %prod_load, i16* %prod_addr, align 2

ST_4: k_cast1_cast (41)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
:3  %k_cast1_cast = zext i3 %k to i6

ST_4: tmp_9 (42)  [1/1] 2.31ns  loc: matrix_mult.cpp:16
:4  %tmp_9 = add i6 %tmp_7, %k_cast1_cast

ST_4: tmp_9_cast (43)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
:5  %tmp_9_cast = zext i6 %tmp_9 to i32

ST_4: a_addr (44)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
:6  %a_addr = getelementptr [25 x i8]* %a, i32 0, i32 %tmp_9_cast

ST_4: tmp_s (45)  [1/1] 0.00ns  loc: matrix_mult.cpp:15
:7  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k, i2 0)

ST_4: p_shl1_cast (46)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
:8  %p_shl1_cast = zext i5 %tmp_s to i6

ST_4: tmp_10 (47)  [1/1] 1.75ns  loc: matrix_mult.cpp:16
:9  %tmp_10 = add i6 %k_cast1_cast, %p_shl1_cast

ST_4: tmp_11 (48)  [1/1] 1.75ns  loc: matrix_mult.cpp:16
:10  %tmp_11 = add i6 %tmp_10, %j_cast2_cast

ST_4: tmp_12_cast (49)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
:11  %tmp_12_cast = zext i6 %tmp_11 to i32

ST_4: b_addr (50)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
:12  %b_addr = getelementptr [25 x i8]* %b, i32 0, i32 %tmp_12_cast

ST_4: exitcond (51)  [1/1] 2.07ns  loc: matrix_mult.cpp:15
:13  %exitcond = icmp eq i3 %k, -3

ST_4: empty_3 (52)  [1/1] 0.00ns
:14  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_4: k_1 (53)  [1/1] 2.26ns  loc: matrix_mult.cpp:15
:15  %k_1 = add i3 %k, 1

ST_4: StgValue_57 (54)  [1/1] 0.00ns  loc: matrix_mult.cpp:15
:16  br i1 %exitcond, label %7, label %6

ST_4: empty_4 (65)  [1/1] 0.00ns  loc: matrix_mult.cpp:18
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_5) nounwind

ST_4: StgValue_59 (66)  [1/1] 0.00ns  loc: matrix_mult.cpp:12
:1  br label %3


 <State 5>: 2.32ns
ST_5: a_load (57)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
:1  %a_load = load i8* %a_addr, align 1

ST_5: b_load (59)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
:3  %b_load = load i8* %b_addr, align 1


 <State 6>: 3.37ns
ST_6: a_load (57)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
:1  %a_load = load i8* %a_addr, align 1

ST_6: tmp (58)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
:2  %tmp = sext i8 %a_load to i16

ST_6: b_load (59)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
:3  %b_load = load i8* %b_addr, align 1

ST_6: tmp_1 (60)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
:4  %tmp_1 = sext i8 %b_load to i16

ST_6: tmp_2 (61)  [3/3] 1.05ns  loc: matrix_mult.cpp:16
:5  %tmp_2 = mul i16 %tmp_1, %tmp


 <State 7>: 1.05ns
ST_7: tmp_2 (61)  [2/3] 1.05ns  loc: matrix_mult.cpp:16
:5  %tmp_2 = mul i16 %tmp_1, %tmp


 <State 8>: 3.02ns
ST_8: StgValue_68 (56)  [1/1] 0.00ns  loc: matrix_mult.cpp:15
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

ST_8: tmp_2 (61)  [1/3] 0.00ns  loc: matrix_mult.cpp:16
:5  %tmp_2 = mul i16 %tmp_1, %tmp

ST_8: tmp_3 (62)  [1/1] 3.02ns  loc: matrix_mult.cpp:16
:6  %tmp_3 = add i16 %prod_load, %tmp_2

ST_8: StgValue_71 (63)  [1/1] 0.00ns  loc: matrix_mult.cpp:15
:7  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prod]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9   (specbitsmap      ) [ 000000000]
StgValue_10  (specbitsmap      ) [ 000000000]
StgValue_11  (specbitsmap      ) [ 000000000]
StgValue_12  (spectopmodule    ) [ 000000000]
StgValue_13  (br               ) [ 011111111]
i            (phi              ) [ 001000000]
i_cast3_cast (zext             ) [ 000000000]
tmp_6        (bitconcatenate   ) [ 000000000]
p_shl_cast   (zext             ) [ 000000000]
tmp_7        (add              ) [ 000111111]
exitcond2    (icmp             ) [ 001111111]
empty        (speclooptripcount) [ 000000000]
i_1          (add              ) [ 011111111]
StgValue_22  (br               ) [ 000000000]
StgValue_23  (specloopname     ) [ 000000000]
tmp_4        (specregionbegin  ) [ 000111111]
StgValue_25  (br               ) [ 001111111]
StgValue_26  (ret              ) [ 000000000]
j            (phi              ) [ 000100000]
j_cast2_cast (zext             ) [ 000011111]
tmp_8        (add              ) [ 000000000]
tmp_8_cast   (zext             ) [ 000000000]
prod_addr    (getelementptr    ) [ 000011111]
exitcond1    (icmp             ) [ 001111111]
empty_2      (speclooptripcount) [ 000000000]
j_1          (add              ) [ 001111111]
StgValue_35  (br               ) [ 000000000]
StgValue_36  (specloopname     ) [ 000000000]
tmp_5        (specregionbegin  ) [ 000011111]
StgValue_38  (br               ) [ 001111111]
empty_5      (specregionend    ) [ 000000000]
StgValue_40  (br               ) [ 011111111]
prod_load    (phi              ) [ 000011111]
k            (phi              ) [ 000010000]
StgValue_43  (store            ) [ 000000000]
k_cast1_cast (zext             ) [ 000000000]
tmp_9        (add              ) [ 000000000]
tmp_9_cast   (zext             ) [ 000000000]
a_addr       (getelementptr    ) [ 000001100]
tmp_s        (bitconcatenate   ) [ 000000000]
p_shl1_cast  (zext             ) [ 000000000]
tmp_10       (add              ) [ 000000000]
tmp_11       (add              ) [ 000000000]
tmp_12_cast  (zext             ) [ 000000000]
b_addr       (getelementptr    ) [ 000001100]
exitcond     (icmp             ) [ 001111111]
empty_3      (speclooptripcount) [ 000000000]
k_1          (add              ) [ 001111111]
StgValue_57  (br               ) [ 000000000]
empty_4      (specregionend    ) [ 000000000]
StgValue_59  (br               ) [ 001111111]
a_load       (load             ) [ 000000000]
tmp          (sext             ) [ 000000011]
b_load       (load             ) [ 000000000]
tmp_1        (sext             ) [ 000000011]
StgValue_68  (specloopname     ) [ 000000000]
tmp_2        (mul              ) [ 000000000]
tmp_3        (add              ) [ 001111111]
StgValue_71  (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prod">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prod"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mult_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="prod_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="6" slack="0"/>
<pin id="46" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="StgValue_43_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="5" slack="1"/>
<pin id="51" dir="0" index="1" bw="16" slack="0"/>
<pin id="52" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/4 "/>
</bind>
</comp>

<comp id="53" class="1004" name="a_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="6" slack="0"/>
<pin id="57" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="b_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="1"/>
<pin id="69" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="1"/>
<pin id="73" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="74" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/5 "/>
</bind>
</comp>

<comp id="75" class="1005" name="i_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="1"/>
<pin id="77" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="3" slack="0"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="j_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="1"/>
<pin id="88" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="97" class="1005" name="prod_load_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="1"/>
<pin id="99" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="prod_load (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="prod_load_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="16" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="prod_load/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="k_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="1"/>
<pin id="112" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="k_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_cast3_cast_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast3_cast/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_6_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="3" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_shl_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_7_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="exitcond2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="j_cast2_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2_cast/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_8_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="1"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_8_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="exitcond1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="j_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="k_cast1_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast1_cast/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_9_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="2"/>
<pin id="187" dir="0" index="1" bw="3" slack="0"/>
<pin id="188" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_9_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="3" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_shl1_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_10_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="5" slack="0"/>
<pin id="210" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_11_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="3" slack="1"/>
<pin id="216" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_12_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="exitcond_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="k_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="243" class="1007" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="0" index="2" bw="16" slack="4"/>
<pin id="247" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_2/6 tmp_3/8 "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_7_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="1"/>
<pin id="253" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="265" class="1005" name="j_cast2_cast_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="1"/>
<pin id="267" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_cast2_cast "/>
</bind>
</comp>

<comp id="270" class="1005" name="prod_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="1"/>
<pin id="272" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="j_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="a_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="1"/>
<pin id="285" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="288" class="1005" name="b_addr_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="1"/>
<pin id="290" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="k_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="1"/>
<pin id="303" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="1"/>
<pin id="308" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_3_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="1"/>
<pin id="313" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="32" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="32" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="101" pin="4"/><net_sink comp="49" pin=1"/></net>

<net id="109"><net_src comp="101" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="79" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="79" pin="4"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="121" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="133" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="79" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="79" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="90" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="159" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="173"><net_src comp="90" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="90" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="114" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="185" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="114" pin="4"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="181" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="227"><net_src comp="114" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="114" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="67" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="71" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="235" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="97" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="137" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="263"><net_src comp="149" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="268"><net_src comp="155" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="273"><net_src comp="42" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="281"><net_src comp="175" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="286"><net_src comp="53" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="291"><net_src comp="60" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="299"><net_src comp="229" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="304"><net_src comp="235" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="309"><net_src comp="239" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="314"><net_src comp="243" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="101" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prod | {4 }
 - Input state : 
	Port: matrix_mult : a | {5 6 }
	Port: matrix_mult : b | {5 6 }
  - Chain level:
	State 1
	State 2
		i_cast3_cast : 1
		tmp_6 : 1
		p_shl_cast : 2
		tmp_7 : 3
		exitcond2 : 1
		i_1 : 1
		StgValue_22 : 2
	State 3
		j_cast2_cast : 1
		tmp_8 : 2
		tmp_8_cast : 3
		prod_addr : 4
		exitcond1 : 1
		j_1 : 1
		StgValue_35 : 2
	State 4
		StgValue_43 : 1
		k_cast1_cast : 1
		tmp_9 : 2
		tmp_9_cast : 3
		a_addr : 4
		tmp_s : 1
		p_shl1_cast : 2
		tmp_10 : 3
		tmp_11 : 4
		tmp_12_cast : 5
		b_addr : 6
		exitcond : 1
		k_1 : 1
		StgValue_57 : 2
	State 5
	State 6
		tmp : 1
		tmp_1 : 1
		tmp_2 : 2
	State 7
	State 8
		tmp_3 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |     tmp_7_fu_137    |    0    |    20   |    10   |
|          |      i_1_fu_149     |    0    |    14   |    9    |
|          |     tmp_8_fu_159    |    0    |    23   |    11   |
|    add   |      j_1_fu_175     |    0    |    14   |    9    |
|          |     tmp_9_fu_185    |    0    |    23   |    11   |
|          |    tmp_10_fu_207    |    0    |    0    |    8    |
|          |    tmp_11_fu_213    |    0    |    0    |    8    |
|          |      k_1_fu_229     |    0    |    14   |    9    |
|----------|---------------------|---------|---------|---------|
|          |   exitcond2_fu_143  |    0    |    0    |    1    |
|   icmp   |   exitcond1_fu_169  |    0    |    0    |    1    |
|          |   exitcond_fu_223   |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_243     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          | i_cast3_cast_fu_121 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_133  |    0    |    0    |    0    |
|          | j_cast2_cast_fu_155 |    0    |    0    |    0    |
|   zext   |  tmp_8_cast_fu_164  |    0    |    0    |    0    |
|          | k_cast1_cast_fu_181 |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_190  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_203 |    0    |    0    |    0    |
|          |  tmp_12_cast_fu_218 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     tmp_6_fu_125    |    0    |    0    |    0    |
|          |     tmp_s_fu_195    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |      tmp_fu_235     |    0    |    0    |    0    |
|          |     tmp_1_fu_239    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |   108   |    78   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   a_addr_reg_283   |    5   |
|   b_addr_reg_288   |    5   |
|     i_1_reg_260    |    3   |
|      i_reg_75      |    3   |
|     j_1_reg_278    |    3   |
|j_cast2_cast_reg_265|    6   |
|      j_reg_86      |    3   |
|     k_1_reg_296    |    3   |
|      k_reg_110     |    3   |
|  prod_addr_reg_270 |    5   |
|  prod_load_reg_97  |   16   |
|    tmp_1_reg_306   |   16   |
|    tmp_3_reg_311   |   16   |
|    tmp_7_reg_251   |    6   |
|     tmp_reg_301    |   16   |
+--------------------+--------+
|        Total       |   109  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| prod_load_reg_97 |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_243    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_243    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   108  |   78   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   109  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   217  |   105  |
+-----------+--------+--------+--------+--------+
