Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock' will be added to the clock's propagated skew. (TIM-112)
Warning: Extrapolations far outside the librarycharacterization range have been detected 11660 times during delay calculation. (RCCALC-014)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Fri May 10 00:04:54 2019
****************************************


  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          2.43
  Critical Path Slack:          59.06
  Critical Path Clk Period:    123.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3245
  Leaf Cell Count:              28391
  Buf/Inv Cell Count:            1538
  Buf Cell Count:                 290
  Inv Cell Count:                1248
  CT Buf/Inv Cell Count:           74
  Combinational Cell Count:     21204
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    53337.455508
  Noncombinational Area: 43460.658189
  Buf/Inv Area:           2382.091750
  Total Buffer Area:           624.18
  Total Inverter Area:        1757.91
  Macro/Black Box Area:      0.000000
  Net Area:              62283.403114
  Net XLength        :      348178.72
  Net YLength        :      399157.31
  -----------------------------------
  Cell Area:             96798.113697
  Design Area:          159081.516811
  Net Length        :       747336.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         30740
  Nets With Violations:             4
  Max Trans Violations:             0
  Max Cap Violations:               4
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               56.35
  -----------------------------------------
  Overall Compile Time:               62.60
  Overall Compile Wall Clock Time:    66.10

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
