set moduleName readVertex_Pipeline_VITIS_LOOP_92_1
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set C_modelName {readVertex_Pipeline_VITIS_LOOP_92_1}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
set C_modelArgList {
	{ v_size int 32 regular  }
	{ mem0 int 64 regular  }
	{ v_neighbours int 64 regular  }
	{ gmem_CHN_1 int 64 regular {axi_master 0}  }
	{ adj_list int 64 regular  }
	{ mem1 int 64 regular  }
	{ Pcurr int 64 regular  }
	{ gmem_CHN_2 int 64 regular {axi_master 0}  }
	{ adder_in_feed_1 int 32 regular {fifo 1 volatile }  }
}
set hasAXIMCache 0
set hasAXIML2Cache 0
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "v_size", "interface" : "wire", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "mem0", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "v_neighbours", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "gmem_CHN_1", "interface" : "axi_master", "bitwidth" : 64, "direction" : "READONLY", "bitSlice":[ {"cElement": [{"cName": "mem_1","offset": { "type": "dynamic","port_name": "mem_1","bundle": "control"},"direction": "READONLY"}]}]} , 
 	{ "Name" : "adj_list", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "mem1", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "Pcurr", "interface" : "wire", "bitwidth" : 64, "direction" : "READONLY"} , 
 	{ "Name" : "gmem_CHN_2", "interface" : "axi_master", "bitwidth" : 64, "direction" : "READONLY", "bitSlice":[ {"cElement": [{"cName": "mem_2","offset": { "type": "dynamic","port_name": "mem_2","bundle": "control"},"direction": "READONLY"}]}]} , 
 	{ "Name" : "adder_in_feed_1", "interface" : "fifo", "bitwidth" : 32, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 109
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ m_axi_gmem_CHN_1_AWVALID sc_out sc_logic 1 signal 3 } 
	{ m_axi_gmem_CHN_1_AWREADY sc_in sc_logic 1 signal 3 } 
	{ m_axi_gmem_CHN_1_AWADDR sc_out sc_lv 64 signal 3 } 
	{ m_axi_gmem_CHN_1_AWID sc_out sc_lv 1 signal 3 } 
	{ m_axi_gmem_CHN_1_AWLEN sc_out sc_lv 32 signal 3 } 
	{ m_axi_gmem_CHN_1_AWSIZE sc_out sc_lv 3 signal 3 } 
	{ m_axi_gmem_CHN_1_AWBURST sc_out sc_lv 2 signal 3 } 
	{ m_axi_gmem_CHN_1_AWLOCK sc_out sc_lv 2 signal 3 } 
	{ m_axi_gmem_CHN_1_AWCACHE sc_out sc_lv 4 signal 3 } 
	{ m_axi_gmem_CHN_1_AWPROT sc_out sc_lv 3 signal 3 } 
	{ m_axi_gmem_CHN_1_AWQOS sc_out sc_lv 4 signal 3 } 
	{ m_axi_gmem_CHN_1_AWREGION sc_out sc_lv 4 signal 3 } 
	{ m_axi_gmem_CHN_1_AWUSER sc_out sc_lv 1 signal 3 } 
	{ m_axi_gmem_CHN_1_WVALID sc_out sc_logic 1 signal 3 } 
	{ m_axi_gmem_CHN_1_WREADY sc_in sc_logic 1 signal 3 } 
	{ m_axi_gmem_CHN_1_WDATA sc_out sc_lv 64 signal 3 } 
	{ m_axi_gmem_CHN_1_WSTRB sc_out sc_lv 8 signal 3 } 
	{ m_axi_gmem_CHN_1_WLAST sc_out sc_logic 1 signal 3 } 
	{ m_axi_gmem_CHN_1_WID sc_out sc_lv 1 signal 3 } 
	{ m_axi_gmem_CHN_1_WUSER sc_out sc_lv 1 signal 3 } 
	{ m_axi_gmem_CHN_1_ARVALID sc_out sc_logic 1 signal 3 } 
	{ m_axi_gmem_CHN_1_ARREADY sc_in sc_logic 1 signal 3 } 
	{ m_axi_gmem_CHN_1_ARADDR sc_out sc_lv 64 signal 3 } 
	{ m_axi_gmem_CHN_1_ARID sc_out sc_lv 1 signal 3 } 
	{ m_axi_gmem_CHN_1_ARLEN sc_out sc_lv 32 signal 3 } 
	{ m_axi_gmem_CHN_1_ARSIZE sc_out sc_lv 3 signal 3 } 
	{ m_axi_gmem_CHN_1_ARBURST sc_out sc_lv 2 signal 3 } 
	{ m_axi_gmem_CHN_1_ARLOCK sc_out sc_lv 2 signal 3 } 
	{ m_axi_gmem_CHN_1_ARCACHE sc_out sc_lv 4 signal 3 } 
	{ m_axi_gmem_CHN_1_ARPROT sc_out sc_lv 3 signal 3 } 
	{ m_axi_gmem_CHN_1_ARQOS sc_out sc_lv 4 signal 3 } 
	{ m_axi_gmem_CHN_1_ARREGION sc_out sc_lv 4 signal 3 } 
	{ m_axi_gmem_CHN_1_ARUSER sc_out sc_lv 1 signal 3 } 
	{ m_axi_gmem_CHN_1_RVALID sc_in sc_logic 1 signal 3 } 
	{ m_axi_gmem_CHN_1_RREADY sc_out sc_logic 1 signal 3 } 
	{ m_axi_gmem_CHN_1_RDATA sc_in sc_lv 64 signal 3 } 
	{ m_axi_gmem_CHN_1_RLAST sc_in sc_logic 1 signal 3 } 
	{ m_axi_gmem_CHN_1_RID sc_in sc_lv 1 signal 3 } 
	{ m_axi_gmem_CHN_1_RFIFONUM sc_in sc_lv 11 signal 3 } 
	{ m_axi_gmem_CHN_1_RUSER sc_in sc_lv 1 signal 3 } 
	{ m_axi_gmem_CHN_1_RRESP sc_in sc_lv 2 signal 3 } 
	{ m_axi_gmem_CHN_1_BVALID sc_in sc_logic 1 signal 3 } 
	{ m_axi_gmem_CHN_1_BREADY sc_out sc_logic 1 signal 3 } 
	{ m_axi_gmem_CHN_1_BRESP sc_in sc_lv 2 signal 3 } 
	{ m_axi_gmem_CHN_1_BID sc_in sc_lv 1 signal 3 } 
	{ m_axi_gmem_CHN_1_BUSER sc_in sc_lv 1 signal 3 } 
	{ m_axi_gmem_CHN_2_AWVALID sc_out sc_logic 1 signal 7 } 
	{ m_axi_gmem_CHN_2_AWREADY sc_in sc_logic 1 signal 7 } 
	{ m_axi_gmem_CHN_2_AWADDR sc_out sc_lv 64 signal 7 } 
	{ m_axi_gmem_CHN_2_AWID sc_out sc_lv 1 signal 7 } 
	{ m_axi_gmem_CHN_2_AWLEN sc_out sc_lv 32 signal 7 } 
	{ m_axi_gmem_CHN_2_AWSIZE sc_out sc_lv 3 signal 7 } 
	{ m_axi_gmem_CHN_2_AWBURST sc_out sc_lv 2 signal 7 } 
	{ m_axi_gmem_CHN_2_AWLOCK sc_out sc_lv 2 signal 7 } 
	{ m_axi_gmem_CHN_2_AWCACHE sc_out sc_lv 4 signal 7 } 
	{ m_axi_gmem_CHN_2_AWPROT sc_out sc_lv 3 signal 7 } 
	{ m_axi_gmem_CHN_2_AWQOS sc_out sc_lv 4 signal 7 } 
	{ m_axi_gmem_CHN_2_AWREGION sc_out sc_lv 4 signal 7 } 
	{ m_axi_gmem_CHN_2_AWUSER sc_out sc_lv 1 signal 7 } 
	{ m_axi_gmem_CHN_2_WVALID sc_out sc_logic 1 signal 7 } 
	{ m_axi_gmem_CHN_2_WREADY sc_in sc_logic 1 signal 7 } 
	{ m_axi_gmem_CHN_2_WDATA sc_out sc_lv 64 signal 7 } 
	{ m_axi_gmem_CHN_2_WSTRB sc_out sc_lv 8 signal 7 } 
	{ m_axi_gmem_CHN_2_WLAST sc_out sc_logic 1 signal 7 } 
	{ m_axi_gmem_CHN_2_WID sc_out sc_lv 1 signal 7 } 
	{ m_axi_gmem_CHN_2_WUSER sc_out sc_lv 1 signal 7 } 
	{ m_axi_gmem_CHN_2_ARVALID sc_out sc_logic 1 signal 7 } 
	{ m_axi_gmem_CHN_2_ARREADY sc_in sc_logic 1 signal 7 } 
	{ m_axi_gmem_CHN_2_ARADDR sc_out sc_lv 64 signal 7 } 
	{ m_axi_gmem_CHN_2_ARID sc_out sc_lv 1 signal 7 } 
	{ m_axi_gmem_CHN_2_ARLEN sc_out sc_lv 32 signal 7 } 
	{ m_axi_gmem_CHN_2_ARSIZE sc_out sc_lv 3 signal 7 } 
	{ m_axi_gmem_CHN_2_ARBURST sc_out sc_lv 2 signal 7 } 
	{ m_axi_gmem_CHN_2_ARLOCK sc_out sc_lv 2 signal 7 } 
	{ m_axi_gmem_CHN_2_ARCACHE sc_out sc_lv 4 signal 7 } 
	{ m_axi_gmem_CHN_2_ARPROT sc_out sc_lv 3 signal 7 } 
	{ m_axi_gmem_CHN_2_ARQOS sc_out sc_lv 4 signal 7 } 
	{ m_axi_gmem_CHN_2_ARREGION sc_out sc_lv 4 signal 7 } 
	{ m_axi_gmem_CHN_2_ARUSER sc_out sc_lv 1 signal 7 } 
	{ m_axi_gmem_CHN_2_RVALID sc_in sc_logic 1 signal 7 } 
	{ m_axi_gmem_CHN_2_RREADY sc_out sc_logic 1 signal 7 } 
	{ m_axi_gmem_CHN_2_RDATA sc_in sc_lv 64 signal 7 } 
	{ m_axi_gmem_CHN_2_RLAST sc_in sc_logic 1 signal 7 } 
	{ m_axi_gmem_CHN_2_RID sc_in sc_lv 1 signal 7 } 
	{ m_axi_gmem_CHN_2_RFIFONUM sc_in sc_lv 11 signal 7 } 
	{ m_axi_gmem_CHN_2_RUSER sc_in sc_lv 1 signal 7 } 
	{ m_axi_gmem_CHN_2_RRESP sc_in sc_lv 2 signal 7 } 
	{ m_axi_gmem_CHN_2_BVALID sc_in sc_logic 1 signal 7 } 
	{ m_axi_gmem_CHN_2_BREADY sc_out sc_logic 1 signal 7 } 
	{ m_axi_gmem_CHN_2_BRESP sc_in sc_lv 2 signal 7 } 
	{ m_axi_gmem_CHN_2_BID sc_in sc_lv 1 signal 7 } 
	{ m_axi_gmem_CHN_2_BUSER sc_in sc_lv 1 signal 7 } 
	{ v_size sc_in sc_lv 32 signal 0 } 
	{ mem0 sc_in sc_lv 64 signal 1 } 
	{ v_neighbours sc_in sc_lv 64 signal 2 } 
	{ adj_list sc_in sc_lv 64 signal 4 } 
	{ mem1 sc_in sc_lv 64 signal 5 } 
	{ Pcurr sc_in sc_lv 64 signal 6 } 
	{ adder_in_feed_1_din sc_out sc_lv 32 signal 8 } 
	{ adder_in_feed_1_num_data_valid sc_in sc_lv 8 signal 8 } 
	{ adder_in_feed_1_fifo_cap sc_in sc_lv 8 signal 8 } 
	{ adder_in_feed_1_full_n sc_in sc_logic 1 signal 8 } 
	{ adder_in_feed_1_write sc_out sc_logic 1 signal 8 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "m_axi_gmem_CHN_1_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "AWVALID" }} , 
 	{ "name": "m_axi_gmem_CHN_1_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "AWREADY" }} , 
 	{ "name": "m_axi_gmem_CHN_1_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "AWADDR" }} , 
 	{ "name": "m_axi_gmem_CHN_1_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "AWID" }} , 
 	{ "name": "m_axi_gmem_CHN_1_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "AWLEN" }} , 
 	{ "name": "m_axi_gmem_CHN_1_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_gmem_CHN_1_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "AWBURST" }} , 
 	{ "name": "m_axi_gmem_CHN_1_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_gmem_CHN_1_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_gmem_CHN_1_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "AWPROT" }} , 
 	{ "name": "m_axi_gmem_CHN_1_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "AWQOS" }} , 
 	{ "name": "m_axi_gmem_CHN_1_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "AWREGION" }} , 
 	{ "name": "m_axi_gmem_CHN_1_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "AWUSER" }} , 
 	{ "name": "m_axi_gmem_CHN_1_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "WVALID" }} , 
 	{ "name": "m_axi_gmem_CHN_1_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "WREADY" }} , 
 	{ "name": "m_axi_gmem_CHN_1_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "WDATA" }} , 
 	{ "name": "m_axi_gmem_CHN_1_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "WSTRB" }} , 
 	{ "name": "m_axi_gmem_CHN_1_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "WLAST" }} , 
 	{ "name": "m_axi_gmem_CHN_1_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "WID" }} , 
 	{ "name": "m_axi_gmem_CHN_1_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "WUSER" }} , 
 	{ "name": "m_axi_gmem_CHN_1_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "ARVALID" }} , 
 	{ "name": "m_axi_gmem_CHN_1_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "ARREADY" }} , 
 	{ "name": "m_axi_gmem_CHN_1_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "ARADDR" }} , 
 	{ "name": "m_axi_gmem_CHN_1_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "ARID" }} , 
 	{ "name": "m_axi_gmem_CHN_1_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "ARLEN" }} , 
 	{ "name": "m_axi_gmem_CHN_1_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_gmem_CHN_1_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "ARBURST" }} , 
 	{ "name": "m_axi_gmem_CHN_1_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_gmem_CHN_1_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_gmem_CHN_1_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "ARPROT" }} , 
 	{ "name": "m_axi_gmem_CHN_1_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "ARQOS" }} , 
 	{ "name": "m_axi_gmem_CHN_1_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "ARREGION" }} , 
 	{ "name": "m_axi_gmem_CHN_1_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "ARUSER" }} , 
 	{ "name": "m_axi_gmem_CHN_1_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "RVALID" }} , 
 	{ "name": "m_axi_gmem_CHN_1_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "RREADY" }} , 
 	{ "name": "m_axi_gmem_CHN_1_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "RDATA" }} , 
 	{ "name": "m_axi_gmem_CHN_1_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "RLAST" }} , 
 	{ "name": "m_axi_gmem_CHN_1_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "RID" }} , 
 	{ "name": "m_axi_gmem_CHN_1_RFIFONUM", "direction": "in", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "RFIFONUM" }} , 
 	{ "name": "m_axi_gmem_CHN_1_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "RUSER" }} , 
 	{ "name": "m_axi_gmem_CHN_1_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "RRESP" }} , 
 	{ "name": "m_axi_gmem_CHN_1_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "BVALID" }} , 
 	{ "name": "m_axi_gmem_CHN_1_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "BREADY" }} , 
 	{ "name": "m_axi_gmem_CHN_1_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "BRESP" }} , 
 	{ "name": "m_axi_gmem_CHN_1_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "BID" }} , 
 	{ "name": "m_axi_gmem_CHN_1_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_1", "role": "BUSER" }} , 
 	{ "name": "m_axi_gmem_CHN_2_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "AWVALID" }} , 
 	{ "name": "m_axi_gmem_CHN_2_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "AWREADY" }} , 
 	{ "name": "m_axi_gmem_CHN_2_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "AWADDR" }} , 
 	{ "name": "m_axi_gmem_CHN_2_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "AWID" }} , 
 	{ "name": "m_axi_gmem_CHN_2_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "AWLEN" }} , 
 	{ "name": "m_axi_gmem_CHN_2_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "AWSIZE" }} , 
 	{ "name": "m_axi_gmem_CHN_2_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "AWBURST" }} , 
 	{ "name": "m_axi_gmem_CHN_2_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "AWLOCK" }} , 
 	{ "name": "m_axi_gmem_CHN_2_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "AWCACHE" }} , 
 	{ "name": "m_axi_gmem_CHN_2_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "AWPROT" }} , 
 	{ "name": "m_axi_gmem_CHN_2_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "AWQOS" }} , 
 	{ "name": "m_axi_gmem_CHN_2_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "AWREGION" }} , 
 	{ "name": "m_axi_gmem_CHN_2_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "AWUSER" }} , 
 	{ "name": "m_axi_gmem_CHN_2_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "WVALID" }} , 
 	{ "name": "m_axi_gmem_CHN_2_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "WREADY" }} , 
 	{ "name": "m_axi_gmem_CHN_2_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "WDATA" }} , 
 	{ "name": "m_axi_gmem_CHN_2_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "WSTRB" }} , 
 	{ "name": "m_axi_gmem_CHN_2_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "WLAST" }} , 
 	{ "name": "m_axi_gmem_CHN_2_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "WID" }} , 
 	{ "name": "m_axi_gmem_CHN_2_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "WUSER" }} , 
 	{ "name": "m_axi_gmem_CHN_2_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "ARVALID" }} , 
 	{ "name": "m_axi_gmem_CHN_2_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "ARREADY" }} , 
 	{ "name": "m_axi_gmem_CHN_2_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "ARADDR" }} , 
 	{ "name": "m_axi_gmem_CHN_2_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "ARID" }} , 
 	{ "name": "m_axi_gmem_CHN_2_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "ARLEN" }} , 
 	{ "name": "m_axi_gmem_CHN_2_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "ARSIZE" }} , 
 	{ "name": "m_axi_gmem_CHN_2_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "ARBURST" }} , 
 	{ "name": "m_axi_gmem_CHN_2_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "ARLOCK" }} , 
 	{ "name": "m_axi_gmem_CHN_2_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "ARCACHE" }} , 
 	{ "name": "m_axi_gmem_CHN_2_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "ARPROT" }} , 
 	{ "name": "m_axi_gmem_CHN_2_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "ARQOS" }} , 
 	{ "name": "m_axi_gmem_CHN_2_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "ARREGION" }} , 
 	{ "name": "m_axi_gmem_CHN_2_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "ARUSER" }} , 
 	{ "name": "m_axi_gmem_CHN_2_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "RVALID" }} , 
 	{ "name": "m_axi_gmem_CHN_2_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "RREADY" }} , 
 	{ "name": "m_axi_gmem_CHN_2_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "RDATA" }} , 
 	{ "name": "m_axi_gmem_CHN_2_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "RLAST" }} , 
 	{ "name": "m_axi_gmem_CHN_2_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "RID" }} , 
 	{ "name": "m_axi_gmem_CHN_2_RFIFONUM", "direction": "in", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "RFIFONUM" }} , 
 	{ "name": "m_axi_gmem_CHN_2_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "RUSER" }} , 
 	{ "name": "m_axi_gmem_CHN_2_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "RRESP" }} , 
 	{ "name": "m_axi_gmem_CHN_2_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "BVALID" }} , 
 	{ "name": "m_axi_gmem_CHN_2_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "BREADY" }} , 
 	{ "name": "m_axi_gmem_CHN_2_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "BRESP" }} , 
 	{ "name": "m_axi_gmem_CHN_2_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "BID" }} , 
 	{ "name": "m_axi_gmem_CHN_2_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "gmem_CHN_2", "role": "BUSER" }} , 
 	{ "name": "v_size", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "v_size", "role": "default" }} , 
 	{ "name": "mem0", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "mem0", "role": "default" }} , 
 	{ "name": "v_neighbours", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "v_neighbours", "role": "default" }} , 
 	{ "name": "adj_list", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "adj_list", "role": "default" }} , 
 	{ "name": "mem1", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "mem1", "role": "default" }} , 
 	{ "name": "Pcurr", "direction": "in", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "Pcurr", "role": "default" }} , 
 	{ "name": "adder_in_feed_1_din", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "adder_in_feed_1", "role": "din" }} , 
 	{ "name": "adder_in_feed_1_num_data_valid", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "adder_in_feed_1", "role": "num_data_valid" }} , 
 	{ "name": "adder_in_feed_1_fifo_cap", "direction": "in", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "adder_in_feed_1", "role": "fifo_cap" }} , 
 	{ "name": "adder_in_feed_1_full_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "adder_in_feed_1", "role": "full_n" }} , 
 	{ "name": "adder_in_feed_1_write", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "adder_in_feed_1", "role": "write" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3"],
		"CDFG" : "readVertex_Pipeline_VITIS_LOOP_92_1",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "-1", "EstimateLatencyMax" : "-1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "v_size", "Type" : "None", "Direction" : "I"},
			{"Name" : "mem0", "Type" : "None", "Direction" : "I"},
			{"Name" : "v_neighbours", "Type" : "None", "Direction" : "I"},
			{"Name" : "gmem_CHN_1", "Type" : "MAXI", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "gmem_CHN_1_blk_n_AR", "Type" : "RtlSignal"},
					{"Name" : "gmem_CHN_1_blk_n_R", "Type" : "RtlSignal"}]},
			{"Name" : "adj_list", "Type" : "None", "Direction" : "I"},
			{"Name" : "mem1", "Type" : "None", "Direction" : "I"},
			{"Name" : "Pcurr", "Type" : "None", "Direction" : "I"},
			{"Name" : "gmem_CHN_2", "Type" : "MAXI", "Direction" : "I",
				"BlockSignal" : [
					{"Name" : "gmem_CHN_2_blk_n_AR", "Type" : "RtlSignal"},
					{"Name" : "gmem_CHN_2_blk_n_R", "Type" : "RtlSignal"}]},
			{"Name" : "adder_in_feed_1", "Type" : "Fifo", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "adder_in_feed_1_blk_n", "Type" : "RtlSignal"}]}],
		"Loop" : [
			{"Name" : "VITIS_LOOP_92_1", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "2", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter81", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter81", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.fdiv_32ns_32ns_32_12_no_dsp_1_U14", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.uitofp_32ns_32_4_no_dsp_1_U15", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	readVertex_Pipeline_VITIS_LOOP_92_1 {
		v_size {Type I LastRead 0 FirstWrite -1}
		mem0 {Type I LastRead 0 FirstWrite -1}
		v_neighbours {Type I LastRead 0 FirstWrite -1}
		gmem_CHN_1 {Type I LastRead 145 FirstWrite -1}
		adj_list {Type I LastRead 0 FirstWrite -1}
		mem1 {Type I LastRead 0 FirstWrite -1}
		Pcurr {Type I LastRead 0 FirstWrite -1}
		gmem_CHN_2 {Type I LastRead 145 FirstWrite -1}
		adder_in_feed_1 {Type O LastRead -1 FirstWrite 162}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "-1", "Max" : "-1"}
	, {"Name" : "Interval", "Min" : "-1", "Max" : "-1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	v_size { ap_none {  { v_size in_data 0 32 } } }
	mem0 { ap_none {  { mem0 in_data 0 64 } } }
	v_neighbours { ap_none {  { v_neighbours in_data 0 64 } } }
	 { m_axi {  { m_axi_gmem_CHN_1_AWVALID VALID 1 1 }  { m_axi_gmem_CHN_1_AWREADY READY 0 1 }  { m_axi_gmem_CHN_1_AWADDR ADDR 1 64 }  { m_axi_gmem_CHN_1_AWID ID 1 1 }  { m_axi_gmem_CHN_1_AWLEN SIZE 1 32 }  { m_axi_gmem_CHN_1_AWSIZE BURST 1 3 }  { m_axi_gmem_CHN_1_AWBURST LOCK 1 2 }  { m_axi_gmem_CHN_1_AWLOCK CACHE 1 2 }  { m_axi_gmem_CHN_1_AWCACHE PROT 1 4 }  { m_axi_gmem_CHN_1_AWPROT QOS 1 3 }  { m_axi_gmem_CHN_1_AWQOS REGION 1 4 }  { m_axi_gmem_CHN_1_AWREGION USER 1 4 }  { m_axi_gmem_CHN_1_AWUSER DATA 1 1 }  { m_axi_gmem_CHN_1_WVALID VALID 1 1 }  { m_axi_gmem_CHN_1_WREADY READY 0 1 }  { m_axi_gmem_CHN_1_WDATA FIFONUM 1 64 }  { m_axi_gmem_CHN_1_WSTRB STRB 1 8 }  { m_axi_gmem_CHN_1_WLAST LAST 1 1 }  { m_axi_gmem_CHN_1_WID ID 1 1 }  { m_axi_gmem_CHN_1_WUSER DATA 1 1 }  { m_axi_gmem_CHN_1_ARVALID VALID 1 1 }  { m_axi_gmem_CHN_1_ARREADY READY 0 1 }  { m_axi_gmem_CHN_1_ARADDR ADDR 1 64 }  { m_axi_gmem_CHN_1_ARID ID 1 1 }  { m_axi_gmem_CHN_1_ARLEN SIZE 1 32 }  { m_axi_gmem_CHN_1_ARSIZE BURST 1 3 }  { m_axi_gmem_CHN_1_ARBURST LOCK 1 2 }  { m_axi_gmem_CHN_1_ARLOCK CACHE 1 2 }  { m_axi_gmem_CHN_1_ARCACHE PROT 1 4 }  { m_axi_gmem_CHN_1_ARPROT QOS 1 3 }  { m_axi_gmem_CHN_1_ARQOS REGION 1 4 }  { m_axi_gmem_CHN_1_ARREGION USER 1 4 }  { m_axi_gmem_CHN_1_ARUSER DATA 1 1 }  { m_axi_gmem_CHN_1_RVALID VALID 0 1 }  { m_axi_gmem_CHN_1_RREADY READY 1 1 }  { m_axi_gmem_CHN_1_RDATA FIFONUM 0 64 }  { m_axi_gmem_CHN_1_RLAST LAST 0 1 }  { m_axi_gmem_CHN_1_RID ID 0 1 }  { m_axi_gmem_CHN_1_RFIFONUM LEN 0 11 }  { m_axi_gmem_CHN_1_RUSER DATA 0 1 }  { m_axi_gmem_CHN_1_RRESP RESP 0 2 }  { m_axi_gmem_CHN_1_BVALID VALID 0 1 }  { m_axi_gmem_CHN_1_BREADY READY 1 1 }  { m_axi_gmem_CHN_1_BRESP RESP 0 2 }  { m_axi_gmem_CHN_1_BID ID 0 1 }  { m_axi_gmem_CHN_1_BUSER DATA 0 1 } } }
	adj_list { ap_none {  { adj_list in_data 0 64 } } }
	mem1 { ap_none {  { mem1 in_data 0 64 } } }
	Pcurr { ap_none {  { Pcurr in_data 0 64 } } }
	 { m_axi {  { m_axi_gmem_CHN_2_AWVALID VALID 1 1 }  { m_axi_gmem_CHN_2_AWREADY READY 0 1 }  { m_axi_gmem_CHN_2_AWADDR ADDR 1 64 }  { m_axi_gmem_CHN_2_AWID ID 1 1 }  { m_axi_gmem_CHN_2_AWLEN SIZE 1 32 }  { m_axi_gmem_CHN_2_AWSIZE BURST 1 3 }  { m_axi_gmem_CHN_2_AWBURST LOCK 1 2 }  { m_axi_gmem_CHN_2_AWLOCK CACHE 1 2 }  { m_axi_gmem_CHN_2_AWCACHE PROT 1 4 }  { m_axi_gmem_CHN_2_AWPROT QOS 1 3 }  { m_axi_gmem_CHN_2_AWQOS REGION 1 4 }  { m_axi_gmem_CHN_2_AWREGION USER 1 4 }  { m_axi_gmem_CHN_2_AWUSER DATA 1 1 }  { m_axi_gmem_CHN_2_WVALID VALID 1 1 }  { m_axi_gmem_CHN_2_WREADY READY 0 1 }  { m_axi_gmem_CHN_2_WDATA FIFONUM 1 64 }  { m_axi_gmem_CHN_2_WSTRB STRB 1 8 }  { m_axi_gmem_CHN_2_WLAST LAST 1 1 }  { m_axi_gmem_CHN_2_WID ID 1 1 }  { m_axi_gmem_CHN_2_WUSER DATA 1 1 }  { m_axi_gmem_CHN_2_ARVALID VALID 1 1 }  { m_axi_gmem_CHN_2_ARREADY READY 0 1 }  { m_axi_gmem_CHN_2_ARADDR ADDR 1 64 }  { m_axi_gmem_CHN_2_ARID ID 1 1 }  { m_axi_gmem_CHN_2_ARLEN SIZE 1 32 }  { m_axi_gmem_CHN_2_ARSIZE BURST 1 3 }  { m_axi_gmem_CHN_2_ARBURST LOCK 1 2 }  { m_axi_gmem_CHN_2_ARLOCK CACHE 1 2 }  { m_axi_gmem_CHN_2_ARCACHE PROT 1 4 }  { m_axi_gmem_CHN_2_ARPROT QOS 1 3 }  { m_axi_gmem_CHN_2_ARQOS REGION 1 4 }  { m_axi_gmem_CHN_2_ARREGION USER 1 4 }  { m_axi_gmem_CHN_2_ARUSER DATA 1 1 }  { m_axi_gmem_CHN_2_RVALID VALID 0 1 }  { m_axi_gmem_CHN_2_RREADY READY 1 1 }  { m_axi_gmem_CHN_2_RDATA FIFONUM 0 64 }  { m_axi_gmem_CHN_2_RLAST LAST 0 1 }  { m_axi_gmem_CHN_2_RID ID 0 1 }  { m_axi_gmem_CHN_2_RFIFONUM LEN 0 11 }  { m_axi_gmem_CHN_2_RUSER DATA 0 1 }  { m_axi_gmem_CHN_2_RRESP RESP 0 2 }  { m_axi_gmem_CHN_2_BVALID VALID 0 1 }  { m_axi_gmem_CHN_2_BREADY READY 1 1 }  { m_axi_gmem_CHN_2_BRESP RESP 0 2 }  { m_axi_gmem_CHN_2_BID ID 0 1 }  { m_axi_gmem_CHN_2_BUSER DATA 0 1 } } }
	adder_in_feed_1 { ap_fifo {  { adder_in_feed_1_din fifo_data_in 1 32 }  { adder_in_feed_1_num_data_valid fifo_status_num_data_valid 0 8 }  { adder_in_feed_1_fifo_cap fifo_update 0 8 }  { adder_in_feed_1_full_n fifo_status 0 1 }  { adder_in_feed_1_write fifo_port_we 1 1 } } }
}
