/*
 * Copyright (c) 2012, NVIDIA CORPORATION.  All rights reserved.
 *
 * NVIDIA CORPORATION and its licensors retain all intellectual property
 * and proprietary rights in and to this software, related documentation
 * and any modifications thereto.  Any use, reproduction, disclosure or
 * distribution of this software and related documentation without an express
 * license agreement from NVIDIA CORPORATION is strictly prohibited
 */

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARXUSB_PADCTL_H_INC_
#define ___ARXUSB_PADCTL_H_INC_

// Register XUSB_PADCTL_BOOT_MEDIA_0
#define XUSB_PADCTL_BOOT_MEDIA_0                        _MK_ADDR_CONST(0x0)
#define XUSB_PADCTL_BOOT_MEDIA_0_SECURE                         0x0
#define XUSB_PADCTL_BOOT_MEDIA_0_WORD_COUNT                     0x1
#define XUSB_PADCTL_BOOT_MEDIA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_BOOT_MEDIA_0_RESET_MASK                     _MK_MASK_CONST(0x1f)
#define XUSB_PADCTL_BOOT_MEDIA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_BOOT_MEDIA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_BOOT_MEDIA_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define XUSB_PADCTL_BOOT_MEDIA_0_WRITE_MASK                     _MK_MASK_CONST(0x1f)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_MEDIA_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_MEDIA_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_BOOT_MEDIA_0_BOOT_MEDIA_ENABLE_SHIFT)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_MEDIA_ENABLE_RANGE                        0:0
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_MEDIA_ENABLE_WOFFSET                      0x0
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_MEDIA_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_MEDIA_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_MEDIA_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_MEDIA_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_MEDIA_ENABLE_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_MEDIA_ENABLE_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_SHIFT                        _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_FIELD                        _MK_FIELD_CONST(0xf, XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_SHIFT)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_RANGE                        4:1
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_WOFFSET                      0x0
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_USB2_OTG0                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_USB2_OTG1                    _MK_ENUM_CONST(1)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_USB2_OTG2                    _MK_ENUM_CONST(2)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_USB2_OTG3                    _MK_ENUM_CONST(3)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_USB2_OTG4                    _MK_ENUM_CONST(4)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_USB2_OTG5                    _MK_ENUM_CONST(5)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_USB2_OTG6                    _MK_ENUM_CONST(6)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_ULPI                 _MK_ENUM_CONST(7)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_ICUSB                        _MK_ENUM_CONST(8)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_HSIC0                        _MK_ENUM_CONST(9)
#define XUSB_PADCTL_BOOT_MEDIA_0_BOOT_PORT_HSIC1                        _MK_ENUM_CONST(10)


// Register XUSB_PADCTL_USB2_PAD_MUX_0
#define XUSB_PADCTL_USB2_PAD_MUX_0                      _MK_ADDR_CONST(0x4)
#define XUSB_PADCTL_USB2_PAD_MUX_0_SECURE                       0x0
#define XUSB_PADCTL_USB2_PAD_MUX_0_WORD_COUNT                   0x1
#define XUSB_PADCTL_USB2_PAD_MUX_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_RESET_MASK                   _MK_MASK_CONST(0x7d00f)
#define XUSB_PADCTL_USB2_PAD_MUX_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_READ_MASK                    _MK_MASK_CONST(0x7d00f)
#define XUSB_PADCTL_USB2_PAD_MUX_0_WRITE_MASK                   _MK_MASK_CONST(0x7d00f)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT0_FIELD                     _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT0_SHIFT)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT0_RANGE                     1:0
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT0_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT0_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT0_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT0_SNPS                      _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT0_XUSB                      _MK_ENUM_CONST(1)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT0_UART                      _MK_ENUM_CONST(2)

#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT1_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT1_FIELD                     _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT1_SHIFT)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT1_RANGE                     3:2
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT1_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT1_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT1_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT1_SNPS                      _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT1_XUSB                      _MK_ENUM_CONST(1)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_OTG_PAD_PORT1_UART                      _MK_ENUM_CONST(2)

#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_ULPI_PAD_PORT_SHIFT                     _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_ULPI_PAD_PORT_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_PAD_MUX_0_USB2_ULPI_PAD_PORT_SHIFT)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_ULPI_PAD_PORT_RANGE                     12:12
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_ULPI_PAD_PORT_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_ULPI_PAD_PORT_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_ULPI_PAD_PORT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_ULPI_PAD_PORT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_ULPI_PAD_PORT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_ULPI_PAD_PORT_SNPS                      _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_ULPI_PAD_PORT_XUSB                      _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT0_SHIFT                    _MK_SHIFT_CONST(14)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT0_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT0_SHIFT)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT0_RANGE                    14:14
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT0_WOFFSET                  0x0
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT0_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT0_SNPS                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT0_XUSB                     _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT1_SHIFT                    _MK_SHIFT_CONST(15)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT1_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT1_SHIFT)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT1_RANGE                    15:15
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT1_WOFFSET                  0x0
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT1_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT1_SNPS                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_USB2_HSIC_PAD_PORT1_XUSB                     _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_SHIFT)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_RANGE                    16:16
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_WOFFSET                  0x0
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_NOT_DISABLED                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_DISABLED                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK0_SHIFT                      _MK_SHIFT_CONST(17)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK0_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK0_SHIFT)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK0_RANGE                      17:17
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK0_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK0_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK0_NOT_DISABLED                       _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK0_DISABLED                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK1_SHIFT                      _MK_SHIFT_CONST(18)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK1_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK1_SHIFT)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK1_RANGE                      18:18
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK1_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK1_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK1_NOT_DISABLED                       _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PAD_MUX_0_FORCE_PCIE_PAD_IDDQ_DISABLE_MASK1_DISABLED                   _MK_ENUM_CONST(1)


// Register XUSB_PADCTL_USB2_PORT_CAP_0
#define XUSB_PADCTL_USB2_PORT_CAP_0                     _MK_ADDR_CONST(0x8)
#define XUSB_PADCTL_USB2_PORT_CAP_0_SECURE                      0x0
#define XUSB_PADCTL_USB2_PORT_CAP_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_USB2_PORT_CAP_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_RESET_MASK                  _MK_MASK_CONST(0x30000ff)
#define XUSB_PADCTL_USB2_PORT_CAP_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_READ_MASK                   _MK_MASK_CONST(0x30000ff)
#define XUSB_PADCTL_USB2_PORT_CAP_0_WRITE_MASK                  _MK_MASK_CONST(0x30000ff)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_CAP_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_CAP_FIELD                     _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_CAP_SHIFT)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_CAP_RANGE                     1:0
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_CAP_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_CAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_CAP_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_CAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_CAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_CAP_DISABLED                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_CAP_HOST_ONLY                 _MK_ENUM_CONST(1)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_CAP_DEVICE_ONLY                       _MK_ENUM_CONST(2)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_CAP_OTG_CAP                   _MK_ENUM_CONST(3)

#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_INTERNAL_SHIFT                        _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_INTERNAL_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_INTERNAL_SHIFT)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_INTERNAL_RANGE                        2:2
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_INTERNAL_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_INTERNAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_INTERNAL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_INTERNAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_INTERNAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_INTERNAL_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_INTERNAL_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_REVERSE_ID_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_REVERSE_ID_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_REVERSE_ID_SHIFT)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_REVERSE_ID_RANGE                      3:3
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_REVERSE_ID_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_REVERSE_ID_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_REVERSE_ID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_REVERSE_ID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_REVERSE_ID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_REVERSE_ID_NO                 _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT0_REVERSE_ID_YES                        _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_CAP_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_CAP_FIELD                     _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_CAP_SHIFT)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_CAP_RANGE                     5:4
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_CAP_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_CAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_CAP_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_CAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_CAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_CAP_DISABLED                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_CAP_HOST_ONLY                 _MK_ENUM_CONST(1)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_CAP_DEVICE_ONLY                       _MK_ENUM_CONST(2)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_CAP_OTG_CAP                   _MK_ENUM_CONST(3)

#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_INTERNAL_SHIFT                        _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_INTERNAL_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_INTERNAL_SHIFT)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_INTERNAL_RANGE                        6:6
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_INTERNAL_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_INTERNAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_INTERNAL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_INTERNAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_INTERNAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_INTERNAL_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_INTERNAL_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_REVERSE_ID_SHIFT                      _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_REVERSE_ID_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_REVERSE_ID_SHIFT)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_REVERSE_ID_RANGE                      7:7
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_REVERSE_ID_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_REVERSE_ID_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_REVERSE_ID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_REVERSE_ID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_REVERSE_ID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_REVERSE_ID_NO                 _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_PORT1_REVERSE_ID_YES                        _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_CAP_SHIFT                 _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_CAP_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_CAP_SHIFT)
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_CAP_RANGE                 24:24
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_CAP_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_CAP_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_CAP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_CAP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_CAP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_CAP_ULPI_MASTER                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_CAP_ULPI_PHY                      _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_INTERNAL_SHIFT                    _MK_SHIFT_CONST(25)
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_INTERNAL_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_INTERNAL_SHIFT)
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_INTERNAL_RANGE                    25:25
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_INTERNAL_WOFFSET                  0x0
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_INTERNAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_INTERNAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_INTERNAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_INTERNAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_INTERNAL_NO                       _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_PORT_CAP_0_ULPI_PORT_INTERNAL_YES                      _MK_ENUM_CONST(1)


// Register XUSB_PADCTL_SNPS_OC_MAP_0
#define XUSB_PADCTL_SNPS_OC_MAP_0                       _MK_ADDR_CONST(0xc)
#define XUSB_PADCTL_SNPS_OC_MAP_0_SECURE                        0x0
#define XUSB_PADCTL_SNPS_OC_MAP_0_WORD_COUNT                    0x1
#define XUSB_PADCTL_SNPS_OC_MAP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_RESET_MASK                    _MK_MASK_CONST(0x1ff)
#define XUSB_PADCTL_SNPS_OC_MAP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_READ_MASK                     _MK_MASK_CONST(0x1ff)
#define XUSB_PADCTL_SNPS_OC_MAP_0_WRITE_MASK                    _MK_MASK_CONST(0x1ff)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_FIELD                      _MK_FIELD_CONST(0x7, XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_SHIFT)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_RANGE                      2:0
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_WOFFSET                    0x0
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_OC_DETECTED0                       _MK_ENUM_CONST(0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_OC_DETECTED1                       _MK_ENUM_CONST(1)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_OC_DETECTED2                       _MK_ENUM_CONST(2)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_OC_DETECTED3                       _MK_ENUM_CONST(3)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_OC_DETECTED_VBUS_PAD0                      _MK_ENUM_CONST(4)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER1_OC_PIN_OC_DETECTED_VBUS_PAD1                      _MK_ENUM_CONST(5)

#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_FIELD                      _MK_FIELD_CONST(0x7, XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_SHIFT)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_RANGE                      5:3
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_WOFFSET                    0x0
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_OC_DETECTED0                       _MK_ENUM_CONST(0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_OC_DETECTED1                       _MK_ENUM_CONST(1)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_OC_DETECTED2                       _MK_ENUM_CONST(2)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_OC_DETECTED3                       _MK_ENUM_CONST(3)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_OC_DETECTED_VBUS_PAD0                      _MK_ENUM_CONST(4)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER2_OC_PIN_OC_DETECTED_VBUS_PAD1                      _MK_ENUM_CONST(5)

#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_SHIFT                      _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_FIELD                      _MK_FIELD_CONST(0x7, XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_SHIFT)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_RANGE                      8:6
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_WOFFSET                    0x0
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_OC_DETECTED0                       _MK_ENUM_CONST(0)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_OC_DETECTED1                       _MK_ENUM_CONST(1)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_OC_DETECTED2                       _MK_ENUM_CONST(2)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_OC_DETECTED3                       _MK_ENUM_CONST(3)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_OC_DETECTED_VBUS_PAD0                      _MK_ENUM_CONST(4)
#define XUSB_PADCTL_SNPS_OC_MAP_0_CONTROLLER3_OC_PIN_OC_DETECTED_VBUS_PAD1                      _MK_ENUM_CONST(5)


// Register XUSB_PADCTL_USB2_OC_MAP_0
#define XUSB_PADCTL_USB2_OC_MAP_0                       _MK_ADDR_CONST(0x10)
#define XUSB_PADCTL_USB2_OC_MAP_0_SECURE                        0x0
#define XUSB_PADCTL_USB2_OC_MAP_0_WORD_COUNT                    0x1
#define XUSB_PADCTL_USB2_OC_MAP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OC_MAP_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define XUSB_PADCTL_USB2_OC_MAP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OC_MAP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OC_MAP_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define XUSB_PADCTL_USB2_OC_MAP_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_FIELD                    _MK_FIELD_CONST(0x7, XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_SHIFT)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_RANGE                    2:0
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_WOFFSET                  0x0
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_OC_DETECTED0                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_OC_DETECTED1                     _MK_ENUM_CONST(1)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_OC_DETECTED2                     _MK_ENUM_CONST(2)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_OC_DETECTED3                     _MK_ENUM_CONST(3)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_OC_DETECTED_VBUS_PAD0                    _MK_ENUM_CONST(4)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT0_OC_PIN_OC_DETECTED_VBUS_PAD1                    _MK_ENUM_CONST(5)

#define XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_FIELD                    _MK_FIELD_CONST(0x7, XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_SHIFT)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_RANGE                    5:3
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_WOFFSET                  0x0
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_OC_DETECTED0                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_OC_DETECTED1                     _MK_ENUM_CONST(1)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_OC_DETECTED2                     _MK_ENUM_CONST(2)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_OC_DETECTED3                     _MK_ENUM_CONST(3)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_OC_DETECTED_VBUS_PAD0                    _MK_ENUM_CONST(4)
#define XUSB_PADCTL_USB2_OC_MAP_0_PORT1_OC_PIN_OC_DETECTED_VBUS_PAD1                    _MK_ENUM_CONST(5)


// Register XUSB_PADCTL_SS_PORT_MAP_0
#define XUSB_PADCTL_SS_PORT_MAP_0                       _MK_ADDR_CONST(0x14)
#define XUSB_PADCTL_SS_PORT_MAP_0_SECURE                        0x0
#define XUSB_PADCTL_SS_PORT_MAP_0_WORD_COUNT                    0x1
#define XUSB_PADCTL_SS_PORT_MAP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SS_PORT_MAP_0_RESET_MASK                    _MK_MASK_CONST(0x77)
#define XUSB_PADCTL_SS_PORT_MAP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SS_PORT_MAP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SS_PORT_MAP_0_READ_MASK                     _MK_MASK_CONST(0x77)
#define XUSB_PADCTL_SS_PORT_MAP_0_WRITE_MASK                    _MK_MASK_CONST(0x77)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT0_MAP_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT0_MAP_FIELD                       _MK_FIELD_CONST(0x7, XUSB_PADCTL_SS_PORT_MAP_0_PORT0_MAP_SHIFT)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT0_MAP_RANGE                       2:0
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT0_MAP_WOFFSET                     0x0
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT0_MAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT0_MAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT0_MAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT0_MAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT0_MAP_USB2_PORT0                  _MK_ENUM_CONST(1)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT0_MAP_USB2_PORT1                  _MK_ENUM_CONST(2)

#define XUSB_PADCTL_SS_PORT_MAP_0_PORT1_MAP_SHIFT                       _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT1_MAP_FIELD                       _MK_FIELD_CONST(0x7, XUSB_PADCTL_SS_PORT_MAP_0_PORT1_MAP_SHIFT)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT1_MAP_RANGE                       6:4
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT1_MAP_WOFFSET                     0x0
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT1_MAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT1_MAP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT1_MAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT1_MAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT1_MAP_USB2_PORT0                  _MK_ENUM_CONST(1)
#define XUSB_PADCTL_SS_PORT_MAP_0_PORT1_MAP_USB2_PORT1                  _MK_ENUM_CONST(2)


// Register XUSB_PADCTL_OC_DET_0
#define XUSB_PADCTL_OC_DET_0                    _MK_ADDR_CONST(0x18)
#define XUSB_PADCTL_OC_DET_0_SECURE                     0x0
#define XUSB_PADCTL_OC_DET_0_WORD_COUNT                         0x1
#define XUSB_PADCTL_OC_DET_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_RESET_MASK                         _MK_MASK_CONST(0x3f3fff0f)
#define XUSB_PADCTL_OC_DET_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_READ_MASK                  _MK_MASK_CONST(0x3f3fff0f)
#define XUSB_PADCTL_OC_DET_0_WRITE_MASK                         _MK_MASK_CONST(0x3f3fff0f)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED0_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED0_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED0_SHIFT)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED0_RANGE                     0:0
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED0_WOFFSET                   0x0
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED0_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED0_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED0_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED1_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED1_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED1_SHIFT)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED1_RANGE                     1:1
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED1_WOFFSET                   0x0
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED1_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED1_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED1_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED2_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED2_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED2_SHIFT)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED2_RANGE                     2:2
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED2_WOFFSET                   0x0
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED2_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED2_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED2_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED3_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED3_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED3_SHIFT)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED3_RANGE                     3:3
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED3_WOFFSET                   0x0
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED3_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED3_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_SET_OC_DETECTED3_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_SHIFT                 _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_SHIFT)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_RANGE                 8:8
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_WOFFSET                       0x0
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_SHIFT)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_RANGE                 9:9
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_WOFFSET                       0x0
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_SHIFT                  _MK_SHIFT_CONST(10)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_FIELD                  _MK_FIELD_CONST(0x7, XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_SHIFT)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_RANGE                  12:10
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_WOFFSET                        0x0
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_OC_DETECTED0                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_OC_DETECTED1                   _MK_ENUM_CONST(1)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_OC_DETECTED2                   _MK_ENUM_CONST(2)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_OC_DETECTED3                   _MK_ENUM_CONST(3)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_OC_DETECTED_VBUS_PAD0                  _MK_ENUM_CONST(4)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE0_OC_MAP_OC_DETECTED_VBUS_PAD1                  _MK_ENUM_CONST(5)

#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_SHIFT                  _MK_SHIFT_CONST(13)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_FIELD                  _MK_FIELD_CONST(0x7, XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_SHIFT)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_RANGE                  15:13
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_WOFFSET                        0x0
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_OC_DETECTED0                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_OC_DETECTED1                   _MK_ENUM_CONST(1)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_OC_DETECTED2                   _MK_ENUM_CONST(2)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_OC_DETECTED3                   _MK_ENUM_CONST(3)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_OC_DETECTED_VBUS_PAD0                  _MK_ENUM_CONST(4)
#define XUSB_PADCTL_OC_DET_0_VBUS_ENABLE1_OC_MAP_OC_DETECTED_VBUS_PAD1                  _MK_ENUM_CONST(5)

#define XUSB_PADCTL_OC_DET_0_OC_DETECTED0_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED0_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_OC_DETECTED0_SHIFT)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED0_RANGE                 16:16
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED0_WOFFSET                       0x0
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED0_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED0_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED0_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_OC_DETECTED1_SHIFT                 _MK_SHIFT_CONST(17)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED1_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_OC_DETECTED1_SHIFT)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED1_RANGE                 17:17
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED1_WOFFSET                       0x0
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED1_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED1_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED1_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_OC_DETECTED2_SHIFT                 _MK_SHIFT_CONST(18)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED2_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_OC_DETECTED2_SHIFT)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED2_RANGE                 18:18
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED2_WOFFSET                       0x0
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED2_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED2_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED2_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_OC_DETECTED3_SHIFT                 _MK_SHIFT_CONST(19)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED3_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_OC_DETECTED3_SHIFT)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED3_RANGE                 19:19
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED3_WOFFSET                       0x0
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED3_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED3_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED3_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD0_SHIFT                        _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD0_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD0_SHIFT)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD0_RANGE                        20:20
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD0_WOFFSET                      0x0
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD0_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD0_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD0_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD1_SHIFT                        _MK_SHIFT_CONST(21)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD1_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD1_SHIFT)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD1_RANGE                        21:21
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD1_WOFFSET                      0x0
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD1_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD1_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_VBUS_PAD1_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE0_SHIFT                        _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE0_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE0_SHIFT)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE0_RANGE                        24:24
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE0_WOFFSET                      0x0
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE0_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE0_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE0_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE1_SHIFT                        _MK_SHIFT_CONST(25)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE1_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE1_SHIFT)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE1_RANGE                        25:25
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE1_WOFFSET                      0x0
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE1_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE1_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE1_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE2_SHIFT                        _MK_SHIFT_CONST(26)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE2_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE2_SHIFT)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE2_RANGE                        26:26
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE2_WOFFSET                      0x0
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE2_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE2_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE2_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE3_SHIFT                        _MK_SHIFT_CONST(27)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE3_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE3_SHIFT)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE3_RANGE                        27:27
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE3_WOFFSET                      0x0
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE3_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE3_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE3_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD0_SHIFT                        _MK_SHIFT_CONST(28)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD0_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD0_SHIFT)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD0_RANGE                        28:28
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD0_WOFFSET                      0x0
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD0_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD0_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD0_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD1_SHIFT                        _MK_SHIFT_CONST(29)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD1_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD1_SHIFT)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD1_RANGE                        29:29
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD1_WOFFSET                      0x0
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD1_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD1_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_OC_DET_0_OC_DETECTED_INTERRUPT_ENABLE_VBUSPAD1_YES                  _MK_ENUM_CONST(1)


// Register XUSB_PADCTL_ELPG_PROGRAM_0
#define XUSB_PADCTL_ELPG_PROGRAM_0                      _MK_ADDR_CONST(0x1c)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SECURE                       0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_WORD_COUNT                   0x1
#define XUSB_PADCTL_ELPG_PROGRAM_0_RESET_VAL                    _MK_MASK_CONST(0x770000)
#define XUSB_PADCTL_ELPG_PROGRAM_0_RESET_MASK                   _MK_MASK_CONST(0x77dbdb)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_READ_MASK                    _MK_MASK_CONST(0x77dbdb)
#define XUSB_PADCTL_ELPG_PROGRAM_0_WRITE_MASK                   _MK_MASK_CONST(0x77dbdb)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKE_INTERRUPT_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKE_INTERRUPT_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKE_INTERRUPT_ENABLE_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKE_INTERRUPT_ENABLE_RANGE                       0:0
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKE_INTERRUPT_ENABLE_WOFFSET                     0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKE_INTERRUPT_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKE_INTERRUPT_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKE_INTERRUPT_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKE_INTERRUPT_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKE_INTERRUPT_ENABLE_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKE_INTERRUPT_ENABLE_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKE_INTERRUPT_ENABLE_SHIFT                       _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKE_INTERRUPT_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKE_INTERRUPT_ENABLE_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKE_INTERRUPT_ENABLE_RANGE                       1:1
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKE_INTERRUPT_ENABLE_WOFFSET                     0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKE_INTERRUPT_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKE_INTERRUPT_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKE_INTERRUPT_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKE_INTERRUPT_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKE_INTERRUPT_ENABLE_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKE_INTERRUPT_ENABLE_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKE_INTERRUPT_ENABLE_SHIFT                  _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKE_INTERRUPT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKE_INTERRUPT_ENABLE_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKE_INTERRUPT_ENABLE_RANGE                  3:3
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKE_INTERRUPT_ENABLE_WOFFSET                        0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKE_INTERRUPT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKE_INTERRUPT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKE_INTERRUPT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKE_INTERRUPT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKE_INTERRUPT_ENABLE_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKE_INTERRUPT_ENABLE_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKE_INTERRUPT_ENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKE_INTERRUPT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKE_INTERRUPT_ENABLE_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKE_INTERRUPT_ENABLE_RANGE                  4:4
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKE_INTERRUPT_ENABLE_WOFFSET                        0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKE_INTERRUPT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKE_INTERRUPT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKE_INTERRUPT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKE_INTERRUPT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKE_INTERRUPT_ENABLE_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKE_INTERRUPT_ENABLE_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKE_INTERRUPT_ENABLE_SHIFT                 _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKE_INTERRUPT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKE_INTERRUPT_ENABLE_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKE_INTERRUPT_ENABLE_RANGE                 6:6
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKE_INTERRUPT_ENABLE_WOFFSET                       0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKE_INTERRUPT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKE_INTERRUPT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKE_INTERRUPT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKE_INTERRUPT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKE_INTERRUPT_ENABLE_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKE_INTERRUPT_ENABLE_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKE_INTERRUPT_ENABLE_SHIFT                 _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKE_INTERRUPT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKE_INTERRUPT_ENABLE_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKE_INTERRUPT_ENABLE_RANGE                 7:7
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKE_INTERRUPT_ENABLE_WOFFSET                       0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKE_INTERRUPT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKE_INTERRUPT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKE_INTERRUPT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKE_INTERRUPT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKE_INTERRUPT_ENABLE_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKE_INTERRUPT_ENABLE_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKEUP_EVENT_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKEUP_EVENT_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKEUP_EVENT_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKEUP_EVENT_RANGE                        8:8
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKEUP_EVENT_WOFFSET                      0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKEUP_EVENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKEUP_EVENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKEUP_EVENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKEUP_EVENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKEUP_EVENT_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT0_WAKEUP_EVENT_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKEUP_EVENT_SHIFT                        _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKEUP_EVENT_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKEUP_EVENT_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKEUP_EVENT_RANGE                        9:9
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKEUP_EVENT_WOFFSET                      0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKEUP_EVENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKEUP_EVENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKEUP_EVENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKEUP_EVENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKEUP_EVENT_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_PORT1_WAKEUP_EVENT_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKEUP_EVENT_SHIFT                   _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKEUP_EVENT_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKEUP_EVENT_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKEUP_EVENT_RANGE                   11:11
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKEUP_EVENT_WOFFSET                 0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKEUP_EVENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKEUP_EVENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKEUP_EVENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKEUP_EVENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKEUP_EVENT_NO                      _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT0_WAKEUP_EVENT_YES                     _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKEUP_EVENT_SHIFT                   _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKEUP_EVENT_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKEUP_EVENT_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKEUP_EVENT_RANGE                   12:12
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKEUP_EVENT_WOFFSET                 0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKEUP_EVENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKEUP_EVENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKEUP_EVENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKEUP_EVENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKEUP_EVENT_NO                      _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_USB2_HSIC_PORT1_WAKEUP_EVENT_YES                     _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKEUP_EVENT_SHIFT                  _MK_SHIFT_CONST(14)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKEUP_EVENT_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKEUP_EVENT_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKEUP_EVENT_RANGE                  14:14
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKEUP_EVENT_WOFFSET                        0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKEUP_EVENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKEUP_EVENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKEUP_EVENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKEUP_EVENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKEUP_EVENT_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT0_WAKEUP_EVENT_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKEUP_EVENT_SHIFT                  _MK_SHIFT_CONST(15)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKEUP_EVENT_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKEUP_EVENT_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKEUP_EVENT_RANGE                  15:15
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKEUP_EVENT_WOFFSET                        0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKEUP_EVENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKEUP_EVENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKEUP_EVENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKEUP_EVENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKEUP_EVENT_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SS_PORT1_WAKEUP_EVENT_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_RANGE                     16:16
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_WOFFSET                   0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_EARLY_SHIFT                       _MK_SHIFT_CONST(17)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_EARLY_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_EARLY_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_EARLY_RANGE                       17:17
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_EARLY_WOFFSET                     0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_EARLY_DEFAULT                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_EARLY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_EARLY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_EARLY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_EARLY_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_CLAMP_EN_EARLY_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_VCORE_DOWN_SHIFT                   _MK_SHIFT_CONST(18)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_VCORE_DOWN_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_VCORE_DOWN_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_VCORE_DOWN_RANGE                   18:18
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_VCORE_DOWN_WOFFSET                 0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_VCORE_DOWN_DEFAULT                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_VCORE_DOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_VCORE_DOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_VCORE_DOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_VCORE_DOWN_NO                      _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP0_ELPG_VCORE_DOWN_YES                     _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_RANGE                     20:20
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_WOFFSET                   0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_EARLY_SHIFT                       _MK_SHIFT_CONST(21)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_EARLY_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_EARLY_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_EARLY_RANGE                       21:21
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_EARLY_WOFFSET                     0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_EARLY_DEFAULT                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_EARLY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_EARLY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_EARLY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_EARLY_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_CLAMP_EN_EARLY_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_VCORE_DOWN_SHIFT                   _MK_SHIFT_CONST(22)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_VCORE_DOWN_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_VCORE_DOWN_SHIFT)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_VCORE_DOWN_RANGE                   22:22
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_VCORE_DOWN_WOFFSET                 0x0
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_VCORE_DOWN_DEFAULT                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_VCORE_DOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_VCORE_DOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_VCORE_DOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_VCORE_DOWN_NO                      _MK_ENUM_CONST(0)
#define XUSB_PADCTL_ELPG_PROGRAM_0_SSP1_ELPG_VCORE_DOWN_YES                     _MK_ENUM_CONST(1)


// Register XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0                 _MK_ADDR_CONST(0x20)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SECURE                  0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_WORD_COUNT                      0x1
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_RESET_VAL                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_WRITE_MASK                      _MK_MASK_CONST(0xffbbffdd)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_PD_CHG_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_PD_CHG_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_PD_CHG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_PD_CHG_RANGE                    0:0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_PD_CHG_WOFFSET                  0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_PD_CHG_DEFAULT                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_PD_CHG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_PD_CHG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_PD_CHG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_PD_CHG_NO                       _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_PD_CHG_YES                      _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_SHIFT                  _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_RANGE                  1:1
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_ST_CHNG_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_ST_CHNG_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_ST_CHNG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_ST_CHNG_RANGE                  2:2
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_ST_CHNG_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_ST_CHNG_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_ST_CHNG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_ST_CHNG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_ST_CHNG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_ST_CHNG_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_ST_CHNG_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_CHNG_INTR_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_CHNG_INTR_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_CHNG_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_CHNG_INTR_EN_RANGE                     3:3
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_CHNG_INTR_EN_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_CHNG_INTR_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_CHNG_INTR_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_CHNG_INTR_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_CHNG_INTR_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_CHNG_INTR_EN_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_CHNG_INTR_EN_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_FILTER_EN_SHIFT                        _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_FILTER_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_FILTER_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_FILTER_EN_RANGE                        4:4
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_FILTER_EN_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_FILTER_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_FILTER_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_FILTER_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_FILTER_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_FILTER_EN_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDCD_DET_FILTER_EN_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_SHIFT                  _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_RANGE                  5:5
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_ST_CHNG_SHIFT                  _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_ST_CHNG_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_ST_CHNG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_ST_CHNG_RANGE                  6:6
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_ST_CHNG_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_ST_CHNG_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_ST_CHNG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_ST_CHNG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_ST_CHNG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_ST_CHNG_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_ST_CHNG_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_CHNG_INTR_EN_SHIFT                     _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_CHNG_INTR_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_CHNG_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_CHNG_INTR_EN_RANGE                     7:7
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_CHNG_INTR_EN_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_CHNG_INTR_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_CHNG_INTR_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_CHNG_INTR_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_CHNG_INTR_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_CHNG_INTR_EN_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_CHNG_INTR_EN_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_FILTER_EN_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_FILTER_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_FILTER_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_FILTER_EN_RANGE                        8:8
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_FILTER_EN_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_FILTER_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_FILTER_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_FILTER_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_FILTER_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_FILTER_EN_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_VDAT_DET_FILTER_EN_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SINK_EN_SHIFT                        _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SINK_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SINK_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SINK_EN_RANGE                        9:9
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SINK_EN_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SINK_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SINK_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SINK_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SINK_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SINK_EN_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SINK_EN_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SRC_EN_SHIFT                 _MK_SHIFT_CONST(10)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SRC_EN_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SRC_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SRC_EN_RANGE                 10:10
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SRC_EN_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SRC_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SRC_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SRC_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SRC_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SRC_EN_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_SRC_EN_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SINK_EN_SHIFT                        _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SINK_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SINK_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SINK_EN_RANGE                        11:11
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SINK_EN_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SINK_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SINK_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SINK_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SINK_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SINK_EN_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SINK_EN_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SRC_EN_SHIFT                 _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SRC_EN_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SRC_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SRC_EN_RANGE                 12:12
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SRC_EN_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SRC_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SRC_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SRC_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SRC_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SRC_EN_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ON_SRC_EN_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_I_SRC_EN_SHIFT                       _MK_SHIFT_CONST(13)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_I_SRC_EN_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_I_SRC_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_I_SRC_EN_RANGE                       13:13
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_I_SRC_EN_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_I_SRC_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_I_SRC_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_I_SRC_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_I_SRC_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_I_SRC_EN_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_OP_I_SRC_EN_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPD_SHIFT                 _MK_SHIFT_CONST(14)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPD_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPD_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPD_RANGE                 14:14
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPD_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPD_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPD_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPU_SHIFT                 _MK_SHIFT_CONST(15)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPU_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPU_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPU_RANGE                 15:15
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPU_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPU_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPU_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPU_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBOP_RPU_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPD_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPD_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPD_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPD_RANGE                 16:16
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPD_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPD_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPD_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPU_SHIFT                 _MK_SHIFT_CONST(17)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPU_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPU_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPU_RANGE                 17:17
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPU_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPU_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPU_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPU_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_USBON_RPU_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_SHIFT                       _MK_SHIFT_CONST(18)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_RANGE                       18:18
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_ST_CHNG_SHIFT                       _MK_SHIFT_CONST(19)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_ST_CHNG_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_ST_CHNG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_ST_CHNG_RANGE                       19:19
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_ST_CHNG_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_ST_CHNG_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_ST_CHNG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_ST_CHNG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_ST_CHNG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_ST_CHNG_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_ST_CHNG_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_CHNG_INTR_EN_SHIFT                  _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_CHNG_INTR_EN_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_CHNG_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_CHNG_INTR_EN_RANGE                  20:20
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_CHNG_INTR_EN_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_CHNG_INTR_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_CHNG_INTR_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_CHNG_INTR_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_CHNG_INTR_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_CHNG_INTR_EN_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_CHNG_INTR_EN_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_FILTER_EN_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_FILTER_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_FILTER_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_FILTER_EN_RANGE                     21:21
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_FILTER_EN_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_FILTER_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_FILTER_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_FILTER_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_FILTER_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_FILTER_EN_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIP_FILTER_EN_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_SHIFT                       _MK_SHIFT_CONST(22)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_RANGE                       22:22
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_ST_CHNG_SHIFT                       _MK_SHIFT_CONST(23)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_ST_CHNG_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_ST_CHNG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_ST_CHNG_RANGE                       23:23
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_ST_CHNG_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_ST_CHNG_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_ST_CHNG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_ST_CHNG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_ST_CHNG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_ST_CHNG_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_ST_CHNG_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_CHNG_INTR_EN_SHIFT                  _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_CHNG_INTR_EN_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_CHNG_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_CHNG_INTR_EN_RANGE                  24:24
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_CHNG_INTR_EN_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_CHNG_INTR_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_CHNG_INTR_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_CHNG_INTR_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_CHNG_INTR_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_CHNG_INTR_EN_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_CHNG_INTR_EN_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_FILTER_EN_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_FILTER_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_FILTER_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_FILTER_EN_RANGE                     25:25
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_FILTER_EN_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_FILTER_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_FILTER_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_FILTER_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_FILTER_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_FILTER_EN_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_ZIN_FILTER_EN_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_DETECTED_SHIFT                      _MK_SHIFT_CONST(26)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_DETECTED_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_DETECTED_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_DETECTED_RANGE                      26:26
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_DETECTED_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_DETECTED_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_DETECTED_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_DETECTED_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_DETECTED_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_DETECTED_NO                 _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_DETECTED_YES                        _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_INTR_EN_SHIFT                       _MK_SHIFT_CONST(27)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_INTR_EN_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_INTR_EN_RANGE                       27:27
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_INTR_EN_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_INTR_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_INTR_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_INTR_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_INTR_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_INTR_EN_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_DCD_INTR_EN_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECT_EN_SHIFT                     _MK_SHIFT_CONST(28)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECT_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECT_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECT_EN_RANGE                     28:28
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECT_EN_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECT_EN_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECT_EN_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECTED_SHIFT                      _MK_SHIFT_CONST(29)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECTED_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECTED_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECTED_RANGE                      29:29
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECTED_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECTED_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECTED_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECTED_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECTED_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECTED_NO                 _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_DETECTED_YES                        _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_INTR_EN_SHIFT                       _MK_SHIFT_CONST(30)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_INTR_EN_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_INTR_EN_RANGE                       30:30
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_INTR_EN_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_INTR_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_INTR_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_INTR_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_INTR_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_INTR_EN_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_SRP_INTR_EN_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_GENERATE_SRP_SHIFT                      _MK_SHIFT_CONST(31)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_GENERATE_SRP_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_GENERATE_SRP_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_GENERATE_SRP_RANGE                      31:31
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_GENERATE_SRP_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_GENERATE_SRP_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_GENERATE_SRP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_GENERATE_SRP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_GENERATE_SRP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_GENERATE_SRP_NO                 _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0_GENERATE_SRP_YES                        _MK_ENUM_CONST(1)


// Register XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0                 _MK_ADDR_CONST(0x24)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SECURE                  0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_WORD_COUNT                      0x1
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_RESET_VAL                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_WRITE_MASK                      _MK_MASK_CONST(0xffbbffdd)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_PD_CHG_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_PD_CHG_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_PD_CHG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_PD_CHG_RANGE                    0:0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_PD_CHG_WOFFSET                  0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_PD_CHG_DEFAULT                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_PD_CHG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_PD_CHG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_PD_CHG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_PD_CHG_NO                       _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_PD_CHG_YES                      _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_SHIFT                  _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_RANGE                  1:1
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_ST_CHNG_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_ST_CHNG_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_ST_CHNG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_ST_CHNG_RANGE                  2:2
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_ST_CHNG_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_ST_CHNG_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_ST_CHNG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_ST_CHNG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_ST_CHNG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_ST_CHNG_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_ST_CHNG_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_CHNG_INTR_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_CHNG_INTR_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_CHNG_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_CHNG_INTR_EN_RANGE                     3:3
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_CHNG_INTR_EN_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_CHNG_INTR_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_CHNG_INTR_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_CHNG_INTR_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_CHNG_INTR_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_CHNG_INTR_EN_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_CHNG_INTR_EN_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_FILTER_EN_SHIFT                        _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_FILTER_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_FILTER_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_FILTER_EN_RANGE                        4:4
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_FILTER_EN_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_FILTER_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_FILTER_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_FILTER_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_FILTER_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_FILTER_EN_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDCD_DET_FILTER_EN_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_SHIFT                  _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_RANGE                  5:5
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_ST_CHNG_SHIFT                  _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_ST_CHNG_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_ST_CHNG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_ST_CHNG_RANGE                  6:6
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_ST_CHNG_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_ST_CHNG_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_ST_CHNG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_ST_CHNG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_ST_CHNG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_ST_CHNG_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_ST_CHNG_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_CHNG_INTR_EN_SHIFT                     _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_CHNG_INTR_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_CHNG_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_CHNG_INTR_EN_RANGE                     7:7
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_CHNG_INTR_EN_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_CHNG_INTR_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_CHNG_INTR_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_CHNG_INTR_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_CHNG_INTR_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_CHNG_INTR_EN_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_CHNG_INTR_EN_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_FILTER_EN_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_FILTER_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_FILTER_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_FILTER_EN_RANGE                        8:8
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_FILTER_EN_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_FILTER_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_FILTER_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_FILTER_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_FILTER_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_FILTER_EN_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_VDAT_DET_FILTER_EN_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SINK_EN_SHIFT                        _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SINK_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SINK_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SINK_EN_RANGE                        9:9
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SINK_EN_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SINK_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SINK_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SINK_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SINK_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SINK_EN_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SINK_EN_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SRC_EN_SHIFT                 _MK_SHIFT_CONST(10)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SRC_EN_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SRC_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SRC_EN_RANGE                 10:10
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SRC_EN_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SRC_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SRC_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SRC_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SRC_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SRC_EN_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_SRC_EN_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SINK_EN_SHIFT                        _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SINK_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SINK_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SINK_EN_RANGE                        11:11
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SINK_EN_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SINK_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SINK_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SINK_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SINK_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SINK_EN_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SINK_EN_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SRC_EN_SHIFT                 _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SRC_EN_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SRC_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SRC_EN_RANGE                 12:12
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SRC_EN_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SRC_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SRC_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SRC_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SRC_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SRC_EN_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ON_SRC_EN_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_I_SRC_EN_SHIFT                       _MK_SHIFT_CONST(13)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_I_SRC_EN_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_I_SRC_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_I_SRC_EN_RANGE                       13:13
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_I_SRC_EN_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_I_SRC_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_I_SRC_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_I_SRC_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_I_SRC_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_I_SRC_EN_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_OP_I_SRC_EN_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPD_SHIFT                 _MK_SHIFT_CONST(14)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPD_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPD_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPD_RANGE                 14:14
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPD_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPD_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPD_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPU_SHIFT                 _MK_SHIFT_CONST(15)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPU_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPU_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPU_RANGE                 15:15
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPU_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPU_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPU_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPU_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBOP_RPU_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPD_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPD_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPD_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPD_RANGE                 16:16
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPD_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPD_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPD_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPU_SHIFT                 _MK_SHIFT_CONST(17)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPU_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPU_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPU_RANGE                 17:17
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPU_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPU_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPU_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPU_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_USBON_RPU_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_SHIFT                       _MK_SHIFT_CONST(18)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_RANGE                       18:18
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_ST_CHNG_SHIFT                       _MK_SHIFT_CONST(19)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_ST_CHNG_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_ST_CHNG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_ST_CHNG_RANGE                       19:19
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_ST_CHNG_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_ST_CHNG_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_ST_CHNG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_ST_CHNG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_ST_CHNG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_ST_CHNG_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_ST_CHNG_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_CHNG_INTR_EN_SHIFT                  _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_CHNG_INTR_EN_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_CHNG_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_CHNG_INTR_EN_RANGE                  20:20
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_CHNG_INTR_EN_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_CHNG_INTR_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_CHNG_INTR_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_CHNG_INTR_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_CHNG_INTR_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_CHNG_INTR_EN_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_CHNG_INTR_EN_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_FILTER_EN_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_FILTER_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_FILTER_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_FILTER_EN_RANGE                     21:21
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_FILTER_EN_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_FILTER_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_FILTER_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_FILTER_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_FILTER_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_FILTER_EN_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIP_FILTER_EN_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_SHIFT                       _MK_SHIFT_CONST(22)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_RANGE                       22:22
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_ST_CHNG_SHIFT                       _MK_SHIFT_CONST(23)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_ST_CHNG_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_ST_CHNG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_ST_CHNG_RANGE                       23:23
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_ST_CHNG_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_ST_CHNG_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_ST_CHNG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_ST_CHNG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_ST_CHNG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_ST_CHNG_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_ST_CHNG_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_CHNG_INTR_EN_SHIFT                  _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_CHNG_INTR_EN_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_CHNG_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_CHNG_INTR_EN_RANGE                  24:24
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_CHNG_INTR_EN_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_CHNG_INTR_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_CHNG_INTR_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_CHNG_INTR_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_CHNG_INTR_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_CHNG_INTR_EN_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_CHNG_INTR_EN_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_FILTER_EN_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_FILTER_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_FILTER_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_FILTER_EN_RANGE                     25:25
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_FILTER_EN_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_FILTER_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_FILTER_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_FILTER_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_FILTER_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_FILTER_EN_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_ZIN_FILTER_EN_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_DETECTED_SHIFT                      _MK_SHIFT_CONST(26)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_DETECTED_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_DETECTED_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_DETECTED_RANGE                      26:26
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_DETECTED_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_DETECTED_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_DETECTED_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_DETECTED_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_DETECTED_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_DETECTED_NO                 _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_DETECTED_YES                        _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_INTR_EN_SHIFT                       _MK_SHIFT_CONST(27)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_INTR_EN_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_INTR_EN_RANGE                       27:27
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_INTR_EN_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_INTR_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_INTR_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_INTR_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_INTR_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_INTR_EN_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_DCD_INTR_EN_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECT_EN_SHIFT                     _MK_SHIFT_CONST(28)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECT_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECT_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECT_EN_RANGE                     28:28
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECT_EN_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECT_EN_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECT_EN_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECTED_SHIFT                      _MK_SHIFT_CONST(29)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECTED_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECTED_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECTED_RANGE                      29:29
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECTED_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECTED_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECTED_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECTED_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECTED_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECTED_NO                 _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_DETECTED_YES                        _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_INTR_EN_SHIFT                       _MK_SHIFT_CONST(30)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_INTR_EN_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_INTR_EN_RANGE                       30:30
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_INTR_EN_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_INTR_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_INTR_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_INTR_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_INTR_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_INTR_EN_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_SRP_INTR_EN_YES                 _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_GENERATE_SRP_SHIFT                      _MK_SHIFT_CONST(31)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_GENERATE_SRP_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_GENERATE_SRP_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_GENERATE_SRP_RANGE                      31:31
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_GENERATE_SRP_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_GENERATE_SRP_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_GENERATE_SRP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_GENERATE_SRP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_GENERATE_SRP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_GENERATE_SRP_NO                 _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0_GENERATE_SRP_YES                        _MK_ENUM_CONST(1)


// Register XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0                 _MK_ADDR_CONST(0x28)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_SECURE                  0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_WORD_COUNT                      0x1
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_RESET_MASK                      _MK_MASK_CONST(0x1fff7f)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_READ_MASK                       _MK_MASK_CONST(0x1fff7f)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_WRITE_MASK                      _MK_MASK_CONST(0x1fe06d)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_PD_OTG_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_PD_OTG_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_PD_OTG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_PD_OTG_RANGE                    0:0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_PD_OTG_WOFFSET                  0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_PD_OTG_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_PD_OTG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_PD_OTG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_PD_OTG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_PD_OTG_NO                       _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_PD_OTG_YES                      _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_SHIFT                 _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_RANGE                 1:1
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_ST_CHNG_SHIFT                 _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_ST_CHNG_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_ST_CHNG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_ST_CHNG_RANGE                 2:2
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_ST_CHNG_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_ST_CHNG_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_ST_CHNG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_ST_CHNG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_ST_CHNG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_ST_CHNG_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_ST_CHNG_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_CHNG_INTR_EN_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_CHNG_INTR_EN_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_CHNG_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_CHNG_INTR_EN_RANGE                    3:3
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_CHNG_INTR_EN_WOFFSET                  0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_CHNG_INTR_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_CHNG_INTR_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_CHNG_INTR_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_CHNG_INTR_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_CHNG_INTR_EN_NO                       _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_OTG_VBUS_SESS_VLD_CHNG_INTR_EN_YES                      _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_SHIFT                  _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_RANGE                  4:4
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_ST_CHNG_SHIFT                  _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_ST_CHNG_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_ST_CHNG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_ST_CHNG_RANGE                  5:5
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_ST_CHNG_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_ST_CHNG_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_ST_CHNG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_ST_CHNG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_ST_CHNG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_ST_CHNG_NO                     _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_ST_CHNG_YES                    _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_CHNG_INTR_EN_SHIFT                     _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_CHNG_INTR_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_CHNG_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_CHNG_INTR_EN_RANGE                     6:6
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_CHNG_INTR_EN_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_CHNG_INTR_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_CHNG_INTR_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_CHNG_INTR_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_CHNG_INTR_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_CHNG_INTR_EN_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_VLD_CHNG_INTR_EN_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_RANGE                     8:8
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_A_SHIFT                   _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_A_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_A_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_A_RANGE                   9:9
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_A_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_A_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_A_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_A_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_A_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_A_NO                      _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_A_YES                     _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_B_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_B_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_B_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_B_RANGE                   10:10
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_B_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_B_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_B_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_B_NO                      _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_B_YES                     _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_C_SHIFT                   _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_C_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_C_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_C_RANGE                   11:11
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_C_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_C_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_C_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_C_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_C_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_C_NO                      _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_IDDIG_C_YES                     _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_STATUS_SHIFT                 _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_STATUS_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_STATUS_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_STATUS_RANGE                 12:12
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_STATUS_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_STATUS_NO                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_STATUS_YES                   _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_ST_CHNG_SHIFT                        _MK_SHIFT_CONST(13)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_ST_CHNG_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_ST_CHNG_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_ST_CHNG_RANGE                        13:13
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_ST_CHNG_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_ST_CHNG_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_ST_CHNG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_ST_CHNG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_ST_CHNG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_ST_CHNG_NO                   _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_ST_CHNG_YES                  _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_CHNG_INTR_EN_SHIFT                   _MK_SHIFT_CONST(14)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_CHNG_INTR_EN_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_CHNG_INTR_EN_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_CHNG_INTR_EN_RANGE                   14:14
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_CHNG_INTR_EN_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_CHNG_INTR_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_CHNG_INTR_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_CHNG_INTR_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_CHNG_INTR_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_CHNG_INTR_EN_NO                      _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_CONNECT_CHNG_INTR_EN_YES                     _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_SOURCE_SELECT_SHIFT                        _MK_SHIFT_CONST(15)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_SOURCE_SELECT_FIELD                        _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_SOURCE_SELECT_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_SOURCE_SELECT_RANGE                        16:15
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_SOURCE_SELECT_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_SOURCE_SELECT_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_SOURCE_SELECT_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_SOURCE_SELECT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_SOURCE_SELECT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_SOURCE_SELECT_NO_OVERRIDE                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_SOURCE_SELECT_GPIO                 _MK_ENUM_CONST(1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_SOURCE_SELECT_VBUS_OVERRIDE                        _MK_ENUM_CONST(2)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_OVERRIDE_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_OVERRIDE_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_OVERRIDE_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_OVERRIDE_RANGE                     17:17
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_OVERRIDE_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_OVERRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_OVERRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_OVERRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_OVERRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_OVERRIDE_NO                        _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_VBUS_OVERRIDE_YES                       _MK_ENUM_CONST(1)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_SOURCE_SELECT_SHIFT                  _MK_SHIFT_CONST(18)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_SOURCE_SELECT_FIELD                  _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_SOURCE_SELECT_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_SOURCE_SELECT_RANGE                  19:18
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_SOURCE_SELECT_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_SOURCE_SELECT_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_SOURCE_SELECT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_SOURCE_SELECT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_SOURCE_SELECT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_SOURCE_SELECT_NO_OVERRIDE                    _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_SOURCE_SELECT_GPIO                   _MK_ENUM_CONST(1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_SOURCE_SELECT_VBUS_OVERRIDE                  _MK_ENUM_CONST(2)

#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_OVERRIDE_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_OVERRIDE_RANGE                       20:20
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_OVERRIDE_WOFFSET                     0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_OVERRIDE_NO                  _MK_ENUM_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0_ID_OVERRIDE_YES                 _MK_ENUM_CONST(1)


// Register XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0                 _MK_ADDR_CONST(0x2c)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_SECURE                  0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_WORD_COUNT                      0x1
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_RESET_MASK                      _MK_MASK_CONST(0x7ff)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_READ_MASK                       _MK_MASK_CONST(0x7ff)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_WRITE_MASK                      _MK_MASK_CONST(0x7ff)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_TDCD_DBNC_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_TDCD_DBNC_FIELD                 _MK_FIELD_CONST(0x7ff, XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_TDCD_DBNC_SHIFT)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_TDCD_DBNC_RANGE                 10:0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_TDCD_DBNC_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_TDCD_DBNC_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_TDCD_DBNC_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_TDCD_DBNC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0_TDCD_DBNC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_PLL0_CTL1_0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0                   _MK_ADDR_CONST(0x30)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_SECURE                    0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_WORD_COUNT                        0x1
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_RESET_VAL                         _MK_MASK_CONST(0x20200000)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_RESET_MASK                        _MK_MASK_CONST(0x3939fbff)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_READ_MASK                         _MK_MASK_CONST(0x3939fbff)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_WRITE_MASK                        _MK_MASK_CONST(0x3131fbff)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_IDDQ_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_IDDQ_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_IDDQ_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_IDDQ_RANGE                    0:0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_IDDQ_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_IDDQ_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_IDDQ_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_IDDQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_IDDQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_RST__SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_RST__FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_RST__SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_RST__RANGE                    1:1
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_RST__WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_RST__DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_RST__DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_RST__SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_RST__SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_EMULATION_RST__SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_EMULATION_RST__FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_EMULATION_RST__SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_EMULATION_RST__RANGE                  2:2
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_EMULATION_RST__WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_EMULATION_RST__DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_EMULATION_RST__DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_EMULATION_RST__SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_EMULATION_RST__SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_PWR_OVRD_SHIFT                        _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_PWR_OVRD_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_PWR_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_PWR_OVRD_RANGE                        3:3
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_PWR_OVRD_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_PWR_OVRD_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_PWR_OVRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_PWR_OVRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_PWR_OVRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TR_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TR_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TR_RANGE                      4:4
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TR_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TR_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TL_SHIFT                      _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TL_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TL_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TL_RANGE                      5:5
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TL_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TL_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_TL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BR_SHIFT                      _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BR_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BR_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BR_RANGE                      6:6
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BR_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BR_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BL_SHIFT                      _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BL_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BL_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BL_RANGE                      7:7
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BL_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BL_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_BL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_M_SHIFT                       _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_M_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_M_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_M_RANGE                       8:8
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_M_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_M_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_M_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_M_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_M_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_OVR_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_OVR_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_OVR_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_OVR_RANGE                     9:9
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_OVR_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL_CKBUFPD_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_TERM100_SHIFT                      _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_TERM100_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_TERM100_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_TERM100_RANGE                      11:11
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_TERM100_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_TERM100_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_TERM100_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_TERM100_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_TERM100_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_SEL_SHIFT                  _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_SEL_FIELD                  _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_SEL_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_SEL_RANGE                  15:12
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_SEL_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_REFCLK_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_MODE_SHIFT                   _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_MODE_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_MODE_RANGE                   16:16
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_MODE_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_LOCKDET_SHIFT                        _MK_SHIFT_CONST(19)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_LOCKDET_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_LOCKDET_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_LOCKDET_RANGE                        19:19
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_LOCKDET_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_LOCKDET_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_LOCKDET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_LOCKDET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_LOCKDET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_REFCLK_NDIV_SHIFT                    _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_REFCLK_NDIV_FIELD                    _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_REFCLK_NDIV_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_REFCLK_NDIV_RANGE                    21:20
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_REFCLK_NDIV_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_REFCLK_NDIV_DEFAULT                  _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_REFCLK_NDIV_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_REFCLK_NDIV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL0_REFCLK_NDIV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_MODE_SHIFT                   _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_MODE_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_MODE_RANGE                   24:24
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_MODE_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_LOCKDET_SHIFT                        _MK_SHIFT_CONST(27)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_LOCKDET_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_LOCKDET_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_LOCKDET_RANGE                        27:27
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_LOCKDET_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_LOCKDET_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_LOCKDET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_LOCKDET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_LOCKDET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_REFCLK_NDIV_SHIFT                    _MK_SHIFT_CONST(28)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_REFCLK_NDIV_FIELD                    _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_REFCLK_NDIV_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_REFCLK_NDIV_RANGE                    29:28
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_REFCLK_NDIV_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_REFCLK_NDIV_DEFAULT                  _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_REFCLK_NDIV_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_REFCLK_NDIV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL1_0_PLL1_REFCLK_NDIV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_PLL0_CTL2_0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0                   _MK_ADDR_CONST(0x34)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_SECURE                    0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_WORD_COUNT                        0x1
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_RESET_VAL                         _MK_MASK_CONST(0x880037)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_RESET_MASK                        _MK_MASK_CONST(0xffffbfff)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_READ_MASK                         _MK_MASK_CONST(0xffffbfff)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfff)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_SEL_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_SEL_FIELD                 _MK_FIELD_CONST(0x7, XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_SEL_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_SEL_RANGE                 2:0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_SEL_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_SEL_DEFAULT                       _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_EN_SHIFT                  _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_EN_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_EN_RANGE                  3:3
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_EN_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_SEL_SHIFT                        _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_SEL_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_SEL_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_SEL_RANGE                        4:4
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_SEL_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_SEL_DEFAULT                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_EN_SHIFT                 _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_EN_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_EN_RANGE                 5:5
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_EN_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TXCLKREF_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_REFCLKBUF_EN_SHIFT                        _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_REFCLKBUF_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL2_0_REFCLKBUF_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_REFCLKBUF_EN_RANGE                        6:6
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_REFCLKBUF_EN_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_REFCLKBUF_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_REFCLKBUF_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_REFCLKBUF_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_REFCLKBUF_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK4P5_EN_SHIFT                       _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK4P5_EN_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK4P5_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK4P5_EN_RANGE                       7:7
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK4P5_EN_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK4P5_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK4P5_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK4P5_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_XDIGCLK4P5_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_SEL_SHIFT                 _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_SEL_FIELD                 _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_SEL_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_SEL_RANGE                 11:8
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_SEL_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_EN_SHIFT                  _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_EN_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_EN_RANGE                  12:12
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_EN_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_TCLKOUT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_EMULATION_ON_SHIFT                    _MK_SHIFT_CONST(13)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_EMULATION_ON_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_EMULATION_ON_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_EMULATION_ON_RANGE                    13:13
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_EMULATION_ON_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_EMULATION_ON_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_EMULATION_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_EMULATION_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_EMULATION_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_BYPASS_EN_SHIFT                       _MK_SHIFT_CONST(15)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_BYPASS_EN_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_BYPASS_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_BYPASS_EN_RANGE                       15:15
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_BYPASS_EN_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_BYPASS_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_BYPASS_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_BYPASS_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_BYPASS_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL0_CP_CNTL_SHIFT                        _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL0_CP_CNTL_FIELD                        _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL0_CP_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL0_CP_CNTL_RANGE                        19:16
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL0_CP_CNTL_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL0_CP_CNTL_DEFAULT                      _MK_MASK_CONST(0x8)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL0_CP_CNTL_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL0_CP_CNTL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL0_CP_CNTL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL1_CP_CNTL_SHIFT                        _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL1_CP_CNTL_FIELD                        _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL1_CP_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL1_CP_CNTL_RANGE                        23:20
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL1_CP_CNTL_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL1_CP_CNTL_DEFAULT                      _MK_MASK_CONST(0x8)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL1_CP_CNTL_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL1_CP_CNTL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL1_CP_CNTL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_MISC_OUT_SHIFT                        _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_MISC_OUT_FIELD                        _MK_FIELD_CONST(0xff, XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_MISC_OUT_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_MISC_OUT_RANGE                        31:24
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_MISC_OUT_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_MISC_OUT_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_MISC_OUT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_MISC_OUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL2_0_PLL_MISC_OUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_PLL0_CTL3_0
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0                   _MK_ADDR_CONST(0x38)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_SECURE                    0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_WORD_COUNT                        0x1
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RESET_VAL                         _MK_MASK_CONST(0xe0e)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RESET_MASK                        _MK_MASK_CONST(0xf3f3df9f)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_READ_MASK                         _MK_MASK_CONST(0xf3f3df9f)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_WRITE_MASK                        _MK_MASK_CONST(0xf3f3409f)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_CODE_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_CODE_FIELD                   _MK_FIELD_CONST(0x1f, XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_CODE_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_CODE_RANGE                   4:0
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_CODE_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_CODE_DEFAULT                 _MK_MASK_CONST(0xe)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_CODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_CODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_CODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_BYPASS_SHIFT                 _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_BYPASS_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_BYPASS_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_BYPASS_RANGE                 7:7
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_BYPASS_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_BYPASS_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_BYPASS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_BYPASS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_BYPASS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_VAL_SHIFT                    _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_VAL_FIELD                    _MK_FIELD_CONST(0x1f, XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_VAL_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_VAL_RANGE                    12:8
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_VAL_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_VAL_DEFAULT                  _MK_MASK_CONST(0xe)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_RESET_SHIFT                  _MK_SHIFT_CONST(14)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_RESET_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_RESET_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_RESET_RANGE                  14:14
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_RESET_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_RESET_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_DONE_SHIFT                   _MK_SHIFT_CONST(15)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_DONE_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_DONE_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_DONE_RANGE                   15:15
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_DONE_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_DONE_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_DONE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_DONE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_RCAL_DONE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BGAP_CNTL_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BGAP_CNTL_FIELD                       _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BGAP_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BGAP_CNTL_RANGE                       17:16
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BGAP_CNTL_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BGAP_CNTL_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BGAP_CNTL_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BGAP_CNTL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BGAP_CNTL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BW_CNTL_SHIFT                 _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BW_CNTL_FIELD                 _MK_FIELD_CONST(0x3f, XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BW_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BW_CNTL_RANGE                 25:20
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BW_CNTL_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BW_CNTL_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BW_CNTL_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BW_CNTL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_BW_CNTL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_TEMP_CNTL_SHIFT                       _MK_SHIFT_CONST(28)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_TEMP_CNTL_FIELD                       _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_TEMP_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_TEMP_CNTL_RANGE                       31:28
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_TEMP_CNTL_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_TEMP_CNTL_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_TEMP_CNTL_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_TEMP_CNTL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL3_0_PLL_TEMP_CNTL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_PLL0_CTL4_0
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0                   _MK_ADDR_CONST(0x3c)
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_SECURE                    0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_WORD_COUNT                        0x1
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_RESET_MASK                        _MK_MASK_CONST(0xfff)
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_PLL_MISC_CNTL_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_PLL_MISC_CNTL_FIELD                       _MK_FIELD_CONST(0xfff, XUSB_PADCTL_IOPHY_PLL0_CTL4_0_PLL_MISC_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_PLL_MISC_CNTL_RANGE                       11:0
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_PLL_MISC_CNTL_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_PLL_MISC_CNTL_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_PLL_MISC_CNTL_DEFAULT_MASK                        _MK_MASK_CONST(0xfff)
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_PLL_MISC_CNTL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_PLL0_CTL4_0_PLL_MISC_CNTL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0                     _MK_ADDR_CONST(0x40)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RESET_VAL                   _MK_MASK_CONST(0xec14)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RESET_MASK                  _MK_MASK_CONST(0x7ffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_READ_MASK                   _MK_MASK_CONST(0x7ffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7ffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RATE_MODE_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RATE_MODE_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RATE_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RATE_MODE_RANGE                     0:0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RATE_MODE_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RATE_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RATE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RATE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RATE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_RATE_SHIFT                       _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_RATE_FIELD                       _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_RATE_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_RATE_RANGE                       2:1
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_RATE_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_RATE_DEFAULT                     _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_RATE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_RATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_RATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RX_RATE_SHIFT                       _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RX_RATE_FIELD                       _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RX_RATE_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RX_RATE_RANGE                       4:3
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RX_RATE_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RX_RATE_DEFAULT                     _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RX_RATE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RX_RATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_RX_RATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_AMP_SHIFT                        _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_AMP_FIELD                        _MK_FIELD_CONST(0x3f, XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_AMP_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_AMP_RANGE                        10:5
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_AMP_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_AMP_DEFAULT                      _MK_MASK_CONST(0x20)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_AMP_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_AMP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_AMP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_CMADJ_SHIFT                      _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_CMADJ_FIELD                      _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_CMADJ_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_CMADJ_RANGE                      14:11
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_CMADJ_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_CMADJ_DEFAULT                    _MK_MASK_CONST(0xd)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_CMADJ_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_CMADJ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_CMADJ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_DRV_CNTL_SHIFT                   _MK_SHIFT_CONST(15)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_DRV_CNTL_FIELD                   _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_DRV_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_DRV_CNTL_RANGE                   18:15
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_DRV_CNTL_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_DRV_CNTL_DEFAULT                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_DRV_CNTL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_DRV_CNTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0_TX_DRV_CNTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0                     _MK_ADDR_CONST(0x44)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RESET_VAL                   _MK_MASK_CONST(0xec14)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RESET_MASK                  _MK_MASK_CONST(0x7ffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_READ_MASK                   _MK_MASK_CONST(0x7ffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7ffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RATE_MODE_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RATE_MODE_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RATE_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RATE_MODE_RANGE                     0:0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RATE_MODE_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RATE_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RATE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RATE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RATE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_RATE_SHIFT                       _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_RATE_FIELD                       _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_RATE_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_RATE_RANGE                       2:1
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_RATE_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_RATE_DEFAULT                     _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_RATE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_RATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_RATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RX_RATE_SHIFT                       _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RX_RATE_FIELD                       _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RX_RATE_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RX_RATE_RANGE                       4:3
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RX_RATE_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RX_RATE_DEFAULT                     _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RX_RATE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RX_RATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_RX_RATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_AMP_SHIFT                        _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_AMP_FIELD                        _MK_FIELD_CONST(0x3f, XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_AMP_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_AMP_RANGE                        10:5
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_AMP_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_AMP_DEFAULT                      _MK_MASK_CONST(0x20)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_AMP_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_AMP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_AMP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_CMADJ_SHIFT                      _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_CMADJ_FIELD                      _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_CMADJ_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_CMADJ_RANGE                      14:11
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_CMADJ_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_CMADJ_DEFAULT                    _MK_MASK_CONST(0xd)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_CMADJ_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_CMADJ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_CMADJ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_DRV_CNTL_SHIFT                   _MK_SHIFT_CONST(15)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_DRV_CNTL_FIELD                   _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_DRV_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_DRV_CNTL_RANGE                   18:15
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_DRV_CNTL_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_DRV_CNTL_DEFAULT                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_DRV_CNTL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_DRV_CNTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0_TX_DRV_CNTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0                     _MK_ADDR_CONST(0x48)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RESET_VAL                   _MK_MASK_CONST(0x24001000)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_TX_TERM_CNTL_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_TX_TERM_CNTL_FIELD                  _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_TX_TERM_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_TX_TERM_CNTL_RANGE                  1:0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_TX_TERM_CNTL_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_TX_TERM_CNTL_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_TX_TERM_CNTL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_TX_TERM_CNTL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_TX_TERM_CNTL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_TERM_CNTL_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_TERM_CNTL_FIELD                  _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_TERM_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_TERM_CNTL_RANGE                  3:2
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_TERM_CNTL_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_TERM_CNTL_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_TERM_CNTL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_TERM_CNTL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_TERM_CNTL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_WANDER_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_WANDER_FIELD                     _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_WANDER_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_WANDER_RANGE                     7:4
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_WANDER_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_WANDER_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_WANDER_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_WANDER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_WANDER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_EQ_SHIFT                 _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_EQ_FIELD                 _MK_FIELD_CONST(0xffff, XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_EQ_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_EQ_RANGE                 23:8
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_EQ_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_EQ_DEFAULT                       _MK_MASK_CONST(0x10)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_EQ_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_EQ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_RX_EQ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_CDR_CNTL_SHIFT                      _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_CDR_CNTL_FIELD                      _MK_FIELD_CONST(0xff, XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_CDR_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_CDR_CNTL_RANGE                      31:24
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_CDR_CNTL_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_CDR_CNTL_DEFAULT                    _MK_MASK_CONST(0x24)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_CDR_CNTL_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_CDR_CNTL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0_CDR_CNTL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0                     _MK_ADDR_CONST(0x4c)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RESET_VAL                   _MK_MASK_CONST(0x24001000)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_TX_TERM_CNTL_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_TX_TERM_CNTL_FIELD                  _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_TX_TERM_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_TX_TERM_CNTL_RANGE                  1:0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_TX_TERM_CNTL_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_TX_TERM_CNTL_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_TX_TERM_CNTL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_TX_TERM_CNTL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_TX_TERM_CNTL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_TERM_CNTL_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_TERM_CNTL_FIELD                  _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_TERM_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_TERM_CNTL_RANGE                  3:2
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_TERM_CNTL_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_TERM_CNTL_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_TERM_CNTL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_TERM_CNTL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_TERM_CNTL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_WANDER_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_WANDER_FIELD                     _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_WANDER_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_WANDER_RANGE                     7:4
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_WANDER_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_WANDER_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_WANDER_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_WANDER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_WANDER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_EQ_SHIFT                 _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_EQ_FIELD                 _MK_FIELD_CONST(0xffff, XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_EQ_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_EQ_RANGE                 23:8
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_EQ_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_EQ_DEFAULT                       _MK_MASK_CONST(0x10)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_EQ_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_EQ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_RX_EQ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_CDR_CNTL_SHIFT                      _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_CDR_CNTL_FIELD                      _MK_FIELD_CONST(0xff, XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_CDR_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_CDR_CNTL_RANGE                      31:24
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_CDR_CNTL_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_CDR_CNTL_DEFAULT                    _MK_MASK_CONST(0x24)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_CDR_CNTL_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_CDR_CNTL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0_CDR_CNTL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0                     _MK_ADDR_CONST(0x50)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_EOM_CNTL_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_EOM_CNTL_FIELD                      _MK_FIELD_CONST(0xffff, XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_EOM_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_EOM_CNTL_RANGE                      15:0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_EOM_CNTL_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_EOM_CNTL_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_EOM_CNTL_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_EOM_CNTL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0_EOM_CNTL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0                     _MK_ADDR_CONST(0x54)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_EOM_CNTL_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_EOM_CNTL_FIELD                      _MK_FIELD_CONST(0xffff, XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_EOM_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_EOM_CNTL_RANGE                      15:0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_EOM_CNTL_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_EOM_CNTL_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_EOM_CNTL_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_EOM_CNTL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0_EOM_CNTL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0                     _MK_ADDR_CONST(0x58)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_DFE_CNTL_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_DFE_CNTL_FIELD                      _MK_FIELD_CONST(0xffffffff, XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_DFE_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_DFE_CNTL_RANGE                      31:0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_DFE_CNTL_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_DFE_CNTL_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_DFE_CNTL_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_DFE_CNTL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0_DFE_CNTL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0                     _MK_ADDR_CONST(0x5c)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_DFE_CNTL_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_DFE_CNTL_FIELD                      _MK_FIELD_CONST(0xffffffff, XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_DFE_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_DFE_CNTL_RANGE                      31:0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_DFE_CNTL_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_DFE_CNTL_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_DFE_CNTL_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_DFE_CNTL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0_DFE_CNTL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0                     _MK_ADDR_CONST(0x60)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RESET_VAL                   _MK_MASK_CONST(0xa0330)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RESET_MASK                  _MK_MASK_CONST(0xfffbfff)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_READ_MASK                   _MK_MASK_CONST(0xfffbfff)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_WRITE_MASK                  _MK_MASK_CONST(0xfff8fff)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_RANGE                  0:0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_OVRD_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_OVRD_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_OVRD_RANGE                     1:1
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_OVRD_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_OVRD_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_OVRD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_OVRD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_IDDQ_OVRD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_SHIFT                       _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_RANGE                       2:2
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_OVRD_SHIFT                  _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_OVRD_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_OVRD_RANGE                  3:3
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_OVRD_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_OVRD_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_OVRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_OVRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_CKBUFPD_OVRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_SLEEP_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_SLEEP_FIELD                      _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_SLEEP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_SLEEP_RANGE                      5:4
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_SLEEP_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_SLEEP_DEFAULT                    _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_SLEEP_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_SLEEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_SLEEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_READY_SHIFT                 _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_READY_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_READY_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_READY_RANGE                 6:6
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_READY_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_READY_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_READY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_READY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_READY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_EN_SHIFT                    _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_EN_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_EN_RANGE                    7:7
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_EN_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DATA_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_SLEEP_SHIFT                      _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_SLEEP_FIELD                      _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_SLEEP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_SLEEP_RANGE                      9:8
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_SLEEP_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_SLEEP_DEFAULT                    _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_SLEEP_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_SLEEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_SLEEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_READY_SHIFT                 _MK_SHIFT_CONST(10)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_READY_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_READY_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_READY_RANGE                 10:10
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_READY_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_READY_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_READY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_READY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_READY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_EN_SHIFT                    _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_EN_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_EN_RANGE                    11:11
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_EN_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DATA_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_STAT_IDLE_SHIFT                  _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_STAT_IDLE_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_STAT_IDLE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_STAT_IDLE_RANGE                  12:12
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_STAT_IDLE_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_STAT_IDLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_STAT_IDLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_STAT_IDLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_STAT_IDLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_STAT_PRESENT_SHIFT                       _MK_SHIFT_CONST(13)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_STAT_PRESENT_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_STAT_PRESENT_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_STAT_PRESENT_RANGE                       13:13
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_STAT_PRESENT_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_STAT_PRESENT_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_STAT_PRESENT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_STAT_PRESENT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_STAT_PRESENT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RDET_SHIFT                       _MK_SHIFT_CONST(15)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RDET_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RDET_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RDET_RANGE                       15:15
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RDET_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RDET_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RDET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RDET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RDET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RATE_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RATE_FIELD                       _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RATE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RATE_RANGE                       17:16
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RATE_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RATE_DEFAULT                     _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RATE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_RATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_RATE_SHIFT                       _MK_SHIFT_CONST(18)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_RATE_FIELD                       _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_RATE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_RATE_RANGE                       19:18
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_RATE_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_RATE_DEFAULT                     _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_RATE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_RATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_RATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DIV_SHIFT                        _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DIV_FIELD                        _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DIV_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DIV_RANGE                        21:20
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DIV_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DIV_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DIV_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DIV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_DIV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DIV_SHIFT                        _MK_SHIFT_CONST(22)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DIV_FIELD                        _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DIV_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DIV_RANGE                        23:22
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DIV_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DIV_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DIV_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DIV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_DIV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_RANGE                     24:24
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_OVRD_SHIFT                        _MK_SHIFT_CONST(25)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_OVRD_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_OVRD_RANGE                        25:25
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_OVRD_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_OVRD_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_OVRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_OVRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RATE_MODE_OVRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_PWR_OVRD_SHIFT                   _MK_SHIFT_CONST(26)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_PWR_OVRD_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_PWR_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_PWR_OVRD_RANGE                   26:26
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_PWR_OVRD_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_PWR_OVRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_PWR_OVRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_PWR_OVRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_TX_PWR_OVRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_PWR_OVRD_SHIFT                   _MK_SHIFT_CONST(27)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_PWR_OVRD_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_PWR_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_PWR_OVRD_RANGE                   27:27
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_PWR_OVRD_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_PWR_OVRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_PWR_OVRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_PWR_OVRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0_RX_PWR_OVRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0                     _MK_ADDR_CONST(0x64)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RESET_VAL                   _MK_MASK_CONST(0xa0330)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RESET_MASK                  _MK_MASK_CONST(0xfffbfff)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_READ_MASK                   _MK_MASK_CONST(0xfffbfff)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_WRITE_MASK                  _MK_MASK_CONST(0xfff8fff)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_RANGE                  0:0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_OVRD_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_OVRD_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_OVRD_RANGE                     1:1
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_OVRD_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_OVRD_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_OVRD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_OVRD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_IDDQ_OVRD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_SHIFT                       _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_RANGE                       2:2
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_OVRD_SHIFT                  _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_OVRD_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_OVRD_RANGE                  3:3
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_OVRD_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_OVRD_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_OVRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_OVRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_CKBUFPD_OVRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_SLEEP_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_SLEEP_FIELD                      _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_SLEEP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_SLEEP_RANGE                      5:4
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_SLEEP_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_SLEEP_DEFAULT                    _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_SLEEP_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_SLEEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_SLEEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_READY_SHIFT                 _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_READY_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_READY_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_READY_RANGE                 6:6
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_READY_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_READY_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_READY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_READY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_READY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_EN_SHIFT                    _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_EN_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_EN_RANGE                    7:7
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_EN_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DATA_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_SLEEP_SHIFT                      _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_SLEEP_FIELD                      _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_SLEEP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_SLEEP_RANGE                      9:8
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_SLEEP_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_SLEEP_DEFAULT                    _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_SLEEP_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_SLEEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_SLEEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_READY_SHIFT                 _MK_SHIFT_CONST(10)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_READY_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_READY_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_READY_RANGE                 10:10
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_READY_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_READY_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_READY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_READY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_READY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_EN_SHIFT                    _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_EN_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_EN_RANGE                    11:11
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_EN_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DATA_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_STAT_IDLE_SHIFT                  _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_STAT_IDLE_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_STAT_IDLE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_STAT_IDLE_RANGE                  12:12
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_STAT_IDLE_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_STAT_IDLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_STAT_IDLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_STAT_IDLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_STAT_IDLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_STAT_PRESENT_SHIFT                       _MK_SHIFT_CONST(13)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_STAT_PRESENT_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_STAT_PRESENT_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_STAT_PRESENT_RANGE                       13:13
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_STAT_PRESENT_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_STAT_PRESENT_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_STAT_PRESENT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_STAT_PRESENT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_STAT_PRESENT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RDET_SHIFT                       _MK_SHIFT_CONST(15)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RDET_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RDET_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RDET_RANGE                       15:15
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RDET_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RDET_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RDET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RDET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RDET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RATE_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RATE_FIELD                       _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RATE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RATE_RANGE                       17:16
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RATE_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RATE_DEFAULT                     _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RATE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_RATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_RATE_SHIFT                       _MK_SHIFT_CONST(18)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_RATE_FIELD                       _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_RATE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_RATE_RANGE                       19:18
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_RATE_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_RATE_DEFAULT                     _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_RATE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_RATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_RATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DIV_SHIFT                        _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DIV_FIELD                        _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DIV_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DIV_RANGE                        21:20
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DIV_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DIV_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DIV_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DIV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_DIV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DIV_SHIFT                        _MK_SHIFT_CONST(22)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DIV_FIELD                        _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DIV_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DIV_RANGE                        23:22
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DIV_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DIV_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DIV_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DIV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_DIV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_RANGE                     24:24
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_OVRD_SHIFT                        _MK_SHIFT_CONST(25)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_OVRD_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_OVRD_RANGE                        25:25
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_OVRD_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_OVRD_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_OVRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_OVRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RATE_MODE_OVRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_PWR_OVRD_SHIFT                   _MK_SHIFT_CONST(26)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_PWR_OVRD_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_PWR_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_PWR_OVRD_RANGE                   26:26
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_PWR_OVRD_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_PWR_OVRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_PWR_OVRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_PWR_OVRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_TX_PWR_OVRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_PWR_OVRD_SHIFT                   _MK_SHIFT_CONST(27)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_PWR_OVRD_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_PWR_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_PWR_OVRD_RANGE                   27:27
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_PWR_OVRD_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_PWR_OVRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_PWR_OVRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_PWR_OVRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0_RX_PWR_OVRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0                     _MK_ADDR_CONST(0x68)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_RESET_MASK                  _MK_MASK_CONST(0xfb003fff)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_READ_MASK                   _MK_MASK_CONST(0xfb003fff)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_WRITE_MASK                  _MK_MASK_CONST(0x3b003fff)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_MODE_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_MODE_FIELD                      _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_MODE_RANGE                      1:0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_MODE_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_LOOP_SHIFT                      _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_LOOP_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_LOOP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_LOOP_RANGE                      2:2
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_LOOP_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_LOOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_LOOP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_LOOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NED_LOOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NEA_LOOP_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NEA_LOOP_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NEA_LOOP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NEA_LOOP_RANGE                      3:3
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NEA_LOOP_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NEA_LOOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NEA_LOOP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NEA_LOOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_NEA_LOOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_MODE_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_MODE_FIELD                      _MK_FIELD_CONST(0x7, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_MODE_RANGE                      6:4
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_MODE_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_LOOP_SHIFT                      _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_LOOP_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_LOOP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_LOOP_RANGE                      7:7
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_LOOP_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_LOOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_LOOP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_LOOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FEA_LOOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_DATA_MODE_SHIFT                  _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_DATA_MODE_FIELD                  _MK_FIELD_CONST(0x7, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_DATA_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_DATA_MODE_RANGE                  10:8
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_DATA_MODE_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_DATA_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_DATA_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_DATA_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_DATA_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FED_LOOP_SHIFT                      _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FED_LOOP_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FED_LOOP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FED_LOOP_RANGE                      11:11
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FED_LOOP_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FED_LOOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FED_LOOP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FED_LOOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_FED_LOOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_SYNC_SHIFT                       _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_SYNC_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_SYNC_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_SYNC_RANGE                       12:12
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_SYNC_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_SYNC_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_SYNC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_SYNC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TX_SYNC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_RX_CDR_RESET_SHIFT                  _MK_SHIFT_CONST(13)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_RX_CDR_RESET_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_RX_CDR_RESET_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_RX_CDR_RESET_RANGE                  13:13
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_RX_CDR_RESET_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_RX_CDR_RESET_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_RX_CDR_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_RX_CDR_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_RX_CDR_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_ERROR_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_ERROR_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_ERROR_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_ERROR_RANGE                    24:24
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_ERROR_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_ERROR_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_ERROR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_ERROR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_ERROR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_CHK_EN_SHIFT                   _MK_SHIFT_CONST(25)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_CHK_EN_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_CHK_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_CHK_EN_RANGE                   25:25
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_CHK_EN_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_CHK_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_CHK_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_CHK_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_PRBS_CHK_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TEST_EN_SHIFT                       _MK_SHIFT_CONST(27)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TEST_EN_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TEST_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TEST_EN_RANGE                       27:27
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TEST_EN_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TEST_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TEST_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TEST_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_TEST_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_IN_SHIFT                      _MK_SHIFT_CONST(28)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_IN_FIELD                      _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_IN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_IN_RANGE                      29:28
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_IN_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_IN_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_IN_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_IN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_IN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_OUT_SHIFT                     _MK_SHIFT_CONST(30)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_OUT_FIELD                     _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_OUT_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_OUT_RANGE                     31:30
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_OUT_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_OUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_OUT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_OUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0_SPARE_OUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0                     _MK_ADDR_CONST(0x6c)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_RESET_MASK                  _MK_MASK_CONST(0xfb003fff)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_READ_MASK                   _MK_MASK_CONST(0xfb003fff)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_WRITE_MASK                  _MK_MASK_CONST(0x3b003fff)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_MODE_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_MODE_FIELD                      _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_MODE_RANGE                      1:0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_MODE_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_LOOP_SHIFT                      _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_LOOP_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_LOOP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_LOOP_RANGE                      2:2
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_LOOP_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_LOOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_LOOP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_LOOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NED_LOOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NEA_LOOP_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NEA_LOOP_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NEA_LOOP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NEA_LOOP_RANGE                      3:3
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NEA_LOOP_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NEA_LOOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NEA_LOOP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NEA_LOOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_NEA_LOOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_MODE_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_MODE_FIELD                      _MK_FIELD_CONST(0x7, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_MODE_RANGE                      6:4
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_MODE_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_LOOP_SHIFT                      _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_LOOP_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_LOOP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_LOOP_RANGE                      7:7
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_LOOP_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_LOOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_LOOP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_LOOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FEA_LOOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_DATA_MODE_SHIFT                  _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_DATA_MODE_FIELD                  _MK_FIELD_CONST(0x7, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_DATA_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_DATA_MODE_RANGE                  10:8
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_DATA_MODE_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_DATA_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_DATA_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_DATA_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_DATA_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FED_LOOP_SHIFT                      _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FED_LOOP_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FED_LOOP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FED_LOOP_RANGE                      11:11
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FED_LOOP_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FED_LOOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FED_LOOP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FED_LOOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_FED_LOOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_SYNC_SHIFT                       _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_SYNC_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_SYNC_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_SYNC_RANGE                       12:12
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_SYNC_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_SYNC_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_SYNC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_SYNC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TX_SYNC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_RX_CDR_RESET_SHIFT                  _MK_SHIFT_CONST(13)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_RX_CDR_RESET_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_RX_CDR_RESET_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_RX_CDR_RESET_RANGE                  13:13
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_RX_CDR_RESET_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_RX_CDR_RESET_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_RX_CDR_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_RX_CDR_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_RX_CDR_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_ERROR_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_ERROR_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_ERROR_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_ERROR_RANGE                    24:24
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_ERROR_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_ERROR_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_ERROR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_ERROR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_ERROR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_CHK_EN_SHIFT                   _MK_SHIFT_CONST(25)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_CHK_EN_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_CHK_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_CHK_EN_RANGE                   25:25
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_CHK_EN_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_CHK_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_CHK_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_CHK_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_PRBS_CHK_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TEST_EN_SHIFT                       _MK_SHIFT_CONST(27)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TEST_EN_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TEST_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TEST_EN_RANGE                       27:27
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TEST_EN_WOFFSET                     0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TEST_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TEST_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TEST_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_TEST_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_IN_SHIFT                      _MK_SHIFT_CONST(28)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_IN_FIELD                      _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_IN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_IN_RANGE                      29:28
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_IN_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_IN_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_IN_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_IN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_IN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_OUT_SHIFT                     _MK_SHIFT_CONST(30)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_OUT_FIELD                     _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_OUT_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_OUT_RANGE                     31:30
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_OUT_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_OUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_OUT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_OUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0_SPARE_OUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0                     _MK_ADDR_CONST(0x70)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RESET_VAL                   _MK_MASK_CONST(0x40200)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RESET_MASK                  _MK_MASK_CONST(0xffffff0f)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_READ_MASK                   _MK_MASK_CONST(0xffffff0f)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff0f)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_MISC_CNTL_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_MISC_CNTL_FIELD                     _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_MISC_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_MISC_CNTL_RANGE                     3:0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_MISC_CNTL_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_MISC_CNTL_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_MISC_CNTL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_MISC_CNTL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_MISC_CNTL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_SEL_LOAD_SHIFT                   _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_SEL_LOAD_FIELD                   _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_SEL_LOAD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_SEL_LOAD_RANGE                   11:8
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_SEL_LOAD_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_SEL_LOAD_DEFAULT                 _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_SEL_LOAD_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_SEL_LOAD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_SEL_LOAD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_T_SHIFT                     _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_T_FIELD                     _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_T_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_T_RANGE                     13:12
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_T_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_T_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_T_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_T_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_T_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_T_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_T_FIELD                     _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_T_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_T_RANGE                     15:14
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_T_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_T_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_T_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_T_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_T_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_BYP_SHIFT                   _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_BYP_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_BYP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_BYP_RANGE                   16:16
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_BYP_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_BYP_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_BYP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_BYP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_TX_RDET_BYP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_BYP_SHIFT                   _MK_SHIFT_CONST(17)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_BYP_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_BYP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_BYP_RANGE                   17:17
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_BYP_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_BYP_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_BYP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_BYP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_BYP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_SHIFT                  _MK_SHIFT_CONST(18)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_RANGE                  18:18
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_DEFAULT                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_OVRD_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_OVRD_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_OVRD_RANGE                     19:19
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_OVRD_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_OVRD_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_OVRD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_OVRD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_RX_IDLE_MODE_OVRD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_CDR_TEST_SHIFT                      _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_CDR_TEST_FIELD                      _MK_FIELD_CONST(0xfff, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_CDR_TEST_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_CDR_TEST_RANGE                      31:20
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_CDR_TEST_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_CDR_TEST_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_CDR_TEST_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_CDR_TEST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0_CDR_TEST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0                     _MK_ADDR_CONST(0x74)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RESET_VAL                   _MK_MASK_CONST(0x40200)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RESET_MASK                  _MK_MASK_CONST(0xffffff0f)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_READ_MASK                   _MK_MASK_CONST(0xffffff0f)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff0f)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_MISC_CNTL_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_MISC_CNTL_FIELD                     _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_MISC_CNTL_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_MISC_CNTL_RANGE                     3:0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_MISC_CNTL_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_MISC_CNTL_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_MISC_CNTL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_MISC_CNTL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_MISC_CNTL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_SEL_LOAD_SHIFT                   _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_SEL_LOAD_FIELD                   _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_SEL_LOAD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_SEL_LOAD_RANGE                   11:8
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_SEL_LOAD_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_SEL_LOAD_DEFAULT                 _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_SEL_LOAD_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_SEL_LOAD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_SEL_LOAD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_T_SHIFT                     _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_T_FIELD                     _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_T_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_T_RANGE                     13:12
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_T_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_T_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_T_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_T_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_T_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_T_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_T_FIELD                     _MK_FIELD_CONST(0x3, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_T_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_T_RANGE                     15:14
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_T_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_T_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_T_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_T_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_T_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_BYP_SHIFT                   _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_BYP_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_BYP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_BYP_RANGE                   16:16
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_BYP_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_BYP_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_BYP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_BYP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_TX_RDET_BYP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_BYP_SHIFT                   _MK_SHIFT_CONST(17)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_BYP_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_BYP_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_BYP_RANGE                   17:17
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_BYP_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_BYP_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_BYP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_BYP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_BYP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_SHIFT                  _MK_SHIFT_CONST(18)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_RANGE                  18:18
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_DEFAULT                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_OVRD_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_OVRD_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_OVRD_RANGE                     19:19
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_OVRD_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_OVRD_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_OVRD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_OVRD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_RX_IDLE_MODE_OVRD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_CDR_TEST_SHIFT                      _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_CDR_TEST_FIELD                      _MK_FIELD_CONST(0xfff, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_CDR_TEST_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_CDR_TEST_RANGE                      31:20
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_CDR_TEST_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_CDR_TEST_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_CDR_TEST_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_CDR_TEST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0_CDR_TEST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0                     _MK_ADDR_CONST(0x78)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RESET_VAL                   _MK_MASK_CONST(0x40000000)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RESET_MASK                  _MK_MASK_CONST(0xfff03ff0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_READ_MASK                   _MK_MASK_CONST(0xfff03ff0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_WRITE_MASK                  _MK_MASK_CONST(0x77f03dd0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OUT_SHIFT                    _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OUT_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OUT_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OUT_RANGE                    4:4
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OUT_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_IN_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_IN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_IN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_IN_RANGE                     5:5
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_IN_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_IN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_IN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_IN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_IN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_DIR_SHIFT                    _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_DIR_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_DIR_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_DIR_RANGE                    6:6
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_DIR_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_EN_SHIFT                     _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_EN_RANGE                     7:7
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_EN_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_OUT_SHIFT                    _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_OUT_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_OUT_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_OUT_RANGE                    8:8
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_OUT_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_OUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_OUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_OUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_OUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_IN_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_IN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_IN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_IN_RANGE                     9:9
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_IN_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_IN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_IN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_IN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_IN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_DIR_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_DIR_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_DIR_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_DIR_RANGE                    10:10
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_DIR_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_EN_SHIFT                     _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_EN_RANGE                     11:11
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_EN_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_MODE_SHIFT                   _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_MODE_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_MODE_RANGE                   12:12
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_MODE_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_RX_BYP_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OVRD_SHIFT                   _MK_SHIFT_CONST(13)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OVRD_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OVRD_RANGE                   13:13
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OVRD_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OVRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OVRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OVRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_TX_BYP_OVRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_SHIFT                      _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_RANGE                      20:20
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_OVRD_SHIFT                 _MK_SHIFT_CONST(21)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_OVRD_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_OVRD_RANGE                 21:21
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_OVRD_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_OVRD_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_OVRD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_OVRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_IDDQ_OVRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_HOLD_EN_SHIFT                   _MK_SHIFT_CONST(22)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_HOLD_EN_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_HOLD_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_HOLD_EN_RANGE                   22:22
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_HOLD_EN_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_HOLD_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_HOLD_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_HOLD_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_HOLD_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_MODE_OVRD_SHIFT                 _MK_SHIFT_CONST(23)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_MODE_OVRD_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_MODE_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_MODE_OVRD_RANGE                 23:23
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_MODE_OVRD_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_MODE_OVRD_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_MODE_OVRD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_MODE_OVRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_MODE_OVRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_TERM_EN_SHIFT                        _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_TERM_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_TERM_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_TERM_EN_RANGE                        24:24
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_TERM_EN_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_TERM_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_TERM_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_TERM_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_TERM_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_EN_SHIFT                        _MK_SHIFT_CONST(25)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_EN_RANGE                        25:25
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_EN_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_CLk_EN_SHIFT                    _MK_SHIFT_CONST(26)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_CLk_EN_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_CLk_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_CLk_EN_RANGE                    26:26
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_CLk_EN_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_CLk_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_CLk_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_CLk_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_RDET_CLk_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_STAT_PRESENT_SHIFT                   _MK_SHIFT_CONST(27)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_STAT_PRESENT_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_STAT_PRESENT_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_STAT_PRESENT_RANGE                   27:27
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_STAT_PRESENT_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_STAT_PRESENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_STAT_PRESENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_STAT_PRESENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_TX_STAT_PRESENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_TERM_EN_SHIFT                        _MK_SHIFT_CONST(28)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_TERM_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_TERM_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_TERM_EN_RANGE                        28:28
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_TERM_EN_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_TERM_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_TERM_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_TERM_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_TERM_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_EN_SHIFT                        _MK_SHIFT_CONST(29)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_EN_RANGE                        29:29
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_EN_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_MODE_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_MODE_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_MODE_RANGE                      30:30
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_MODE_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_MODE_DEFAULT                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_IDLE_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_STAT_IDLE_SHIFT                      _MK_SHIFT_CONST(31)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_STAT_IDLE_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_STAT_IDLE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_STAT_IDLE_RANGE                      31:31
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_STAT_IDLE_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_STAT_IDLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_STAT_IDLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_STAT_IDLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0_AUX_RX_STAT_IDLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0                     _MK_ADDR_CONST(0x7c)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RESET_VAL                   _MK_MASK_CONST(0x40000000)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RESET_MASK                  _MK_MASK_CONST(0xfff03ff0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_READ_MASK                   _MK_MASK_CONST(0xfff03ff0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_WRITE_MASK                  _MK_MASK_CONST(0x77f03ed0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OUT_SHIFT                    _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OUT_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OUT_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OUT_RANGE                    4:4
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OUT_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_IN_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_IN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_IN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_IN_RANGE                     5:5
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_IN_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_IN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_IN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_IN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_IN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_DIR_SHIFT                    _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_DIR_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_DIR_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_DIR_RANGE                    6:6
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_DIR_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_EN_SHIFT                     _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_EN_RANGE                     7:7
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_EN_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_IN_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_IN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_IN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_IN_RANGE                     8:8
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_IN_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_IN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_IN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_IN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_IN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_OUT_SHIFT                    _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_OUT_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_OUT_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_OUT_RANGE                    9:9
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_OUT_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_OUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_OUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_OUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_OUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_DIR_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_DIR_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_DIR_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_DIR_RANGE                    10:10
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_DIR_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_DIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_DIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_DIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_DIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_EN_SHIFT                     _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_EN_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_EN_RANGE                     11:11
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_EN_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_MODE_SHIFT                   _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_MODE_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_MODE_RANGE                   12:12
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_MODE_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_RX_BYP_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OVRD_SHIFT                   _MK_SHIFT_CONST(13)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OVRD_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OVRD_RANGE                   13:13
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OVRD_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OVRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OVRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OVRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_TX_BYP_OVRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_SHIFT                      _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_RANGE                      20:20
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_OVRD_SHIFT                 _MK_SHIFT_CONST(21)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_OVRD_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_OVRD_RANGE                 21:21
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_OVRD_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_OVRD_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_OVRD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_OVRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_IDDQ_OVRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_HOLD_EN_SHIFT                   _MK_SHIFT_CONST(22)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_HOLD_EN_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_HOLD_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_HOLD_EN_RANGE                   22:22
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_HOLD_EN_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_HOLD_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_HOLD_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_HOLD_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_HOLD_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_MODE_OVRD_SHIFT                 _MK_SHIFT_CONST(23)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_MODE_OVRD_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_MODE_OVRD_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_MODE_OVRD_RANGE                 23:23
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_MODE_OVRD_WOFFSET                       0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_MODE_OVRD_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_MODE_OVRD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_MODE_OVRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_MODE_OVRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_TERM_EN_SHIFT                        _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_TERM_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_TERM_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_TERM_EN_RANGE                        24:24
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_TERM_EN_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_TERM_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_TERM_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_TERM_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_TERM_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_EN_SHIFT                        _MK_SHIFT_CONST(25)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_EN_RANGE                        25:25
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_EN_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_CLk_EN_SHIFT                    _MK_SHIFT_CONST(26)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_CLk_EN_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_CLk_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_CLk_EN_RANGE                    26:26
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_CLk_EN_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_CLk_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_CLk_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_CLk_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_RDET_CLk_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_STAT_PRESENT_SHIFT                   _MK_SHIFT_CONST(27)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_STAT_PRESENT_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_STAT_PRESENT_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_STAT_PRESENT_RANGE                   27:27
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_STAT_PRESENT_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_STAT_PRESENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_STAT_PRESENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_STAT_PRESENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_TX_STAT_PRESENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_TERM_EN_SHIFT                        _MK_SHIFT_CONST(28)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_TERM_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_TERM_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_TERM_EN_RANGE                        28:28
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_TERM_EN_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_TERM_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_TERM_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_TERM_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_TERM_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_EN_SHIFT                        _MK_SHIFT_CONST(29)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_EN_RANGE                        29:29
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_EN_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_MODE_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_MODE_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_MODE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_MODE_RANGE                      30:30
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_MODE_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_MODE_DEFAULT                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_IDLE_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_STAT_IDLE_SHIFT                      _MK_SHIFT_CONST(31)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_STAT_IDLE_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_STAT_IDLE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_STAT_IDLE_RANGE                      31:31
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_STAT_IDLE_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_STAT_IDLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_STAT_IDLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_STAT_IDLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0_AUX_RX_STAT_IDLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0                     _MK_ADDR_CONST(0x80)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RESET_MASK                  _MK_MASK_CONST(0xf1bb)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_READ_MASK                   _MK_MASK_CONST(0xf1bb)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_WRITE_MASK                  _MK_MASK_CONST(0x199)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_EN_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_EN_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_EN_RANGE                  0:0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_EN_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_DONE_SHIFT                        _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_DONE_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_DONE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_DONE_RANGE                        1:1
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_DONE_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_DONE_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_DONE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_DONE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_TRAIN_DONE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_RESET_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_RESET_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_RESET_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_RESET_RANGE                     3:3
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_RESET_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_RESET_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_RESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_RESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_DFE_RESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_EN_SHIFT                  _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_EN_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_EN_RANGE                  4:4
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_EN_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_DONE_SHIFT                        _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_DONE_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_DONE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_DONE_RANGE                        5:5
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_DONE_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_DONE_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_DONE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_DONE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_TRAIN_DONE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_EN_SHIFT                        _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_EN_RANGE                        7:7
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_EN_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_EOM_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_EN_SHIFT                    _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_EN_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_EN_RANGE                    8:8
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_EN_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_OUT_SHIFT                   _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_OUT_FIELD                   _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_OUT_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_OUT_RANGE                   15:12
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_OUT_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_OUT_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_OUT_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_OUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0_RX_QEYE_OUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0                     _MK_ADDR_CONST(0x84)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RESET_MASK                  _MK_MASK_CONST(0xf1bb)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_READ_MASK                   _MK_MASK_CONST(0xf1bb)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_WRITE_MASK                  _MK_MASK_CONST(0x199)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_EN_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_EN_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_EN_RANGE                  0:0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_EN_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_DONE_SHIFT                        _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_DONE_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_DONE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_DONE_RANGE                        1:1
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_DONE_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_DONE_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_DONE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_DONE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_TRAIN_DONE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_RESET_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_RESET_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_RESET_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_RESET_RANGE                     3:3
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_RESET_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_RESET_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_RESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_RESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_DFE_RESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_EN_SHIFT                  _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_EN_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_EN_RANGE                  4:4
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_EN_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_DONE_SHIFT                        _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_DONE_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_DONE_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_DONE_RANGE                        5:5
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_DONE_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_DONE_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_DONE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_DONE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_TRAIN_DONE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_EN_SHIFT                        _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_EN_RANGE                        7:7
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_EN_WOFFSET                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_EOM_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_EN_SHIFT                    _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_EN_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_EN_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_EN_RANGE                    8:8
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_EN_WOFFSET                  0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_OUT_SHIFT                   _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_OUT_FIELD                   _MK_FIELD_CONST(0xf, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_OUT_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_OUT_RANGE                   15:12
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_OUT_WOFFSET                 0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_OUT_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_OUT_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_OUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0_RX_QEYE_OUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0                     _MK_ADDR_CONST(0x88)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_TEST_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_TEST_FIELD                     _MK_FIELD_CONST(0xffff, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_TEST_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_TEST_RANGE                     15:0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_TEST_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_TEST_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_TEST_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_TEST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_TEST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_SEL_SHIFT                  _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_SEL_FIELD                  _MK_FIELD_CONST(0xff, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_SEL_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_SEL_RANGE                  23:16
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_SEL_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_SHIFT                      _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_FIELD                      _MK_FIELD_CONST(0xff, XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_RANGE                      31:24
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0_MISC_OUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0                     _MK_ADDR_CONST(0x8c)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_SECURE                      0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_WORD_COUNT                  0x1
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_TEST_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_TEST_FIELD                     _MK_FIELD_CONST(0xffff, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_TEST_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_TEST_RANGE                     15:0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_TEST_WOFFSET                   0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_TEST_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_TEST_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_TEST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_TEST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_SEL_SHIFT                  _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_SEL_FIELD                  _MK_FIELD_CONST(0xff, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_SEL_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_SEL_RANGE                  23:16
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_SEL_WOFFSET                        0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_SHIFT                      _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_FIELD                      _MK_FIELD_CONST(0xff, XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_SHIFT)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_RANGE                      31:24
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_WOFFSET                    0x0
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0_MISC_OUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0                       _MK_ADDR_CONST(0x90)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_SECURE                        0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_WORD_COUNT                    0x1
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_RESET_VAL                     _MK_MASK_CONST(0x3808a0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_RESET_MASK                    _MK_MASK_CONST(0xffffff)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_READ_MASK                     _MK_MASK_CONST(0xffffff)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_CURR_LEVEL_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_CURR_LEVEL_FIELD                   _MK_FIELD_CONST(0x3f, XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_CURR_LEVEL_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_CURR_LEVEL_RANGE                   5:0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_CURR_LEVEL_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_CURR_LEVEL_DEFAULT                 _MK_MASK_CONST(0x20)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_CURR_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_CURR_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_CURR_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_SLEW_SHIFT                 _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_SLEW_FIELD                 _MK_FIELD_CONST(0x3f, XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_SLEW_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_SLEW_RANGE                 11:6
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_SLEW_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_SLEW_DEFAULT                       _MK_MASK_CONST(0x22)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_SLEW_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_SLEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_HS_SLEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_FS_SLEW_SHIFT                 _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_FS_SLEW_FIELD                 _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_FS_SLEW_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_FS_SLEW_RANGE                 13:12
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_FS_SLEW_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_FS_SLEW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_FS_SLEW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_FS_SLEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_FS_SLEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_RSLEW_SHIFT                        _MK_SHIFT_CONST(14)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_RSLEW_FIELD                        _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_RSLEW_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_RSLEW_RANGE                        15:14
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_RSLEW_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_RSLEW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_RSLEW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_RSLEW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_RSLEW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_FSLEW_SHIFT                        _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_FSLEW_FIELD                        _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_FSLEW_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_FSLEW_RANGE                        17:16
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_FSLEW_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_FSLEW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_FSLEW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_FSLEW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LS_FSLEW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_TERM_EN_SHIFT                 _MK_SHIFT_CONST(18)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_TERM_EN_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_TERM_EN_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_TERM_EN_RANGE                 18:18
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_TERM_EN_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_TERM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_TERM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_TERM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_TERM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_SHIFT                      _MK_SHIFT_CONST(19)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_RANGE                      19:19
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_DEFAULT                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD2_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD2_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD2_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD2_RANGE                     20:20
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD2_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD2_DEFAULT                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_ZI_SHIFT                   _MK_SHIFT_CONST(21)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_ZI_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_ZI_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_ZI_RANGE                   21:21
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_ZI_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_ZI_DEFAULT                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_ZI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_ZI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_PD_ZI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_DISCON_DETECT_METHOD_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_DISCON_DETECT_METHOD_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_DISCON_DETECT_METHOD_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_DISCON_DETECT_METHOD_RANGE                    22:22
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_DISCON_DETECT_METHOD_WOFFSET                  0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_DISCON_DETECT_METHOD_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_DISCON_DETECT_METHOD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_DISCON_DETECT_METHOD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_DISCON_DETECT_METHOD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LSBIAS_SEL_SHIFT                      _MK_SHIFT_CONST(23)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LSBIAS_SEL_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LSBIAS_SEL_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LSBIAS_SEL_RANGE                      23:23
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LSBIAS_SEL_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LSBIAS_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LSBIAS_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LSBIAS_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0_LSBIAS_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0                       _MK_ADDR_CONST(0x94)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_SECURE                        0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_WORD_COUNT                    0x1
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_RESET_VAL                     _MK_MASK_CONST(0x3808a0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_RESET_MASK                    _MK_MASK_CONST(0xffffff)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_READ_MASK                     _MK_MASK_CONST(0xffffff)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_CURR_LEVEL_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_CURR_LEVEL_FIELD                   _MK_FIELD_CONST(0x3f, XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_CURR_LEVEL_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_CURR_LEVEL_RANGE                   5:0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_CURR_LEVEL_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_CURR_LEVEL_DEFAULT                 _MK_MASK_CONST(0x20)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_CURR_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_CURR_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_CURR_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_SLEW_SHIFT                 _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_SLEW_FIELD                 _MK_FIELD_CONST(0x3f, XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_SLEW_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_SLEW_RANGE                 11:6
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_SLEW_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_SLEW_DEFAULT                       _MK_MASK_CONST(0x22)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_SLEW_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_SLEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_HS_SLEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_FS_SLEW_SHIFT                 _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_FS_SLEW_FIELD                 _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_FS_SLEW_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_FS_SLEW_RANGE                 13:12
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_FS_SLEW_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_FS_SLEW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_FS_SLEW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_FS_SLEW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_FS_SLEW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_RSLEW_SHIFT                        _MK_SHIFT_CONST(14)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_RSLEW_FIELD                        _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_RSLEW_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_RSLEW_RANGE                        15:14
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_RSLEW_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_RSLEW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_RSLEW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_RSLEW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_RSLEW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_FSLEW_SHIFT                        _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_FSLEW_FIELD                        _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_FSLEW_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_FSLEW_RANGE                        17:16
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_FSLEW_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_FSLEW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_FSLEW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_FSLEW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LS_FSLEW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_TERM_EN_SHIFT                 _MK_SHIFT_CONST(18)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_TERM_EN_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_TERM_EN_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_TERM_EN_RANGE                 18:18
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_TERM_EN_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_TERM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_TERM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_TERM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_TERM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_SHIFT                      _MK_SHIFT_CONST(19)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_RANGE                      19:19
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_DEFAULT                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD2_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD2_FIELD                     _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD2_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD2_RANGE                     20:20
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD2_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD2_DEFAULT                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_ZI_SHIFT                   _MK_SHIFT_CONST(21)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_ZI_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_ZI_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_ZI_RANGE                   21:21
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_ZI_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_ZI_DEFAULT                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_ZI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_ZI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_PD_ZI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_DISCON_DETECT_METHOD_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_DISCON_DETECT_METHOD_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_DISCON_DETECT_METHOD_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_DISCON_DETECT_METHOD_RANGE                    22:22
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_DISCON_DETECT_METHOD_WOFFSET                  0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_DISCON_DETECT_METHOD_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_DISCON_DETECT_METHOD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_DISCON_DETECT_METHOD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_DISCON_DETECT_METHOD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LSBIAS_SEL_SHIFT                      _MK_SHIFT_CONST(23)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LSBIAS_SEL_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LSBIAS_SEL_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LSBIAS_SEL_RANGE                      23:23
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LSBIAS_SEL_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LSBIAS_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LSBIAS_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LSBIAS_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0_LSBIAS_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0                       _MK_ADDR_CONST(0x98)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_SECURE                        0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_WORD_COUNT                    0x1
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_RESET_VAL                     _MK_MASK_CONST(0x4)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_RESET_MASK                    _MK_MASK_CONST(0x1fff)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_READ_MASK                     _MK_MASK_CONST(0x1fff)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_CHRP_FORCE_POWERUP_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_CHRP_FORCE_POWERUP_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_CHRP_FORCE_POWERUP_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_CHRP_FORCE_POWERUP_RANGE                   0:0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_CHRP_FORCE_POWERUP_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_CHRP_FORCE_POWERUP_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_CHRP_FORCE_POWERUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_CHRP_FORCE_POWERUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_CHRP_FORCE_POWERUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DISC_FORCE_POWERUP_SHIFT                   _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DISC_FORCE_POWERUP_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DISC_FORCE_POWERUP_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DISC_FORCE_POWERUP_RANGE                   1:1
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DISC_FORCE_POWERUP_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DISC_FORCE_POWERUP_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DISC_FORCE_POWERUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DISC_FORCE_POWERUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DISC_FORCE_POWERUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DR_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DR_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DR_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DR_RANGE                   2:2
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DR_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DR_DEFAULT                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_PD_DR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_TERM_RANGE_ADJ_SHIFT                  _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_TERM_RANGE_ADJ_FIELD                  _MK_FIELD_CONST(0xf, XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_TERM_RANGE_ADJ_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_TERM_RANGE_ADJ_RANGE                  6:3
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_TERM_RANGE_ADJ_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_TERM_RANGE_ADJ_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_TERM_RANGE_ADJ_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_TERM_RANGE_ADJ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_TERM_RANGE_ADJ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_SPARE_SHIFT                   _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_SPARE_FIELD                   _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_SPARE_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_SPARE_RANGE                   8:7
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_SPARE_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_SPARE_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_SPARE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_SPARE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_SPARE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_HS_IREF_CAP_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_HS_IREF_CAP_FIELD                     _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_HS_IREF_CAP_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_HS_IREF_CAP_RANGE                     10:9
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_HS_IREF_CAP_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_HS_IREF_CAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_HS_IREF_CAP_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_HS_IREF_CAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_HS_IREF_CAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_RPU_RANGE_ADJ_SHIFT                   _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_RPU_RANGE_ADJ_FIELD                   _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_RPU_RANGE_ADJ_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_RPU_RANGE_ADJ_RANGE                   12:11
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_RPU_RANGE_ADJ_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_RPU_RANGE_ADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_RPU_RANGE_ADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_RPU_RANGE_ADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0_RPU_RANGE_ADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0                       _MK_ADDR_CONST(0x9c)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_SECURE                        0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_WORD_COUNT                    0x1
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_RESET_VAL                     _MK_MASK_CONST(0x4)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_RESET_MASK                    _MK_MASK_CONST(0x1fff)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_READ_MASK                     _MK_MASK_CONST(0x1fff)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_CHRP_FORCE_POWERUP_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_CHRP_FORCE_POWERUP_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_CHRP_FORCE_POWERUP_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_CHRP_FORCE_POWERUP_RANGE                   0:0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_CHRP_FORCE_POWERUP_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_CHRP_FORCE_POWERUP_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_CHRP_FORCE_POWERUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_CHRP_FORCE_POWERUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_CHRP_FORCE_POWERUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DISC_FORCE_POWERUP_SHIFT                   _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DISC_FORCE_POWERUP_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DISC_FORCE_POWERUP_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DISC_FORCE_POWERUP_RANGE                   1:1
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DISC_FORCE_POWERUP_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DISC_FORCE_POWERUP_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DISC_FORCE_POWERUP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DISC_FORCE_POWERUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DISC_FORCE_POWERUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DR_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DR_FIELD                   _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DR_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DR_RANGE                   2:2
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DR_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DR_DEFAULT                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_PD_DR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_TERM_RANGE_ADJ_SHIFT                  _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_TERM_RANGE_ADJ_FIELD                  _MK_FIELD_CONST(0xf, XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_TERM_RANGE_ADJ_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_TERM_RANGE_ADJ_RANGE                  6:3
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_TERM_RANGE_ADJ_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_TERM_RANGE_ADJ_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_TERM_RANGE_ADJ_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_TERM_RANGE_ADJ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_TERM_RANGE_ADJ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_SPARE_SHIFT                   _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_SPARE_FIELD                   _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_SPARE_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_SPARE_RANGE                   8:7
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_SPARE_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_SPARE_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_SPARE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_SPARE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_SPARE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_HS_IREF_CAP_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_HS_IREF_CAP_FIELD                     _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_HS_IREF_CAP_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_HS_IREF_CAP_RANGE                     10:9
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_HS_IREF_CAP_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_HS_IREF_CAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_HS_IREF_CAP_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_HS_IREF_CAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_HS_IREF_CAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_RPU_RANGE_ADJ_SHIFT                   _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_RPU_RANGE_ADJ_FIELD                   _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_RPU_RANGE_ADJ_SHIFT)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_RPU_RANGE_ADJ_RANGE                   12:11
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_RPU_RANGE_ADJ_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_RPU_RANGE_ADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_RPU_RANGE_ADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_RPU_RANGE_ADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0_RPU_RANGE_ADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0                       _MK_ADDR_CONST(0xa0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_SECURE                        0x0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_WORD_COUNT                    0x1
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_RESET_VAL                     _MK_MASK_CONST(0x3000)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_RESET_MASK                    _MK_MASK_CONST(0x1ffff)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_READ_MASK                     _MK_MASK_CONST(0x1ffff)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_WRITE_MASK                    _MK_MASK_CONST(0x1ffff)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_SQUELCH_LEVEL_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_SQUELCH_LEVEL_FIELD                        _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_SQUELCH_LEVEL_SHIFT)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_SQUELCH_LEVEL_RANGE                        1:0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_SQUELCH_LEVEL_WOFFSET                      0x0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_SQUELCH_LEVEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_SQUELCH_LEVEL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_SQUELCH_LEVEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_SQUELCH_LEVEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_DISCON_LEVEL_SHIFT                 _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_DISCON_LEVEL_FIELD                 _MK_FIELD_CONST(0x7, XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_DISCON_LEVEL_SHIFT)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_DISCON_LEVEL_RANGE                 4:2
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_DISCON_LEVEL_WOFFSET                       0x0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_DISCON_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_DISCON_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_DISCON_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_DISCON_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_CHIRP_LEVEL_SHIFT                  _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_CHIRP_LEVEL_FIELD                  _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_CHIRP_LEVEL_SHIFT)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_CHIRP_LEVEL_RANGE                  6:5
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_CHIRP_LEVEL_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_CHIRP_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_CHIRP_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_CHIRP_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_HS_CHIRP_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_VBUS_LEVEL_SHIFT                      _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_VBUS_LEVEL_FIELD                      _MK_FIELD_CONST(0x3, XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_VBUS_LEVEL_SHIFT)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_VBUS_LEVEL_RANGE                      8:7
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_VBUS_LEVEL_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_VBUS_LEVEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_VBUS_LEVEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_VBUS_LEVEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_VBUS_LEVEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_TERM_OFFSET_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_TERM_OFFSET_FIELD                     _MK_FIELD_CONST(0x7, XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_TERM_OFFSET_SHIFT)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_TERM_OFFSET_RANGE                     11:9
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_TERM_OFFSET_WOFFSET                   0x0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_TERM_OFFSET_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_TERM_OFFSET_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_TERM_OFFSET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_TERM_OFFSET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_SHIFT                      _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_SHIFT)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_RANGE                      12:12
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_WOFFSET                    0x0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_DEFAULT                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_TRK_SHIFT                  _MK_SHIFT_CONST(13)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_TRK_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_TRK_SHIFT)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_TRK_RANGE                  13:13
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_TRK_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_TRK_DEFAULT                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_TRK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_TRK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_PD_TRK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_ADJRPU_SHIFT                  _MK_SHIFT_CONST(14)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_ADJRPU_FIELD                  _MK_FIELD_CONST(0x7, XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_ADJRPU_SHIFT)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_ADJRPU_RANGE                  16:14
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_ADJRPU_WOFFSET                        0x0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_ADJRPU_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_ADJRPU_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_ADJRPU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0_ADJRPU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0                       _MK_ADDR_CONST(0xa4)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_SECURE                        0x0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_WORD_COUNT                    0x1
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_RCTRL_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_RCTRL_FIELD                   _MK_FIELD_CONST(0xffff, XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_RCTRL_SHIFT)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_RCTRL_RANGE                   15:0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_RCTRL_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_RCTRL_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_RCTRL_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_RCTRL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_RCTRL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_TCTRL_SHIFT                   _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_TCTRL_FIELD                   _MK_FIELD_CONST(0xffff, XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_TCTRL_SHIFT)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_TCTRL_RANGE                   31:16
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_TCTRL_WOFFSET                 0x0
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_TCTRL_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_TCTRL_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_TCTRL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0_TCTRL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_HSIC_PAD0_CTL_0_0
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0                   _MK_ADDR_CONST(0xa8)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_SECURE                    0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_WORD_COUNT                        0x1
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_RESET_VAL                         _MK_MASK_CONST(0x8888)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_RESET_MASK                        _MK_MASK_CONST(0xfffff)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xff00)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_READ_MASK                         _MK_MASK_CONST(0xfffff)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_WRITE_MASK                        _MK_MASK_CONST(0xfffff)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEP_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEP_FIELD                   _MK_FIELD_CONST(0xf, XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEP_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEP_RANGE                   3:0
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEP_WOFFSET                 0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEP_DEFAULT                 _MK_MASK_CONST(0x8)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEN_SHIFT                   _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEN_FIELD                   _MK_FIELD_CONST(0xf, XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEN_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEN_RANGE                   7:4
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEN_WOFFSET                 0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEN_DEFAULT                 _MK_MASK_CONST(0x8)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEN_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_RTUNEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWP_SHIFT                    _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWP_FIELD                    _MK_FIELD_CONST(0xf, XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWP_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWP_RANGE                    11:8
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWP_WOFFSET                  0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWP_DEFAULT                  _MK_MASK_CONST(0x8)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWP_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xf)

#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWN_SHIFT                    _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWN_FIELD                    _MK_FIELD_CONST(0xf, XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWN_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWN_RANGE                    15:12
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWN_WOFFSET                  0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWN_DEFAULT                  _MK_MASK_CONST(0x8)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_TX_SLEWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xf)

#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_HSIC_OPT_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_HSIC_OPT_FIELD                    _MK_FIELD_CONST(0xf, XUSB_PADCTL_HSIC_PAD0_CTL_0_0_HSIC_OPT_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_HSIC_OPT_RANGE                    19:16
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_HSIC_OPT_WOFFSET                  0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_HSIC_OPT_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_HSIC_OPT_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_HSIC_OPT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_0_0_HSIC_OPT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_HSIC_PAD1_CTL_0_0
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0                   _MK_ADDR_CONST(0xac)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_SECURE                    0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_WORD_COUNT                        0x1
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_RESET_VAL                         _MK_MASK_CONST(0x8888)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_RESET_MASK                        _MK_MASK_CONST(0xfffff)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xff00)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_READ_MASK                         _MK_MASK_CONST(0xfffff)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_WRITE_MASK                        _MK_MASK_CONST(0xfffff)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEP_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEP_FIELD                   _MK_FIELD_CONST(0xf, XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEP_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEP_RANGE                   3:0
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEP_WOFFSET                 0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEP_DEFAULT                 _MK_MASK_CONST(0x8)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEN_SHIFT                   _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEN_FIELD                   _MK_FIELD_CONST(0xf, XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEN_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEN_RANGE                   7:4
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEN_WOFFSET                 0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEN_DEFAULT                 _MK_MASK_CONST(0x8)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEN_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_RTUNEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWP_SHIFT                    _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWP_FIELD                    _MK_FIELD_CONST(0xf, XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWP_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWP_RANGE                    11:8
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWP_WOFFSET                  0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWP_DEFAULT                  _MK_MASK_CONST(0x8)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWP_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xf)

#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWN_SHIFT                    _MK_SHIFT_CONST(12)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWN_FIELD                    _MK_FIELD_CONST(0xf, XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWN_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWN_RANGE                    15:12
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWN_WOFFSET                  0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWN_DEFAULT                  _MK_MASK_CONST(0x8)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_TX_SLEWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xf)

#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_HSIC_OPT_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_HSIC_OPT_FIELD                    _MK_FIELD_CONST(0xf, XUSB_PADCTL_HSIC_PAD1_CTL_0_0_HSIC_OPT_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_HSIC_OPT_RANGE                    19:16
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_HSIC_OPT_WOFFSET                  0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_HSIC_OPT_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_HSIC_OPT_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_HSIC_OPT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_0_0_HSIC_OPT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_HSIC_PAD0_CTL_1_0
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0                   _MK_ADDR_CONST(0xb0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_SECURE                    0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_WORD_COUNT                        0x1
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RESET_VAL                         _MK_MASK_CONST(0x4b8)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RESET_MASK                        _MK_MASK_CONST(0x7ff)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_READ_MASK                         _MK_MASK_CONST(0x7ff)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_AUTO_TERM_EN_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_AUTO_TERM_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD0_CTL_1_0_AUTO_TERM_EN_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_AUTO_TERM_EN_RANGE                        0:0
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_AUTO_TERM_EN_WOFFSET                      0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_AUTO_TERM_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_AUTO_TERM_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_AUTO_TERM_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_AUTO_TERM_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_IDDQ_SHIFT                        _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_IDDQ_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD0_CTL_1_0_IDDQ_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_IDDQ_RANGE                        1:1
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_IDDQ_WOFFSET                      0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_IDDQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_IDDQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_IDDQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_IDDQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TX_SHIFT                       _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TX_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TX_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TX_RANGE                       2:2
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TX_WOFFSET                     0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TX_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TX_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TRX_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TRX_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TRX_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TRX_RANGE                      3:3
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TRX_WOFFSET                    0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TRX_DEFAULT                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TRX_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TRX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_TRX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_RX_SHIFT                       _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_RX_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_RX_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_RX_RANGE                       4:4
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_RX_WOFFSET                     0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_RX_DEFAULT                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_RX_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_RX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_RX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_ZI_SHIFT                       _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_ZI_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_ZI_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_ZI_RANGE                       5:5
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_ZI_WOFFSET                     0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_ZI_DEFAULT                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_ZI_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_ZI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_PD_ZI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_LPBK_SHIFT                        _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_LPBK_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD0_CTL_1_0_LPBK_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_LPBK_RANGE                        6:6
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_LPBK_WOFFSET                      0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_LPBK_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_LPBK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_LPBK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_LPBK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_DATA_SHIFT                    _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_DATA_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_DATA_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_DATA_RANGE                    7:7
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_DATA_WOFFSET                  0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_DATA_DEFAULT                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_STROBE_SHIFT                  _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_STROBE_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_STROBE_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_STROBE_RANGE                  8:8
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_STROBE_WOFFSET                        0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_STROBE_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_STROBE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_STROBE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPD_STROBE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_DATA_SHIFT                    _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_DATA_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_DATA_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_DATA_RANGE                    9:9
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_DATA_WOFFSET                  0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_STROBE_SHIFT                  _MK_SHIFT_CONST(10)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_STROBE_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_STROBE_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_STROBE_RANGE                  10:10
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_STROBE_WOFFSET                        0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_STROBE_DEFAULT                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_STROBE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_STROBE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_1_0_RPU_STROBE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_HSIC_PAD1_CTL_1_0
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0                   _MK_ADDR_CONST(0xb4)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_SECURE                    0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_WORD_COUNT                        0x1
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RESET_VAL                         _MK_MASK_CONST(0x4b8)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RESET_MASK                        _MK_MASK_CONST(0x7ff)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_READ_MASK                         _MK_MASK_CONST(0x7ff)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_AUTO_TERM_EN_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_AUTO_TERM_EN_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD1_CTL_1_0_AUTO_TERM_EN_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_AUTO_TERM_EN_RANGE                        0:0
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_AUTO_TERM_EN_WOFFSET                      0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_AUTO_TERM_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_AUTO_TERM_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_AUTO_TERM_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_AUTO_TERM_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_IDDQ_SHIFT                        _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_IDDQ_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD1_CTL_1_0_IDDQ_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_IDDQ_RANGE                        1:1
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_IDDQ_WOFFSET                      0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_IDDQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_IDDQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_IDDQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_IDDQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TX_SHIFT                       _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TX_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TX_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TX_RANGE                       2:2
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TX_WOFFSET                     0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TX_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TX_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TRX_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TRX_FIELD                      _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TRX_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TRX_RANGE                      3:3
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TRX_WOFFSET                    0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TRX_DEFAULT                    _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TRX_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TRX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_TRX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_RX_SHIFT                       _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_RX_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_RX_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_RX_RANGE                       4:4
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_RX_WOFFSET                     0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_RX_DEFAULT                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_RX_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_RX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_RX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_ZI_SHIFT                       _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_ZI_FIELD                       _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_ZI_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_ZI_RANGE                       5:5
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_ZI_WOFFSET                     0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_ZI_DEFAULT                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_ZI_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_ZI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_PD_ZI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_LPBK_SHIFT                        _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_LPBK_FIELD                        _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD1_CTL_1_0_LPBK_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_LPBK_RANGE                        6:6
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_LPBK_WOFFSET                      0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_LPBK_DEFAULT                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_LPBK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_LPBK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_LPBK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_DATA_SHIFT                    _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_DATA_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_DATA_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_DATA_RANGE                    7:7
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_DATA_WOFFSET                  0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_DATA_DEFAULT                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_STROBE_SHIFT                  _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_STROBE_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_STROBE_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_STROBE_RANGE                  8:8
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_STROBE_WOFFSET                        0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_STROBE_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_STROBE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_STROBE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPD_STROBE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_DATA_SHIFT                    _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_DATA_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_DATA_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_DATA_RANGE                    9:9
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_DATA_WOFFSET                  0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_STROBE_SHIFT                  _MK_SHIFT_CONST(10)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_STROBE_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_STROBE_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_STROBE_RANGE                  10:10
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_STROBE_WOFFSET                        0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_STROBE_DEFAULT                        _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_STROBE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_STROBE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_1_0_RPU_STROBE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_HSIC_PAD0_CTL_2_0
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0                   _MK_ADDR_CONST(0xb8)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_SECURE                    0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_WORD_COUNT                        0x1
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RESET_VAL                         _MK_MASK_CONST(0x22)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_READ_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_DATA_TRIM_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_DATA_TRIM_FIELD                        _MK_FIELD_CONST(0xf, XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_DATA_TRIM_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_DATA_TRIM_RANGE                        3:0
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_DATA_TRIM_WOFFSET                      0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_DATA_TRIM_DEFAULT                      _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_DATA_TRIM_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_DATA_TRIM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_DATA_TRIM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_STROBE_TRIM_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_STROBE_TRIM_FIELD                      _MK_FIELD_CONST(0xf, XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_STROBE_TRIM_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_STROBE_TRIM_RANGE                      7:4
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_STROBE_TRIM_WOFFSET                    0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_STROBE_TRIM_DEFAULT                    _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_STROBE_TRIM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_STROBE_TRIM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_RX_STROBE_TRIM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_CALIOUT_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_CALIOUT_FIELD                     _MK_FIELD_CONST(0xffff, XUSB_PADCTL_HSIC_PAD0_CTL_2_0_CALIOUT_SHIFT)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_CALIOUT_RANGE                     31:16
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_CALIOUT_WOFFSET                   0x0
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_CALIOUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_CALIOUT_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_CALIOUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD0_CTL_2_0_CALIOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_HSIC_PAD1_CTL_2_0
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0                   _MK_ADDR_CONST(0xbc)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_SECURE                    0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_WORD_COUNT                        0x1
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RESET_VAL                         _MK_MASK_CONST(0x22)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_READ_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_DATA_TRIM_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_DATA_TRIM_FIELD                        _MK_FIELD_CONST(0xf, XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_DATA_TRIM_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_DATA_TRIM_RANGE                        3:0
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_DATA_TRIM_WOFFSET                      0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_DATA_TRIM_DEFAULT                      _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_DATA_TRIM_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_DATA_TRIM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_DATA_TRIM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_STROBE_TRIM_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_STROBE_TRIM_FIELD                      _MK_FIELD_CONST(0xf, XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_STROBE_TRIM_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_STROBE_TRIM_RANGE                      7:4
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_STROBE_TRIM_WOFFSET                    0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_STROBE_TRIM_DEFAULT                    _MK_MASK_CONST(0x2)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_STROBE_TRIM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_STROBE_TRIM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_RX_STROBE_TRIM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_CALIOUT_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_CALIOUT_FIELD                     _MK_FIELD_CONST(0xffff, XUSB_PADCTL_HSIC_PAD1_CTL_2_0_CALIOUT_SHIFT)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_CALIOUT_RANGE                     31:16
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_CALIOUT_WOFFSET                   0x0
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_CALIOUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_CALIOUT_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_CALIOUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_PAD1_CTL_2_0_CALIOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0                    _MK_ADDR_CONST(0xc0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_SECURE                     0x0
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_WORD_COUNT                         0x1
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x3ff06ff)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x3ff06ff)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff06ff)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_TRIM_VAL_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_TRIM_VAL_FIELD                 _MK_FIELD_CONST(0xff, XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_TRIM_VAL_SHIFT)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_TRIM_VAL_RANGE                 7:0
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_TRIM_VAL_WOFFSET                       0x0
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_TRIM_VAL_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_TRIM_VAL_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_TRIM_VAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_TRIM_VAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL0_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL0_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL0_SHIFT)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL0_RANGE                 9:9
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL0_WOFFSET                       0x0
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL0_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL1_SHIFT                 _MK_SHIFT_CONST(10)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL1_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL1_SHIFT)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL1_RANGE                 10:10
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL1_WOFFSET                       0x0
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL1_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_DAT_SEL_DEL1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_TRIM_VAL_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_TRIM_VAL_FIELD                 _MK_FIELD_CONST(0xff, XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_TRIM_VAL_SHIFT)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_TRIM_VAL_RANGE                 23:16
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_TRIM_VAL_WOFFSET                       0x0
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_TRIM_VAL_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_TRIM_VAL_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_TRIM_VAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_TRIM_VAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL0_SHIFT                 _MK_SHIFT_CONST(24)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL0_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL0_SHIFT)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL0_RANGE                 24:24
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL0_WOFFSET                       0x0
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL0_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL1_SHIFT                 _MK_SHIFT_CONST(25)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL1_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL1_SHIFT)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL1_RANGE                 25:25
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL1_WOFFSET                       0x0
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL1_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0_CTL_SEL_DEL1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0                        _MK_ADDR_CONST(0xc4)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_SECURE                         0x0
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_WORD_COUNT                     0x1
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x1f1f)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x1f1f)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x1f1f)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_CLKOUT_TRIM_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_CLKOUT_TRIM_VAL_FIELD                     _MK_FIELD_CONST(0x1f, XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_CLKOUT_TRIM_VAL_SHIFT)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_CLKOUT_TRIM_VAL_RANGE                     4:0
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_CLKOUT_TRIM_VAL_WOFFSET                   0x0
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_CLKOUT_TRIM_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_CLKOUT_TRIM_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_CLKOUT_TRIM_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_CLKOUT_TRIM_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_LBKCLK_TRIM_VAL_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_LBKCLK_TRIM_VAL_FIELD                     _MK_FIELD_CONST(0x1f, XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_LBKCLK_TRIM_VAL_SHIFT)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_LBKCLK_TRIM_VAL_RANGE                     12:8
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_LBKCLK_TRIM_VAL_WOFFSET                   0x0
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_LBKCLK_TRIM_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_LBKCLK_TRIM_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_LBKCLK_TRIM_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0_NULL_LBKCLK_TRIM_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0                    _MK_ADDR_CONST(0xc8)
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_SECURE                     0x0
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_WORD_COUNT                         0x1
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_STRB_TRIM_VAL_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_STRB_TRIM_VAL_FIELD                        _MK_FIELD_CONST(0x3f, XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_STRB_TRIM_VAL_SHIFT)
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_STRB_TRIM_VAL_RANGE                        5:0
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_STRB_TRIM_VAL_WOFFSET                      0x0
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_STRB_TRIM_VAL_DEFAULT                      _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_STRB_TRIM_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_STRB_TRIM_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0_STRB_TRIM_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_WAKE_CTRL_0
#define XUSB_PADCTL_WAKE_CTRL_0                 _MK_ADDR_CONST(0xcc)
#define XUSB_PADCTL_WAKE_CTRL_0_SECURE                  0x0
#define XUSB_PADCTL_WAKE_CTRL_0_WORD_COUNT                      0x1
#define XUSB_PADCTL_WAKE_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_WAKE_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_WAKE_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_WAKE_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_WAKE_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_WAKE_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define XUSB_PADCTL_WAKE_CTRL_0_PORT0_FORCE_TX_RDET_CLK_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_WAKE_CTRL_0_PORT0_FORCE_TX_RDET_CLK_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_WAKE_CTRL_0_PORT0_FORCE_TX_RDET_CLK_ENABLE_SHIFT)
#define XUSB_PADCTL_WAKE_CTRL_0_PORT0_FORCE_TX_RDET_CLK_ENABLE_RANGE                    0:0
#define XUSB_PADCTL_WAKE_CTRL_0_PORT0_FORCE_TX_RDET_CLK_ENABLE_WOFFSET                  0x0
#define XUSB_PADCTL_WAKE_CTRL_0_PORT0_FORCE_TX_RDET_CLK_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_WAKE_CTRL_0_PORT0_FORCE_TX_RDET_CLK_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_WAKE_CTRL_0_PORT0_FORCE_TX_RDET_CLK_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_WAKE_CTRL_0_PORT0_FORCE_TX_RDET_CLK_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_WAKE_CTRL_0_PORT1_FORCE_TX_RDET_CLK_ENABLE_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_WAKE_CTRL_0_PORT1_FORCE_TX_RDET_CLK_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, XUSB_PADCTL_WAKE_CTRL_0_PORT1_FORCE_TX_RDET_CLK_ENABLE_SHIFT)
#define XUSB_PADCTL_WAKE_CTRL_0_PORT1_FORCE_TX_RDET_CLK_ENABLE_RANGE                    1:1
#define XUSB_PADCTL_WAKE_CTRL_0_PORT1_FORCE_TX_RDET_CLK_ENABLE_WOFFSET                  0x0
#define XUSB_PADCTL_WAKE_CTRL_0_PORT1_FORCE_TX_RDET_CLK_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_WAKE_CTRL_0_PORT1_FORCE_TX_RDET_CLK_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_WAKE_CTRL_0_PORT1_FORCE_TX_RDET_CLK_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_WAKE_CTRL_0_PORT1_FORCE_TX_RDET_CLK_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register XUSB_PADCTL_PM_SPARE_0
#define XUSB_PADCTL_PM_SPARE_0                  _MK_ADDR_CONST(0xd0)
#define XUSB_PADCTL_PM_SPARE_0_SECURE                   0x0
#define XUSB_PADCTL_PM_SPARE_0_WORD_COUNT                       0x1
#define XUSB_PADCTL_PM_SPARE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_RESET_MASK                       _MK_MASK_CONST(0xfff)
#define XUSB_PADCTL_PM_SPARE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_READ_MASK                        _MK_MASK_CONST(0xfff)
#define XUSB_PADCTL_PM_SPARE_0_WRITE_MASK                       _MK_MASK_CONST(0xfff)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT0_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT0_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT0_SHIFT)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT0_RANGE                  0:0
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT0_WOFFSET                        0x0
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT0_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT1_SHIFT                  _MK_SHIFT_CONST(1)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT1_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT1_SHIFT)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT1_RANGE                  1:1
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT1_WOFFSET                        0x0
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT1_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT2_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT2_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT2_SHIFT)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT2_RANGE                  2:2
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT2_WOFFSET                        0x0
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT2_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT3_SHIFT                  _MK_SHIFT_CONST(3)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT3_FIELD                  _MK_FIELD_CONST(0x1, XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT3_SHIFT)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT3_RANGE                  3:3
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT3_WOFFSET                        0x0
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT3_DEFAULT                        _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_OTG_PM_SPARE_BIT3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT0_SHIFT                 _MK_SHIFT_CONST(4)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT0_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT0_SHIFT)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT0_RANGE                 4:4
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT0_WOFFSET                       0x0
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT0_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT1_SHIFT                 _MK_SHIFT_CONST(5)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT1_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT1_SHIFT)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT1_RANGE                 5:5
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT1_WOFFSET                       0x0
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT1_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT2_SHIFT                 _MK_SHIFT_CONST(6)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT2_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT2_SHIFT)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT2_RANGE                 6:6
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT2_WOFFSET                       0x0
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT2_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT3_SHIFT                 _MK_SHIFT_CONST(7)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT3_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT3_SHIFT)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT3_RANGE                 7:7
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT3_WOFFSET                       0x0
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT3_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_ULPI_PM_SPARE_BIT3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT0_SHIFT                 _MK_SHIFT_CONST(8)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT0_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT0_SHIFT)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT0_RANGE                 8:8
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT0_WOFFSET                       0x0
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT0_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT1_SHIFT                 _MK_SHIFT_CONST(9)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT1_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT1_SHIFT)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT1_RANGE                 9:9
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT1_WOFFSET                       0x0
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT1_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT2_SHIFT                 _MK_SHIFT_CONST(10)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT2_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT2_SHIFT)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT2_RANGE                 10:10
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT2_WOFFSET                       0x0
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT2_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT3_SHIFT                 _MK_SHIFT_CONST(11)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT3_FIELD                 _MK_FIELD_CONST(0x1, XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT3_SHIFT)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT3_RANGE                 11:11
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT3_WOFFSET                       0x0
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT3_DEFAULT                       _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define XUSB_PADCTL_PM_SPARE_0_HSIC_PM_SPARE_BIT3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARXUSB_PADCTL_REGS(_op_) \
_op_(XUSB_PADCTL_BOOT_MEDIA_0) \
_op_(XUSB_PADCTL_USB2_PAD_MUX_0) \
_op_(XUSB_PADCTL_USB2_PORT_CAP_0) \
_op_(XUSB_PADCTL_SNPS_OC_MAP_0) \
_op_(XUSB_PADCTL_USB2_OC_MAP_0) \
_op_(XUSB_PADCTL_SS_PORT_MAP_0) \
_op_(XUSB_PADCTL_OC_DET_0) \
_op_(XUSB_PADCTL_ELPG_PROGRAM_0) \
_op_(XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD0_0) \
_op_(XUSB_PADCTL_USB2_BATTERY_CHRG_OTGPAD1_0) \
_op_(XUSB_PADCTL_USB2_BATTERY_CHRG_BIASPAD_0) \
_op_(XUSB_PADCTL_USB2_BATTERY_CHRG_TDCD_DBNC_TIMER_0) \
_op_(XUSB_PADCTL_IOPHY_PLL0_CTL1_0) \
_op_(XUSB_PADCTL_IOPHY_PLL0_CTL2_0) \
_op_(XUSB_PADCTL_IOPHY_PLL0_CTL3_0) \
_op_(XUSB_PADCTL_IOPHY_PLL0_CTL4_0) \
_op_(XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_1_0) \
_op_(XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_1_0) \
_op_(XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_2_0) \
_op_(XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_2_0) \
_op_(XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_3_0) \
_op_(XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_3_0) \
_op_(XUSB_PADCTL_IOPHY_USB3_PAD0_CTL_4_0) \
_op_(XUSB_PADCTL_IOPHY_USB3_PAD1_CTL_4_0) \
_op_(XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_1_0) \
_op_(XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_1_0) \
_op_(XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_2_0) \
_op_(XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_2_0) \
_op_(XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_3_0) \
_op_(XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_3_0) \
_op_(XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_4_0) \
_op_(XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_4_0) \
_op_(XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_5_0) \
_op_(XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_5_0) \
_op_(XUSB_PADCTL_IOPHY_MISC_PAD0_CTL_6_0) \
_op_(XUSB_PADCTL_IOPHY_MISC_PAD1_CTL_6_0) \
_op_(XUSB_PADCTL_USB2_OTG_PAD0_CTL_0_0) \
_op_(XUSB_PADCTL_USB2_OTG_PAD1_CTL_0_0) \
_op_(XUSB_PADCTL_USB2_OTG_PAD0_CTL_1_0) \
_op_(XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0) \
_op_(XUSB_PADCTL_USB2_BIAS_PAD_CTL_0_0) \
_op_(XUSB_PADCTL_USB2_BIAS_PAD_CTL_1_0) \
_op_(XUSB_PADCTL_HSIC_PAD0_CTL_0_0) \
_op_(XUSB_PADCTL_HSIC_PAD1_CTL_0_0) \
_op_(XUSB_PADCTL_HSIC_PAD0_CTL_1_0) \
_op_(XUSB_PADCTL_HSIC_PAD1_CTL_1_0) \
_op_(XUSB_PADCTL_HSIC_PAD0_CTL_2_0) \
_op_(XUSB_PADCTL_HSIC_PAD1_CTL_2_0) \
_op_(XUSB_PADCTL_ULPI_LINK_TRIM_CONTROL_0) \
_op_(XUSB_PADCTL_ULPI_NULL_CLK_TRIM_CONTROL_0) \
_op_(XUSB_PADCTL_HSIC_STRB_TRIM_CONTROL_0) \
_op_(XUSB_PADCTL_WAKE_CTRL_0) \
_op_(XUSB_PADCTL_PM_SPARE_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_XUSB_PADCTL        0x00000000

//
// ARXUSB_PADCTL REGISTER BANKS
//

#define XUSB_PADCTL0_FIRST_REG 0x0000 // XUSB_PADCTL_BOOT_MEDIA_0
#define XUSB_PADCTL0_LAST_REG 0x00d0 // XUSB_PADCTL_PM_SPARE_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARXUSB_PADCTL_H_INC_
